<stg><name>flt_interleave_manual_seq_Pipeline_LOAD</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %x_sel_V_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %x_sel_V_load

]]></Node>
<StgValue><ssdm name="x_sel_V_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 %x_sel_V_load_read, i4 %t_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i12 0, i12 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0 %i_V_2 = load i12 %i_V

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln31 = icmp_eq  i12 %i_V_2, i12 3564

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3564, i64 3564, i64 3564

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %i = add i12 %i_V_2, i12 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln31 = br i1 %icmp_ln31, void %.split5, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split5:0 %t_V_load = load i4 %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="12">
<![CDATA[
.split5:4 %sext_ln587 = sext i12 %i_V_2

]]></Node>
<StgValue><ssdm name="sext_ln587"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %sext_ln587

]]></Node>
<StgValue><ssdm name="tmpx_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="12">
<![CDATA[
.split5:6 %tmpx_V_load = load i12 %tmpx_V_addr

]]></Node>
<StgValue><ssdm name="tmpx_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split5:7 %add_ln885 = add i4 %t_V_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
.split5:8 %switch_ln13 = switch i4 %t_V_load, void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit:0 %store_ln885 = store i4 %add_ln885, i4 %t_V

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit:1 %store_ln31 = store i12 %i, i12 %i_V

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:1 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:2 %specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split5:3 %specmemcore_ln33 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln33"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="12">
<![CDATA[
.split5:6 %tmpx_V_load = load i12 %tmpx_V_addr

]]></Node>
<StgValue><ssdm name="tmpx_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln38 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln39 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln35 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln36 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln31 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln32 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln28 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln29 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln25 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln26 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln21 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln22 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln18 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln19 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln15 = store i8 %tmpx_V_load, i8 0

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="t_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln16 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="x_sel_V_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_sel_V_load"/></StgValue>
</port>
<port id="56" name="tmpx_V" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="tmpx_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="x_x0_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="x_x1_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="x_x2_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="x_x3_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="x_x4_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="x_x5_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="x_x6_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="x_x7_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_x7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="i_V" fromId="65" toId="5">
</dataflow>
<dataflow id="67" from="StgValue_65" to="t_V" fromId="65" toId="6">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i4" to="x_sel_V_load_read" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="x_sel_V_load" to="x_sel_V_load_read" fromId="55" toId="7">
</dataflow>
<dataflow id="71" from="x_sel_V_load_read" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="72" from="t_V" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="i_V" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="76" from="i_V" to="i_V_2" fromId="5" toId="11">
</dataflow>
<dataflow id="77" from="i_V_2" to="icmp_ln31" fromId="11" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_78" to="icmp_ln31" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="80" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_82" to="empty" fromId="82" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_82" to="empty" fromId="82" toId="13">
</dataflow>
<dataflow id="86" from="i_V_2" to="i" fromId="11" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="i" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="icmp_ln31" to="br_ln31" fromId="12" toId="15">
</dataflow>
<dataflow id="90" from="t_V" to="t_V_load" fromId="6" toId="16">
</dataflow>
<dataflow id="91" from="i_V_2" to="sext_ln587" fromId="11" toId="17">
</dataflow>
<dataflow id="92" from="tmpx_V" to="tmpx_V_addr" fromId="56" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_93" to="tmpx_V_addr" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="sext_ln587" to="tmpx_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="96" from="tmpx_V_addr" to="tmpx_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="t_V_load" to="add_ln885" fromId="16" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln885" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="t_V_load" to="switch_ln13" fromId="16" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="switch_ln13" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_98" to="switch_ln13" fromId="98" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="switch_ln13" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_106" to="switch_ln13" fromId="106" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_108" to="switch_ln13" fromId="108" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="switch_ln13" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="switch_ln13" fromId="112" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="switch_ln13" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="add_ln885" to="store_ln885" fromId="20" toId="22">
</dataflow>
<dataflow id="117" from="t_V" to="store_ln885" fromId="6" toId="22">
</dataflow>
<dataflow id="118" from="i" to="store_ln31" fromId="14" toId="23">
</dataflow>
<dataflow id="119" from="i_V" to="store_ln31" fromId="5" toId="23">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="specpipeline_ln168" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_65" to="specpipeline_ln168" fromId="65" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specpipeline_ln168" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specpipeline_ln168" fromId="123" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_123" to="specpipeline_ln168" fromId="123" toId="25">
</dataflow>
<dataflow id="128" from="empty_0" to="specpipeline_ln168" fromId="127" toId="25">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopName" to="specloopname_ln168" fromId="129" toId="26">
</dataflow>
<dataflow id="132" from="empty_8" to="specloopname_ln168" fromId="131" toId="26">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecMemCore" to="specmemcore_ln33" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="tmpx_V" to="specmemcore_ln33" fromId="56" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specmemcore_ln33" fromId="136" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specmemcore_ln33" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specmemcore_ln33" fromId="140" toId="27">
</dataflow>
<dataflow id="142" from="tmpx_V_addr" to="tmpx_V_load" fromId="18" toId="28">
</dataflow>
<dataflow id="143" from="tmpx_V_load" to="store_ln38" fromId="28" toId="29">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln38" fromId="144" toId="29">
</dataflow>
<dataflow id="146" from="tmpx_V_load" to="store_ln35" fromId="28" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_147" to="store_ln35" fromId="147" toId="31">
</dataflow>
<dataflow id="149" from="tmpx_V_load" to="store_ln31" fromId="28" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_150" to="store_ln31" fromId="150" toId="33">
</dataflow>
<dataflow id="152" from="tmpx_V_load" to="store_ln28" fromId="28" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_153" to="store_ln28" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="tmpx_V_load" to="store_ln25" fromId="28" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln25" fromId="156" toId="37">
</dataflow>
<dataflow id="158" from="tmpx_V_load" to="store_ln21" fromId="28" toId="39">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln21" fromId="159" toId="39">
</dataflow>
<dataflow id="161" from="tmpx_V_load" to="store_ln18" fromId="28" toId="41">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln18" fromId="162" toId="41">
</dataflow>
<dataflow id="164" from="tmpx_V_load" to="store_ln15" fromId="28" toId="43">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln15" fromId="165" toId="43">
</dataflow>
<dataflow id="167" from="icmp_ln31" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="168" from="t_V_load" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
