#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Sep 11 16:01:44 2021
# Process ID: 5028
# Current directory: D:/Reposgit/Arquitectura-TP1/TP1_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14796 D:\Reposgit\Arquitectura-TP1\TP1_ALU\TP1_ALU.xpr
# Log file: D:/Reposgit/Arquitectura-TP1/TP1_ALU/vivado.log
# Journal file: D:/Reposgit/Arquitectura-TP1/TP1_ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Reposgit/Reposgit/Arquitectura-TP1/ALU.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Reposgit/Reposgit/Arquitectura-TP1/tb_ALU.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.922 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Reposgit/Arquitectura-TP1/src/ALU.v] -no_script -reset -force -quiet
remove_files  D:/Reposgit/Arquitectura-TP1/src/ALU.v
update_files -from_files D:/Reposgit/Arquitectura-TP1/src/ALU.v -to_files D:/Reposgit/Reposgit/Arquitectura-TP1/ALU.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Reposgit/Reposgit/Arquitectura-TP1/ALU.v' with file 'D:/Reposgit/Arquitectura-TP1/src/ALU.v'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v
update_files -from_files D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v -to_files D:/Reposgit/Reposgit/Arquitectura-TP1/tb_ALU.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Reposgit/Reposgit/Arquitectura-TP1/tb_ALU.v' with file 'D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v'.
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Sep 11 16:10:30 2021] Launched synth_1...
Run output will be captured here: D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.988 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.773 ; gain = 366.852
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xelab -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2068.891 ; gain = 208.582
add_bp {D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v} 12
remove_bps -file {D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v} -line 12
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xelab -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2092.785 ; gain = 4.324
step
Stopped at time : 1001 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1001 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1001 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 38
step
Stopped at time : 1001 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 39
step
Stopped at time : 1001 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 37
step
Stopped at time : 1002 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1002 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1003 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1003 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1003 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 38
step
Stopped at time : 1003 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 39
step
Stopped at time : 1003 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 37
step
Stopped at time : 1004 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1004 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1005 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1005 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1005 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 38
step
Stopped at time : 1005 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 39
step
Stopped at time : 1005 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 37
step
Stopped at time : 1006 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1006 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1007 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1007 ns : File "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" Line 52
step
Stopped at time : 1007 ns : File "D:/Reposgit/Arquitectura-TP1/src/ALU.v" Line 38
launch_runs synth_1 -jobs 4
[Sat Sep 11 16:50:53 2021] Launched synth_1...
Run output will be captured here: D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.965 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xelab -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2150.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 11 17:39:38 2021...
