`timescale 1ns/1ns

`define SECOND  1000000000
`define MS      1000000

module decoder_4_to_16_tb();
    logic [3:0]     addr;
    logic [15:0]    one_hot;

    decoder_4_to_16 DUT (
        .addr(addr),
        .one_hot(one_hot)
    );

    int i;

    initial begin
        `ifdef IVERILOG
            $dumpfile("decoder_4_to_16_tb.fst");
            $dumpvars(0, decoder_4_to_16_tb);
        `else
            $vcdpluson;
        `endif

        for (i = 0; i < 10; i++) begin
            addr = $urandom_range(15, 0);
            #1ns;
            assert(one_hot == (16'b1 << addr))
                else $fatal(1, "Mismatch: addr=%0d one_hot=%b expected=%b",
                            addr, one_hot, (16'b1 << addr));
        end

        $display("All tests passed!");

        `ifndef IVERILOG
            $vcdplusoff;
        `endif
        $finish();
    end
endmodule
