

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_8u_relu_config4_s'
================================================================
* Date:           Sun Nov 14 10:23:45 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.255|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8196|  8196|  8196|  8196|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |  8194|  8194|         4|          1|          1|  8192|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    728|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        0|      -|     352|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     352|    970|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_711_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_2_fu_801_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_3_fu_891_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_4_fu_981_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_5_fu_1071_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln415_6_fu_1161_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln415_7_fu_1251_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln415_fu_621_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln416_1_fu_716_p2             |     +    |      0|  0|  15|           5|           5|
    |add_ln416_2_fu_806_p2             |     +    |      0|  0|  15|           5|           5|
    |add_ln416_3_fu_896_p2             |     +    |      0|  0|  15|           5|           5|
    |add_ln416_4_fu_986_p2             |     +    |      0|  0|  15|           5|           5|
    |add_ln416_5_fu_1076_p2            |     +    |      0|  0|  15|           5|           5|
    |add_ln416_6_fu_1166_p2            |     +    |      0|  0|  15|           5|           5|
    |add_ln416_7_fu_1256_p2            |     +    |      0|  0|  15|           5|           5|
    |add_ln416_fu_626_p2               |     +    |      0|  0|  15|           5|           5|
    |i_fu_165_p2                       |     +    |      0|  0|  19|          14|           1|
    |and_ln416_1_fu_735_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_825_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_915_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_4_fu_1005_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_5_fu_1095_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_6_fu_1185_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_7_fu_1275_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_645_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op217         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_693_p2           |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_2_fu_783_p2           |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_3_fu_873_p2           |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_4_fu_963_p2           |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_5_fu_1053_p2          |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_6_fu_1143_p2          |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_7_fu_1233_p2          |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_fu_603_p2             |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln60_fu_159_p2               |   icmp   |      0|  0|  13|          14|          15|
    |icmp_ln768_1_fu_297_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_2_fu_347_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_3_fu_397_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_4_fu_447_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_5_fu_497_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_6_fu_547_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_7_fu_597_p2            |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln768_fu_247_p2              |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln879_1_fu_291_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_2_fu_341_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_3_fu_391_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_4_fu_441_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_5_fu_491_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_6_fu_541_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_7_fu_591_p2            |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_fu_241_p2              |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_761_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_851_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_941_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1031_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1121_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1211_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1301_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_671_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_767_p3          |  select  |      0|  0|   5|           1|           2|
    |select_ln340_2_fu_857_p3          |  select  |      0|  0|   5|           1|           2|
    |select_ln340_3_fu_947_p3          |  select  |      0|  0|   5|           1|           2|
    |select_ln340_4_fu_1037_p3         |  select  |      0|  0|   5|           1|           2|
    |select_ln340_5_fu_1127_p3         |  select  |      0|  0|   5|           1|           2|
    |select_ln340_6_fu_1217_p3         |  select  |      0|  0|   5|           1|           2|
    |select_ln340_7_fu_1307_p3         |  select  |      0|  0|   5|           1|           2|
    |select_ln340_fu_677_p3            |  select  |      0|  0|   5|           1|           2|
    |select_ln777_1_fu_749_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_839_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_929_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_4_fu_1019_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_5_fu_1109_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_6_fu_1199_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_7_fu_1289_p3         |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_659_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_685_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_data_1_V_fu_775_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_data_2_V_fu_865_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_data_3_V_fu_955_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_data_4_V_fu_1045_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_data_5_V_fu_1135_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_data_6_V_fu_1225_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_data_7_V_fu_1315_p3           |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_729_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_819_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_909_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_999_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_5_fu_1089_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_6_fu_1179_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_7_fu_1269_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_639_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_755_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_845_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_935_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1025_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1115_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1205_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1295_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_665_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 728|         373|         257|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_148              |   9|          2|   14|         28|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   35|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |i_0_reg_148               |  14|   0|   14|          0|
    |icmp_ln60_reg_1355        |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1459     |   1|   0|    1|          0|
    |icmp_ln768_2_reg_1485     |   1|   0|    1|          0|
    |icmp_ln768_3_reg_1511     |   1|   0|    1|          0|
    |icmp_ln768_4_reg_1537     |   1|   0|    1|          0|
    |icmp_ln768_5_reg_1563     |   1|   0|    1|          0|
    |icmp_ln768_6_reg_1589     |   1|   0|    1|          0|
    |icmp_ln768_7_reg_1615     |   1|   0|    1|          0|
    |icmp_ln768_reg_1433       |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1454     |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1480     |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1506     |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1532     |   1|   0|    1|          0|
    |icmp_ln879_5_reg_1558     |   1|   0|    1|          0|
    |icmp_ln879_6_reg_1584     |   1|   0|    1|          0|
    |icmp_ln879_7_reg_1610     |   1|   0|    1|          0|
    |icmp_ln879_reg_1428       |   1|   0|    1|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_10_reg_1443           |   1|   0|    1|          0|
    |tmp_14_reg_1469           |   1|   0|    1|          0|
    |tmp_18_reg_1495           |   1|   0|    1|          0|
    |tmp_22_reg_1521           |   1|   0|    1|          0|
    |tmp_26_reg_1547           |   1|   0|    1|          0|
    |tmp_30_reg_1573           |   1|   0|    1|          0|
    |tmp_34_reg_1599           |   1|   0|    1|          0|
    |tmp_6_reg_1417            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_1620     |   5|   0|    5|          0|
    |tmp_data_1_V_reg_1625     |   5|   0|    5|          0|
    |tmp_data_2_V_reg_1630     |   5|   0|    5|          0|
    |tmp_data_3_V_reg_1635     |   5|   0|    5|          0|
    |tmp_data_4_V_reg_1640     |   5|   0|    5|          0|
    |tmp_data_5_V_reg_1645     |   5|   0|    5|          0|
    |tmp_data_6_V_reg_1650     |   5|   0|    5|          0|
    |tmp_data_7_V_reg_1655     |   5|   0|    5|          0|
    |tmp_data_V_38_0_reg_1364  |  14|   0|   14|          0|
    |tmp_data_V_38_1_reg_1370  |  14|   0|   14|          0|
    |tmp_data_V_38_2_reg_1376  |  14|   0|   14|          0|
    |tmp_data_V_38_3_reg_1382  |  14|   0|   14|          0|
    |tmp_data_V_38_4_reg_1388  |  14|   0|   14|          0|
    |tmp_data_V_38_5_reg_1394  |  14|   0|   14|          0|
    |tmp_data_V_38_6_reg_1400  |  14|   0|   14|          0|
    |tmp_data_V_38_7_reg_1406  |  14|   0|   14|          0|
    |trunc_ln415_1_reg_1501    |   5|   0|    5|          0|
    |trunc_ln415_2_reg_1527    |   5|   0|    5|          0|
    |trunc_ln415_3_reg_1553    |   5|   0|    5|          0|
    |trunc_ln415_4_reg_1579    |   5|   0|    5|          0|
    |trunc_ln415_5_reg_1605    |   5|   0|    5|          0|
    |trunc_ln415_8_reg_1423    |   5|   0|    5|          0|
    |trunc_ln415_9_reg_1449    |   5|   0|    5|          0|
    |trunc_ln415_s_reg_1475    |   5|   0|    5|          0|
    |trunc_ln708_11_reg_1464   |   6|   0|    6|          0|
    |trunc_ln708_12_reg_1490   |   6|   0|    6|          0|
    |trunc_ln708_13_reg_1516   |   6|   0|    6|          0|
    |trunc_ln708_14_reg_1542   |   6|   0|    6|          0|
    |trunc_ln708_15_reg_1568   |   6|   0|    6|          0|
    |trunc_ln708_16_reg_1594   |   6|   0|    6|          0|
    |trunc_ln708_s_reg_1438    |   6|   0|    6|          0|
    |trunc_ln_reg_1412         |   6|   0|    6|          0|
    |icmp_ln60_reg_1355        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 352|  32|  289|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config4> | return value |
|data_V_data_0_V_dout     |  in |   14|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout     |  in |   14|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout     |  in |   14|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout     |  in |   14|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_4_V_dout     |  in |   14|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_5_V_dout     |  in |   14|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_6_V_dout     |  in |   14|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_7_V_dout     |  in |   14|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|res_V_data_0_V_din       | out |    6|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_1_V_din       | out |    6|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_2_V_din       | out |    6|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_3_V_din       | out |    6|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_4_V_din       | out |    6|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_5_V_din       | out |    6|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_6_V_din       | out |    6|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_7_V_din       | out |    6|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

