Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:42:38 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.013        0.000                      0                  612        0.038        0.000                      0                  612        3.225        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.013        0.000                      0                  612        0.038        0.000                      0                  612        3.225        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.716ns (27.029%)  route 1.933ns (72.971%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.728     2.129    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X28Y128        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     2.307 r  mult_pipe0/out_tmp0_i_18/O
                         net (fo=2, routed)           0.378     2.685    mult_pipe0/out_tmp0/A[15]
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.311     6.698    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.686ns (26.405%)  route 1.912ns (73.595%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.713     2.114    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X28Y127        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     2.262 r  mult_pipe0/out_tmp0__0_i_5/O
                         net (fo=1, routed)           0.372     2.634    mult_pipe0/out_tmp0__0/A[12]
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.295     6.714    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.715ns (26.729%)  route 1.960ns (73.271%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 r  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 f  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 f  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.427     1.828    fsm/done_reg_0
    SLICE_X31Y126        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     2.005 r  fsm/out_tmp0_i_1/O
                         net (fo=53, routed)          0.706     2.711    mult_pipe0/out_tmp0/RSTP
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y50        DSP_OUTPUT                                   r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y50        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    mult_pipe0/out_tmp0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.686ns (26.703%)  route 1.883ns (73.297%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.712     2.113    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X28Y128        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.261 r  mult_pipe0/out_tmp0_i_31/O
                         net (fo=2, routed)           0.344     2.605    mult_pipe0/out_tmp0/A[2]
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.310     6.699    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -2.605    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.715ns (27.745%)  route 1.862ns (72.255%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.694     2.095    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X29Y124        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.272 r  mult_pipe0/out_tmp0_i_30/O
                         net (fo=2, routed)           0.341     2.613    mult_pipe0/out_tmp0/A[3]
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.654ns (25.697%)  route 1.891ns (74.303%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.704     2.105    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X30Y127        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     2.221 r  mult_pipe0/out_tmp0_i_28/O
                         net (fo=2, routed)           0.360     2.581    mult_pipe0/out_tmp0/A[5]
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.307     6.702    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -2.581    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.715ns (28.039%)  route 1.835ns (71.961%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.724     2.125    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X29Y128        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.302 r  mult_pipe0/out_tmp0_i_19/O
                         net (fo=2, routed)           0.284     2.586    mult_pipe0/out_tmp0__0/B[14]
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.298     6.711    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.712ns (27.845%)  route 1.845ns (72.155%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.720     2.121    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X28Y128        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     2.295 r  mult_pipe0/out_tmp0_i_17/O
                         net (fo=2, routed)           0.298     2.593    mult_pipe0/out_tmp0__0/B[16]
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y51        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.654ns (25.718%)  route 1.889ns (74.282%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.829     2.230    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X29Y131        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.346 r  mult_pipe0/out_tmp_reg_i_5/O
                         net (fo=1, routed)           0.233     2.579    mult_pipe0/out_tmp_reg/B[10]
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.688ns (27.108%)  route 1.850ns (72.892%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X36Y126        FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm2/out_reg[0]/Q
                         net (fo=17, routed)          0.278     0.410    fsm2/out_reg_n_0_[0]
    SLICE_X36Y128        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.145     0.555 f  fsm2/sum_int0_write_en_INST_0_i_6/O
                         net (fo=4, routed)           0.230     0.785    fsm2/out_reg[1]_0
    SLICE_X36Y128        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     0.933 r  fsm2/sum_int0_write_en_INST_0_i_1/O
                         net (fo=15, routed)          0.319     1.252    fsm0/out_reg[0]_5
    SLICE_X35Y125        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     1.401 r  fsm0/out_tmp0_i_34/O
                         net (fo=73, routed)          0.837     2.238    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X29Y131        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.388 r  mult_pipe0/out_tmp_reg_i_9/O
                         net (fo=1, routed)           0.186     2.574    mult_pipe0/out_tmp_reg/B[6]
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  4.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 q0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            q0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.835%)  route 0.032ns (35.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    q0/clk
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  q0/out_reg[2]/Q
                         net (fo=3, routed)           0.026     0.078    q0/q0_out[2]
    SLICE_X35Y129        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     0.098 r  q0/out[3]_i_2__2/O
                         net (fo=1, routed)           0.006     0.104    q0/q0_in[3]
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    q0/clk
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y129        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    q0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X32Y126        FDRE                                         r  mult_pipe0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[5]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/Q[5]
    SLICE_X32Y125        FDRE                                         r  bin_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X32Y125        FDRE                                         r  bin_read0_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y125        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X31Y126        FDRE                                         r  bin_read0_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[4]/Q
                         net (fo=1, routed)           0.057     0.109    v_0/out_reg[4]_1
    SLICE_X32Y126        FDRE                                         r  v_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.018     0.018    v_0/clk
    SLICE_X32Y126        FDRE                                         r  v_0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X32Y126        FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read0_0/Q[1]
    SLICE_X32Y125        FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X32Y125        FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y125        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.012     0.012    fsm0/clk
    SLICE_X36Y125        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm0/out_reg[0]/Q
                         net (fo=15, routed)          0.029     0.080    fsm0/out_reg_n_0_[0]
    SLICE_X36Y125        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  fsm0/out[0]_i_1__1/O
                         net (fo=1, routed)           0.015     0.110    fsm0/fsm0_in[0]
    SLICE_X36Y125        FDRE                                         r  fsm0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.018     0.018    fsm0/clk
    SLICE_X36Y125        FDRE                                         r  fsm0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y125        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X30Y126        FDRE                                         r  mult_pipe0/out_tmp_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[12]__0/Q
                         net (fo=1, routed)           0.060     0.112    mult_pipe0/out_tmp_reg[12]__0_n_0
    SLICE_X30Y127        FDRE                                         r  mult_pipe0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X30Y127        FDRE                                         r  mult_pipe0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y127        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X30Y126        FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read0_0/Q[14]
    SLICE_X30Y125        FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X30Y125        FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y125        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X30Y126        FDRE                                         r  mult_pipe0/out_tmp_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[15]__0/Q
                         net (fo=1, routed)           0.063     0.115    mult_pipe0/out_tmp_reg[15]__0_n_0
    SLICE_X30Y127        FDRE                                         r  mult_pipe0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X30Y127        FDRE                                         r  mult_pipe0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y127        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 q0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            q0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    q0/clk
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y129        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  q0/out_reg[2]/Q
                         net (fo=3, routed)           0.026     0.078    q0/q0_out[2]
    SLICE_X35Y129        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     0.100 r  q0/out[2]_i_1__3/O
                         net (fo=1, routed)           0.016     0.116    q0/q0_in[2]
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    q0/clk
    SLICE_X35Y129        FDRE                                         r  q0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y129        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    q0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X30Y129        FDRE                                         r  bin_read0_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[28]/Q
                         net (fo=1, routed)           0.066     0.118    v_0/out_reg[28]_1
    SLICE_X31Y129        FDRE                                         r  v_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    v_0/clk
    SLICE_X31Y129        FDRE                                         r  v_0/out_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y129        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    v_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X35Y130  A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y124  A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y128  A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y128  A_int_read0_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y128  A_int_read0_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y127  A_int_read0_0/out_reg[13]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X29Y128  A_int_read0_0/out_reg[14]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y128  A_int_read0_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y130  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y130  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y124  A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y128  A_int_read0_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y127  A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y128  A_int_read0_0/out_reg[14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y130  A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y130  A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y124  A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y124  A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y128  A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y128  A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y128  A_int_read0_0/out_reg[12]/C



