/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  reg [4:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  reg [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_15z[4] ? celloutsig_0_16z : celloutsig_0_10z;
  assign celloutsig_0_13z = !(celloutsig_0_1z[0] ? celloutsig_0_5z[2] : celloutsig_0_11z);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[2] | celloutsig_1_8z[1]) & (celloutsig_1_7z[1] | celloutsig_1_7z[7]));
  assign celloutsig_1_15z = ~((celloutsig_1_2z[0] | celloutsig_1_6z) & (celloutsig_1_10z | celloutsig_1_4z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_10z) & (celloutsig_0_1z[3] | celloutsig_0_7z));
  assign celloutsig_0_24z = celloutsig_0_7z ^ celloutsig_0_14z;
  assign celloutsig_0_18z = celloutsig_0_15z[4:0] & celloutsig_0_8z;
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, in_data[5:2] };
  assign celloutsig_0_30z = celloutsig_0_28z[8:6] / { 1'h1, celloutsig_0_29z[2:1] };
  assign celloutsig_1_10z = { celloutsig_1_5z[4], celloutsig_1_4z } === celloutsig_1_2z[12:8];
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_0z } === { celloutsig_1_2z[11:0], celloutsig_1_15z };
  assign celloutsig_0_4z = in_data[90:66] && { in_data[79:75], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = ! { celloutsig_0_19z[1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_0z & ~(celloutsig_0_8z[2]);
  assign celloutsig_1_18z = { celloutsig_1_14z[9:7], celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_1z } * { celloutsig_1_14z[8], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_8z * celloutsig_0_15z[4:0];
  assign celloutsig_0_22z = { celloutsig_0_18z[3:0], celloutsig_0_0z, celloutsig_0_16z } * celloutsig_0_1z[17:12];
  assign celloutsig_0_3z = { in_data[60:53], celloutsig_0_0z } * celloutsig_0_2z[8:0];
  assign celloutsig_1_2z = - { in_data[121:107], celloutsig_1_1z };
  assign celloutsig_1_14z = - { in_data[184], celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_9z = - celloutsig_0_8z[4:1];
  assign celloutsig_1_3z = in_data[160:140] | { celloutsig_1_0z[1], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_2z[17:13] | celloutsig_1_1z;
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_5z } | celloutsig_1_2z[15:7];
  assign celloutsig_0_8z = { celloutsig_0_6z[2:0], celloutsig_0_7z, celloutsig_0_0z } | celloutsig_0_1z[9:5];
  assign celloutsig_0_26z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z } | { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_10z = & { celloutsig_0_6z[2:0], celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[63:54];
  assign celloutsig_1_6z = celloutsig_1_4z[2] & celloutsig_1_2z[14];
  assign celloutsig_0_12z = celloutsig_0_8z[0] & in_data[4];
  assign celloutsig_1_11z = celloutsig_1_0z >> celloutsig_1_7z[5:2];
  assign celloutsig_1_1z = in_data[166:162] <<< { in_data[183], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z[18:12], celloutsig_1_6z } <<< celloutsig_1_14z[9:2];
  assign celloutsig_0_1z = { in_data[64:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[95:77];
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_14z } <<< { celloutsig_0_9z[3:2], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_2z = { celloutsig_0_1z[18:10], celloutsig_0_0z } >>> { celloutsig_0_1z[13:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[12:9] ~^ celloutsig_1_3z[9:6];
  assign celloutsig_1_8z = celloutsig_1_2z[19:2] ~^ { in_data[162:151], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_5z = in_data[36:33] ~^ { celloutsig_0_3z[7:6], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_18z[3:0], celloutsig_0_22z } ~^ { celloutsig_0_22z[3:0], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_1z[18:9] ~^ { celloutsig_0_25z[11:6], celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_0_16z = ~((celloutsig_0_9z[1] & celloutsig_0_12z) | celloutsig_0_9z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[123:120];
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_15z = celloutsig_0_2z[7:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_23z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_23z = { celloutsig_0_19z[2:1], celloutsig_0_13z, celloutsig_0_17z };
  always_latch
    if (clkin_data[32]) celloutsig_0_31z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_31z = { celloutsig_0_6z[4:1], celloutsig_0_24z };
  assign celloutsig_0_7z = ~((celloutsig_0_5z[2] & celloutsig_0_3z[7]) | (celloutsig_0_1z[4] & celloutsig_0_2z[3]));
  assign { out_data[137:128], out_data[103:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
