
STM32F446_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036d8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  080038a8  080038a8  000048a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a20  08003a20  0000507c  2**0
                  CONTENTS
  4 .ARM          00000008  08003a20  08003a20  00004a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a28  08003a28  0000507c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a28  08003a28  00004a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a2c  08003a2c  00004a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08003a30  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000007c  08003aac  0000507c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08003aac  00005348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000507c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095a3  00000000  00000000  000050ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d63  00000000  00000000  0000e64f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e8  00000000  00000000  000103b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006bf  00000000  00000000  00010ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021600  00000000  00000000  0001135f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b63c  00000000  00000000  0003295f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c91b8  00000000  00000000  0003df9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107153  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000283c  00000000  00000000  00107198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001099d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003890 	.word	0x08003890

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08003890 	.word	0x08003890

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fccc 	bl	8000f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f986 	bl	80008c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 fa5a 	bl	8000a74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c0:	f000 fa04 	bl	80009cc <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005c4:	f000 f9ee 	bl	80009a4 <MX_CRC_Init>
  MX_USART3_UART_Init();
 80005c8:	f000 fa2a 	bl	8000a20 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */
 if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==GPIO_PIN_RESET){
 80005cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d0:	4809      	ldr	r0, [pc, #36]	@ (80005f8 <main+0x48>)
 80005d2:	f001 f9e7 	bl	80019a4 <HAL_GPIO_ReadPin>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d105      	bne.n	80005e8 <main+0x38>
	 uart_printf("Reset button pressed...Transition to BL mode\n\r");
 80005dc:	4807      	ldr	r0, [pc, #28]	@ (80005fc <main+0x4c>)
 80005de:	f000 f87b 	bl	80006d8 <uart_printf>
	 BL_UART_read_data();
 80005e2:	f000 f80f 	bl	8000604 <BL_UART_read_data>
 80005e6:	e005      	b.n	80005f4 <main+0x44>
 }
 else{
	 uart_printf("Executing user app\n\r");
 80005e8:	4805      	ldr	r0, [pc, #20]	@ (8000600 <main+0x50>)
 80005ea:	f000 f875 	bl	80006d8 <uart_printf>
	 userApp();
 80005ee:	f000 f847 	bl	8000680 <userApp>
 }


 /* Infinite loop */
 /* USER CODE BEGIN WHILE */
 while (1)
 80005f2:	bf00      	nop
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <main+0x44>
 80005f8:	40020800 	.word	0x40020800
 80005fc:	080038a8 	.word	0x080038a8
 8000600:	080038d8 	.word	0x080038d8

08000604 <BL_UART_read_data>:
 }
  /* USER CODE END 3 */
}

void BL_UART_read_data(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
	uint8_t packet_len = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		memset(BL_rx_buff, 0 , 200); //initialize with 0s
 800060e:	22c8      	movs	r2, #200	@ 0xc8
 8000610:	2100      	movs	r1, #0
 8000612:	4817      	ldr	r0, [pc, #92]	@ (8000670 <BL_UART_read_data+0x6c>)
 8000614:	f002 fcbc 	bl	8002f90 <memset>

		// read and decode the commands coming from host
		HAL_UART_Receive(Command_UART, BL_rx_buff, 1, HAL_MAX_DELAY); //read one byte from the host, which is the length field of the command packet
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	2201      	movs	r2, #1
 800061e:	4914      	ldr	r1, [pc, #80]	@ (8000670 <BL_UART_read_data+0x6c>)
 8000620:	4814      	ldr	r0, [pc, #80]	@ (8000674 <BL_UART_read_data+0x70>)
 8000622:	f002 f8b4 	bl	800278e <HAL_UART_Receive>
		packet_len = BL_rx_buff[0];
 8000626:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <BL_UART_read_data+0x6c>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(Command_UART, &BL_rx_buff[1], packet_len, HAL_MAX_DELAY);
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	b29a      	uxth	r2, r3
 8000630:	f04f 33ff 	mov.w	r3, #4294967295
 8000634:	4910      	ldr	r1, [pc, #64]	@ (8000678 <BL_UART_read_data+0x74>)
 8000636:	480f      	ldr	r0, [pc, #60]	@ (8000674 <BL_UART_read_data+0x70>)
 8000638:	f002 f8a9 	bl	800278e <HAL_UART_Receive>

		switch (BL_rx_buff[1])
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <BL_UART_read_data+0x6c>)
 800063e:	785b      	ldrb	r3, [r3, #1]
 8000640:	2b56      	cmp	r3, #86	@ 0x56
 8000642:	d00d      	beq.n	8000660 <BL_UART_read_data+0x5c>
 8000644:	2b56      	cmp	r3, #86	@ 0x56
 8000646:	dc0e      	bgt.n	8000666 <BL_UART_read_data+0x62>
 8000648:	2b51      	cmp	r3, #81	@ 0x51
 800064a:	d002      	beq.n	8000652 <BL_UART_read_data+0x4e>
 800064c:	2b54      	cmp	r3, #84	@ 0x54
 800064e:	d004      	beq.n	800065a <BL_UART_read_data+0x56>
 8000650:	e009      	b.n	8000666 <BL_UART_read_data+0x62>
		{
			case BL_GET_VER:
				BL_getver_handler(BL_rx_buff);
 8000652:	4807      	ldr	r0, [pc, #28]	@ (8000670 <BL_UART_read_data+0x6c>)
 8000654:	f000 f866 	bl	8000724 <BL_getver_handler>
				break;
 8000658:	e008      	b.n	800066c <BL_UART_read_data+0x68>
			case BL_GET_RDP_STATUS:
				BL_getrdp_handler(BL_rx_buff);
 800065a:	4805      	ldr	r0, [pc, #20]	@ (8000670 <BL_UART_read_data+0x6c>)
 800065c:	f000 f8a0 	bl	80007a0 <BL_getrdp_handler>
			case BL_FLASH_ERASE:
				BL_flash_erase_handler(BL_rx_buff);
 8000660:	4803      	ldr	r0, [pc, #12]	@ (8000670 <BL_UART_read_data+0x6c>)
 8000662:	f000 f8e3 	bl	800082c <BL_flash_erase_handler>
			default:
				uart_printf("Invalid command received from host\r\n");
 8000666:	4805      	ldr	r0, [pc, #20]	@ (800067c <BL_UART_read_data+0x78>)
 8000668:	f000 f836 	bl	80006d8 <uart_printf>
		memset(BL_rx_buff, 0 , 200); //initialize with 0s
 800066c:	e7cf      	b.n	800060e <BL_UART_read_data+0xa>
 800066e:	bf00      	nop
 8000670:	20000130 	.word	0x20000130
 8000674:	200000a0 	.word	0x200000a0
 8000678:	20000131 	.word	0x20000131
 800067c:	080038f0 	.word	0x080038f0

08000680 <userApp>:
		}

	}
}

void userApp(void){
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
	uart_printf("Running userApp func\n\r");
 8000686:	480f      	ldr	r0, [pc, #60]	@ (80006c4 <userApp+0x44>)
 8000688:	f000 f826 	bl	80006d8 <uart_printf>

	// function pointer to hold the address of the reset handler of the user application
	void (*app_reset_handler)(void);

	// configure the MSP by reading the value from the base address of the sector 2
	uint32_t MSP = *(volatile uint32_t *) FLASH_SECTOR2_BASE_ADDRESS;
 800068c:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <userApp+0x48>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	60fb      	str	r3, [r7, #12]
	uart_printf("MSP value: %#x\n\r", MSP);
 8000692:	68f9      	ldr	r1, [r7, #12]
 8000694:	480d      	ldr	r0, [pc, #52]	@ (80006cc <userApp+0x4c>)
 8000696:	f000 f81f 	bl	80006d8 <uart_printf>
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	f383 8808 	msr	MSP, r3
}
 80006a4:	bf00      	nop

	//set the MSP value
	__set_MSP(MSP);

	//fetch the reset handler address of the user application
	uint32_t resethandler_address  = *(volatile uint32_t * ) (FLASH_SECTOR2_BASE_ADDRESS + 4);
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <userApp+0x50>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	60bb      	str	r3, [r7, #8]

	// jump to reset handler of user application
	app_reset_handler = (void *) resethandler_address;
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	607b      	str	r3, [r7, #4]
	uart_printf("Application reset handler addr: %#x\n\r", app_reset_handler);
 80006b0:	6879      	ldr	r1, [r7, #4]
 80006b2:	4808      	ldr	r0, [pc, #32]	@ (80006d4 <userApp+0x54>)
 80006b4:	f000 f810 	bl	80006d8 <uart_printf>

	app_reset_handler();
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4798      	blx	r3
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	08003918 	.word	0x08003918
 80006c8:	08008000 	.word	0x08008000
 80006cc:	08003930 	.word	0x08003930
 80006d0:	08008004 	.word	0x08008004
 80006d4:	08003944 	.word	0x08003944

080006d8 <uart_printf>:

void uart_printf (const char *fmt, ...) {
 80006d8:	b40f      	push	{r0, r1, r2, r3}
 80006da:	b580      	push	{r7, lr}
 80006dc:	b0a2      	sub	sp, #136	@ 0x88
 80006de:	af00      	add	r7, sp, #0
    char buffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, fmt);
 80006e0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80006e4:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80006e6:	f107 0008 	add.w	r0, r7, #8
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80006f0:	2180      	movs	r1, #128	@ 0x80
 80006f2:	f002 fc3f 	bl	8002f74 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 80006f6:	f107 0308 	add.w	r3, r7, #8
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff fd88 	bl	8000210 <strlen>
 8000700:	4603      	mov	r3, r0
 8000702:	b29a      	uxth	r2, r3
 8000704:	f107 0108 	add.w	r1, r7, #8
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
 800070c:	4804      	ldr	r0, [pc, #16]	@ (8000720 <uart_printf+0x48>)
 800070e:	f001 ffb3 	bl	8002678 <HAL_UART_Transmit>
}
 8000712:	bf00      	nop
 8000714:	3788      	adds	r7, #136	@ 0x88
 8000716:	46bd      	mov	sp, r7
 8000718:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800071c:	b004      	add	sp, #16
 800071e:	4770      	bx	lr
 8000720:	200000a0 	.word	0x200000a0

08000724 <BL_getver_handler>:



/*Bootloader handler function implementations*/
void BL_getver_handler(uint8_t *rx_buffer)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	//uart_printf("we are in getver command execution\r\n");
	uint32_t cmd_packet_len = rx_buffer[0] + 1;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
	uint8_t BL_version;
	// extract CRC sent by host
	uint32_t host_crc = *((uint32_t *)(rx_buffer + cmd_packet_len - 4));
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	3b04      	subs	r3, #4
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	4413      	add	r3, r2
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	613b      	str	r3, [r7, #16]

	if (!BL_CRC_check(&rx_buffer[0], cmd_packet_len-4, host_crc)){
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	3b04      	subs	r3, #4
 8000744:	693a      	ldr	r2, [r7, #16]
 8000746:	4619      	mov	r1, r3
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f000 fa2d 	bl	8000ba8 <BL_CRC_check>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d116      	bne.n	8000782 <BL_getver_handler+0x5e>
		//uart_printf("Check sum success\r\n");
		BL_version = (uint8_t)BL_VERSION;
 8000754:	2310      	movs	r3, #16
 8000756:	73fb      	strb	r3, [r7, #15]
		BL_send_ack(rx_buffer[0], 1);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2101      	movs	r1, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f9f6 	bl	8000b50 <BL_send_ack>
		uart_printf("Bootloader version: %d %#x\r\n",BL_version,BL_version );
 8000764:	7bfb      	ldrb	r3, [r7, #15]
 8000766:	7bfa      	ldrb	r2, [r7, #15]
 8000768:	4619      	mov	r1, r3
 800076a:	480a      	ldr	r0, [pc, #40]	@ (8000794 <BL_getver_handler+0x70>)
 800076c:	f7ff ffb4 	bl	80006d8 <uart_printf>
		HAL_UART_Transmit(Command_UART,(uint8_t*)BL_version,1,HAL_MAX_DELAY);
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	4619      	mov	r1, r3
 8000774:	f04f 33ff 	mov.w	r3, #4294967295
 8000778:	2201      	movs	r2, #1
 800077a:	4807      	ldr	r0, [pc, #28]	@ (8000798 <BL_getver_handler+0x74>)
 800077c:	f001 ff7c 	bl	8002678 <HAL_UART_Transmit>

	}else{
		uart_printf("Check sum failed\r\n");
		BL_send_nack();
	}
}
 8000780:	e004      	b.n	800078c <BL_getver_handler+0x68>
		uart_printf("Check sum failed\r\n");
 8000782:	4806      	ldr	r0, [pc, #24]	@ (800079c <BL_getver_handler+0x78>)
 8000784:	f7ff ffa8 	bl	80006d8 <uart_printf>
		BL_send_nack();
 8000788:	f000 f9fc 	bl	8000b84 <BL_send_nack>
}
 800078c:	bf00      	nop
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	0800396c 	.word	0x0800396c
 8000798:	200000a0 	.word	0x200000a0
 800079c:	0800398c 	.word	0x0800398c

080007a0 <BL_getrdp_handler>:

void BL_getrdp_handler(uint8_t *rx_buffer)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	uint8_t rdp_val = 0x00;
 80007a8:	2300      	movs	r3, #0
 80007aa:	75fb      	strb	r3, [r7, #23]
	volatile uint32_t *pOptionByte = (uint32_t*)0x1FFFC000;
 80007ac:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <BL_getrdp_handler+0x7c>)
 80007ae:	613b      	str	r3, [r7, #16]
	rdp_val = (uint8_t)(*pOptionByte >> 8); //reads bits 8 to 15 for protection level: 0xAA (L0), 0xCC(L2), and other(L1) for different protection levels
 80007b0:	693b      	ldr	r3, [r7, #16]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	75fb      	strb	r3, [r7, #23]
	uint32_t cmd_packet_len = rx_buffer[0] + 1;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	3301      	adds	r3, #1
 80007be:	60fb      	str	r3, [r7, #12]
	uint32_t host_crc = *((uint32_t *)(rx_buffer + cmd_packet_len - 4));
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	3b04      	subs	r3, #4
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	4413      	add	r3, r2
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	60bb      	str	r3, [r7, #8]

	if (!BL_CRC_check(&rx_buffer[0], cmd_packet_len-4, host_crc)){
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	3b04      	subs	r3, #4
 80007d0:	68ba      	ldr	r2, [r7, #8]
 80007d2:	4619      	mov	r1, r3
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f000 f9e7 	bl	8000ba8 <BL_CRC_check>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d114      	bne.n	800080a <BL_getrdp_handler+0x6a>
		BL_send_ack(rx_buffer[0], 1);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2101      	movs	r1, #1
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 f9b2 	bl	8000b50 <BL_send_ack>
		uart_printf("RDP level: %d %#x\n",rdp_val,rdp_val );
 80007ec:	7dfb      	ldrb	r3, [r7, #23]
 80007ee:	7dfa      	ldrb	r2, [r7, #23]
 80007f0:	4619      	mov	r1, r3
 80007f2:	480b      	ldr	r0, [pc, #44]	@ (8000820 <BL_getrdp_handler+0x80>)
 80007f4:	f7ff ff70 	bl	80006d8 <uart_printf>
		HAL_UART_Transmit(Command_UART,rdp_val,sizeof(rdp_val),HAL_MAX_DELAY);
 80007f8:	7dfb      	ldrb	r3, [r7, #23]
 80007fa:	4619      	mov	r1, r3
 80007fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000800:	2201      	movs	r2, #1
 8000802:	4808      	ldr	r0, [pc, #32]	@ (8000824 <BL_getrdp_handler+0x84>)
 8000804:	f001 ff38 	bl	8002678 <HAL_UART_Transmit>
	}else{
		uart_printf("BL_DEBUG_MSG:checksum fail !!\n");
		BL_send_nack();
	}

}
 8000808:	e004      	b.n	8000814 <BL_getrdp_handler+0x74>
		uart_printf("BL_DEBUG_MSG:checksum fail !!\n");
 800080a:	4807      	ldr	r0, [pc, #28]	@ (8000828 <BL_getrdp_handler+0x88>)
 800080c:	f7ff ff64 	bl	80006d8 <uart_printf>
		BL_send_nack();
 8000810:	f000 f9b8 	bl	8000b84 <BL_send_nack>
}
 8000814:	bf00      	nop
 8000816:	3718      	adds	r7, #24
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	1fffc000 	.word	0x1fffc000
 8000820:	080039a0 	.word	0x080039a0
 8000824:	200000a0 	.word	0x200000a0
 8000828:	080039b4 	.word	0x080039b4

0800082c <BL_flash_erase_handler>:

void BL_flash_erase_handler(uint8_t *rx_buffer)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	uint8_t erase_status = 0x00;
 8000834:	2300      	movs	r3, #0
 8000836:	73fb      	strb	r3, [r7, #15]
	uint32_t cmd_packet_len = rx_buffer[0] + 1;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	3301      	adds	r3, #1
 800083e:	617b      	str	r3, [r7, #20]
	uint32_t host_crc = *((uint32_t *)(rx_buffer + cmd_packet_len - 4));
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	3b04      	subs	r3, #4
 8000844:	687a      	ldr	r2, [r7, #4]
 8000846:	4413      	add	r3, r2
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	613b      	str	r3, [r7, #16]

	if (!BL_CRC_check(&rx_buffer[0], cmd_packet_len-4, host_crc)){
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	3b04      	subs	r3, #4
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f000 f9a7 	bl	8000ba8 <BL_CRC_check>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d124      	bne.n	80008aa <BL_flash_erase_handler+0x7e>
		BL_send_ack(rx_buffer[0], 1);
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2101      	movs	r1, #1
 8000866:	4618      	mov	r0, r3
 8000868:	f000 f972 	bl	8000b50 <BL_send_ack>

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 800086c:	2201      	movs	r2, #1
 800086e:	2120      	movs	r1, #32
 8000870:	4812      	ldr	r0, [pc, #72]	@ (80008bc <BL_flash_erase_handler+0x90>)
 8000872:	f001 f8af 	bl	80019d4 <HAL_GPIO_WritePin>
		erase_status = flash_erase(rx_buffer[2], rx_buffer[3]);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	3302      	adds	r3, #2
 800087a:	781a      	ldrb	r2, [r3, #0]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3303      	adds	r3, #3
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	4619      	mov	r1, r3
 8000884:	4610      	mov	r0, r2
 8000886:	f000 f9c3 	bl	8000c10 <flash_erase>
 800088a:	4603      	mov	r3, r0
 800088c:	73fb      	strb	r3, [r7, #15]
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2120      	movs	r1, #32
 8000892:	480a      	ldr	r0, [pc, #40]	@ (80008bc <BL_flash_erase_handler+0x90>)
 8000894:	f001 f89e 	bl	80019d4 <HAL_GPIO_WritePin>

		HAL_UART_Transmit(Command_UART,&erase_status,sizeof(erase_status),HAL_MAX_DELAY);
 8000898:	f107 010f 	add.w	r1, r7, #15
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
 80008a0:	2201      	movs	r2, #1
 80008a2:	4807      	ldr	r0, [pc, #28]	@ (80008c0 <BL_flash_erase_handler+0x94>)
 80008a4:	f001 fee8 	bl	8002678 <HAL_UART_Transmit>
	}else{
		uart_printf("BL_DEBUG_MSG:checksum fail !!\n");
		BL_send_nack();
	}

}
 80008a8:	e004      	b.n	80008b4 <BL_flash_erase_handler+0x88>
		uart_printf("BL_DEBUG_MSG:checksum fail !!\n");
 80008aa:	4806      	ldr	r0, [pc, #24]	@ (80008c4 <BL_flash_erase_handler+0x98>)
 80008ac:	f7ff ff14 	bl	80006d8 <uart_printf>
		BL_send_nack();
 80008b0:	f000 f968 	bl	8000b84 <BL_send_nack>
}
 80008b4:	bf00      	nop
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40020000 	.word	0x40020000
 80008c0:	200000a0 	.word	0x200000a0
 80008c4:	080039b4 	.word	0x080039b4

080008c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b094      	sub	sp, #80	@ 0x50
 80008cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	2234      	movs	r2, #52	@ 0x34
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fb5a 	bl	8002f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	4b2a      	ldr	r3, [pc, #168]	@ (800099c <SystemClock_Config+0xd4>)
 80008f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f4:	4a29      	ldr	r2, [pc, #164]	@ (800099c <SystemClock_Config+0xd4>)
 80008f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fc:	4b27      	ldr	r3, [pc, #156]	@ (800099c <SystemClock_Config+0xd4>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000908:	2300      	movs	r3, #0
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <SystemClock_Config+0xd8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <SystemClock_Config+0xd8>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <SystemClock_Config+0xd8>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000928:	2302      	movs	r3, #2
 800092a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800092c:	2301      	movs	r3, #1
 800092e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000930:	2310      	movs	r3, #16
 8000932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000934:	2302      	movs	r3, #2
 8000936:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000938:	2300      	movs	r3, #0
 800093a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800093c:	2310      	movs	r3, #16
 800093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000940:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000944:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000946:	2304      	movs	r3, #4
 8000948:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800094a:	2302      	movs	r3, #2
 800094c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800094e:	2302      	movs	r3, #2
 8000950:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4618      	mov	r0, r3
 8000958:	f001 fba0 	bl	800209c <HAL_RCC_OscConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000962:	f000 f985 	bl	8000c70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000966:	230f      	movs	r3, #15
 8000968:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096a:	2302      	movs	r3, #2
 800096c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000972:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000976:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800097c:	f107 0308 	add.w	r3, r7, #8
 8000980:	2102      	movs	r1, #2
 8000982:	4618      	mov	r0, r3
 8000984:	f001 f840 	bl	8001a08 <HAL_RCC_ClockConfig>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800098e:	f000 f96f 	bl	8000c70 <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3750      	adds	r7, #80	@ 0x50
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000

080009a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009a8:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <MX_CRC_Init+0x20>)
 80009aa:	4a07      	ldr	r2, [pc, #28]	@ (80009c8 <MX_CRC_Init+0x24>)
 80009ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80009ae:	4805      	ldr	r0, [pc, #20]	@ (80009c4 <MX_CRC_Init+0x20>)
 80009b0:	f000 fc25 	bl	80011fe <HAL_CRC_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80009ba:	f000 f959 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000098 	.word	0x20000098
 80009c8:	40023000 	.word	0x40023000

080009cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009d2:	4a12      	ldr	r2, [pc, #72]	@ (8000a1c <MX_USART2_UART_Init+0x50>)
 80009d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009f2:	220c      	movs	r2, #12
 80009f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_USART2_UART_Init+0x4c>)
 8000a04:	f001 fde8 	bl	80025d8 <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a0e:	f000 f92f 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200000a0 	.word	0x200000a0
 8000a1c:	40004400 	.word	0x40004400

08000a20 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a26:	4a12      	ldr	r2, [pc, #72]	@ (8000a70 <MX_USART3_UART_Init+0x50>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a2a:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	@ (8000a6c <MX_USART3_UART_Init+0x4c>)
 8000a58:	f001 fdbe 	bl	80025d8 <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a62:	f000 f905 	bl	8000c70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200000e8 	.word	0x200000e8
 8000a70:	40004800 	.word	0x40004800

08000a74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	@ 0x28
 8000a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 0314 	add.w	r3, r7, #20
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a2c      	ldr	r2, [pc, #176]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000a94:	f043 0304 	orr.w	r3, r3, #4
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0304 	and.w	r3, r3, #4
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	4b26      	ldr	r3, [pc, #152]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	4a25      	ldr	r2, [pc, #148]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ab0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab6:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a1e      	ldr	r2, [pc, #120]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60bb      	str	r3, [r7, #8]
 8000adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a17      	ldr	r2, [pc, #92]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ae8:	f043 0302 	orr.w	r3, r3, #2
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2120      	movs	r1, #32
 8000afe:	4812      	ldr	r0, [pc, #72]	@ (8000b48 <MX_GPIO_Init+0xd4>)
 8000b00:	f000 ff68 	bl	80019d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <MX_GPIO_Init+0xd8>)
 8000b1c:	f000 fdae 	bl	800167c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b20:	2320      	movs	r3, #32
 8000b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4619      	mov	r1, r3
 8000b36:	4804      	ldr	r0, [pc, #16]	@ (8000b48 <MX_GPIO_Init+0xd4>)
 8000b38:	f000 fda0 	bl	800167c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40020000 	.word	0x40020000
 8000b4c:	40020800 	.word	0x40020800

08000b50 <BL_send_ack>:
void BL_send_ack(uint8_t command_code, uint8_t len){
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	460a      	mov	r2, r1
 8000b5a:	71fb      	strb	r3, [r7, #7]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	71bb      	strb	r3, [r7, #6]
	//send 2 bytes. first byte is ack and second len value
	uint8_t buffer[2];
	buffer[0] = BL_ACK;
 8000b60:	23a5      	movs	r3, #165	@ 0xa5
 8000b62:	733b      	strb	r3, [r7, #12]
	buffer[1] = len;
 8000b64:	79bb      	ldrb	r3, [r7, #6]
 8000b66:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(Command_UART, buffer, 2, HAL_MAX_DELAY);
 8000b68:	f107 010c 	add.w	r1, r7, #12
 8000b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b70:	2202      	movs	r2, #2
 8000b72:	4803      	ldr	r0, [pc, #12]	@ (8000b80 <BL_send_ack+0x30>)
 8000b74:	f001 fd80 	bl	8002678 <HAL_UART_Transmit>
}
 8000b78:	bf00      	nop
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200000a0 	.word	0x200000a0

08000b84 <BL_send_nack>:

void BL_send_nack(void){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
	uint8_t nack=BL_NACK;
 8000b8a:	237f      	movs	r3, #127	@ 0x7f
 8000b8c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(Command_UART, &nack, 1, HAL_MAX_DELAY);
 8000b8e:	1df9      	adds	r1, r7, #7
 8000b90:	f04f 33ff 	mov.w	r3, #4294967295
 8000b94:	2201      	movs	r2, #1
 8000b96:	4803      	ldr	r0, [pc, #12]	@ (8000ba4 <BL_send_nack+0x20>)
 8000b98:	f001 fd6e 	bl	8002678 <HAL_UART_Transmit>
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	200000a0 	.word	0x200000a0

08000ba8 <BL_CRC_check>:

uint8_t BL_CRC_check(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 8000bb4:	23ff      	movs	r3, #255	@ 0xff
 8000bb6:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i<len; i++){
 8000bb8:	2300      	movs	r3, #0
 8000bba:	61bb      	str	r3, [r7, #24]
 8000bbc:	e00f      	b.n	8000bde <BL_CRC_check+0x36>
		uint32_t i_data = pData[i];
 8000bbe:	68fa      	ldr	r2, [r7, #12]
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4619      	mov	r1, r3
 8000bd0:	480e      	ldr	r0, [pc, #56]	@ (8000c0c <BL_CRC_check+0x64>)
 8000bd2:	f000 fb30 	bl	8001236 <HAL_CRC_Accumulate>
 8000bd6:	61f8      	str	r0, [r7, #28]
	for (uint32_t i = 0; i<len; i++){
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	61bb      	str	r3, [r7, #24]
 8000bde:	69ba      	ldr	r2, [r7, #24]
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d3eb      	bcc.n	8000bbe <BL_CRC_check+0x16>
	}
	//reset CRC
	__HAL_CRC_DR_RESET(&hcrc);
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <BL_CRC_check+0x64>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	689a      	ldr	r2, [r3, #8]
 8000bec:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <BL_CRC_check+0x64>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f042 0201 	orr.w	r2, r2, #1
 8000bf4:	609a      	str	r2, [r3, #8]
	if(uwCRCValue == crc_host){
 8000bf6:	69fa      	ldr	r2, [r7, #28]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d101      	bne.n	8000c02 <BL_CRC_check+0x5a>
		return VERIFY_CRC_SUCCESS;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e000      	b.n	8000c04 <BL_CRC_check+0x5c>
	}
	return VERIFY_CRC_FAIL;
 8000c02:	2301      	movs	r3, #1
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3720      	adds	r7, #32
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000098 	.word	0x20000098

08000c10 <flash_erase>:

uint8_t flash_erase(uint8_t sector_num, uint8_t num_of_sectors){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	@ 0x28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	460a      	mov	r2, r1
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	71bb      	strb	r3, [r7, #6]
	// if sector number = 0xff is used for mass errasin
	FLASH_EraseInitTypeDef FE_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;

	if (sector_num == 0xff){
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2bff      	cmp	r3, #255	@ 0xff
 8000c24:	d102      	bne.n	8000c2c <flash_erase+0x1c>
		FE_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8000c26:	2301      	movs	r3, #1
 8000c28:	613b      	str	r3, [r7, #16]
 8000c2a:	e008      	b.n	8000c3e <flash_erase+0x2e>
	}
	else{
		if (sector_num <= 7){
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b07      	cmp	r3, #7
 8000c30:	d805      	bhi.n	8000c3e <flash_erase+0x2e>
			FE_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
			FE_handle.Sector = sector_num;
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	61bb      	str	r3, [r7, #24]
			FE_handle.NbSectors = num_of_sectors;
 8000c3a:	79bb      	ldrb	r3, [r7, #6]
 8000c3c:	61fb      	str	r3, [r7, #28]
		}
	}
	FE_handle.Banks = FLASH_BANK_1;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	617b      	str	r3, [r7, #20]

	HAL_FLASH_Unlock();
 8000c42:	f000 fb23 	bl	800128c <HAL_FLASH_Unlock>
	FE_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3; //voltage range for this MCU
 8000c46:	2302      	movs	r3, #2
 8000c48:	623b      	str	r3, [r7, #32]
	status = (uint8_t)HAL_FLASHEx_Erase(&FE_handle, &sectorError);
 8000c4a:	f107 020c 	add.w	r2, r7, #12
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	4611      	mov	r1, r2
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 fbf1 	bl	800143c <HAL_FLASHEx_Erase>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_FLASH_Lock();
 8000c60:	f000 fb36 	bl	80012d0 <HAL_FLASH_Lock>

	return status;
 8000c64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3728      	adds	r7, #40	@ 0x28
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c74:	b672      	cpsid	i
}
 8000c76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <Error_Handler+0x8>

08000c7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c92:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	603b      	str	r3, [r7, #0]
 8000ca2:	4b09      	ldr	r3, [pc, #36]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	4a08      	ldr	r2, [pc, #32]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cae:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <HAL_MspInit+0x4c>)
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cb6:	603b      	str	r3, [r7, #0]
 8000cb8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cba:	2007      	movs	r0, #7
 8000cbc:	f000 fa6c 	bl	8001198 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40023800 	.word	0x40023800

08000ccc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000d08 <HAL_CRC_MspInit+0x3c>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d10d      	bne.n	8000cfa <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8000d0c <HAL_CRC_MspInit+0x40>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	4a09      	ldr	r2, [pc, #36]	@ (8000d0c <HAL_CRC_MspInit+0x40>)
 8000ce8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cee:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <HAL_CRC_MspInit+0x40>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000cfa:	bf00      	nop
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40023000 	.word	0x40023000
 8000d0c:	40023800 	.word	0x40023800

08000d10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08c      	sub	sp, #48	@ 0x30
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 031c 	add.w	r3, r7, #28
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a32      	ldr	r2, [pc, #200]	@ (8000df8 <HAL_UART_MspInit+0xe8>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d12c      	bne.n	8000d8c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	61bb      	str	r3, [r7, #24]
 8000d36:	4b31      	ldr	r3, [pc, #196]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3a:	4a30      	ldr	r2, [pc, #192]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d42:	4b2e      	ldr	r3, [pc, #184]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d4a:	61bb      	str	r3, [r7, #24]
 8000d4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	4b2a      	ldr	r3, [pc, #168]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a29      	ldr	r2, [pc, #164]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d6a:	230c      	movs	r3, #12
 8000d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d76:	2303      	movs	r3, #3
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d7a:	2307      	movs	r3, #7
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 031c 	add.w	r3, r7, #28
 8000d82:	4619      	mov	r1, r3
 8000d84:	481e      	ldr	r0, [pc, #120]	@ (8000e00 <HAL_UART_MspInit+0xf0>)
 8000d86:	f000 fc79 	bl	800167c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d8a:	e031      	b.n	8000df0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a1c      	ldr	r2, [pc, #112]	@ (8000e04 <HAL_UART_MspInit+0xf4>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d12c      	bne.n	8000df0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9e:	4a17      	ldr	r2, [pc, #92]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000da4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000da6:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000daa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a10      	ldr	r2, [pc, #64]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000dbc:	f043 0304 	orr.w	r3, r3, #4
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dfc <HAL_UART_MspInit+0xec>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000dce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000de0:	2307      	movs	r3, #7
 8000de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	4619      	mov	r1, r3
 8000dea:	4807      	ldr	r0, [pc, #28]	@ (8000e08 <HAL_UART_MspInit+0xf8>)
 8000dec:	f000 fc46 	bl	800167c <HAL_GPIO_Init>
}
 8000df0:	bf00      	nop
 8000df2:	3730      	adds	r7, #48	@ 0x30
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40004400 	.word	0x40004400
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40020000 	.word	0x40020000
 8000e04:	40004800 	.word	0x40004800
 8000e08:	40020800 	.word	0x40020800

08000e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <NMI_Handler+0x4>

08000e14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <HardFault_Handler+0x4>

08000e1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <MemManage_Handler+0x4>

08000e24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <BusFault_Handler+0x4>

08000e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <UsageFault_Handler+0x4>

08000e34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr

08000e5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e62:	f000 f8c7 	bl	8000ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
	...

08000e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <_sbrk+0x5c>)
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <_sbrk+0x60>)
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e80:	4b13      	ldr	r3, [pc, #76]	@ (8000ed0 <_sbrk+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d102      	bne.n	8000e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <_sbrk+0x64>)
 8000e8a:	4a12      	ldr	r2, [pc, #72]	@ (8000ed4 <_sbrk+0x68>)
 8000e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8e:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <_sbrk+0x64>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d207      	bcs.n	8000eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e9c:	f002 f880 	bl	8002fa0 <__errno>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eaa:	e009      	b.n	8000ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eac:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <_sbrk+0x64>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eb2:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <_sbrk+0x64>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4413      	add	r3, r2
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <_sbrk+0x64>)
 8000ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ebe:	68fb      	ldr	r3, [r7, #12]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3718      	adds	r7, #24
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20020000 	.word	0x20020000
 8000ecc:	00000400 	.word	0x00000400
 8000ed0:	200001f8 	.word	0x200001f8
 8000ed4:	20000348 	.word	0x20000348

08000ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000edc:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <SystemInit+0x20>)
 8000ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ee2:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <SystemInit+0x20>)
 8000ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000ed00 	.word	0xe000ed00

08000efc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000efc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f00:	f7ff ffea 	bl	8000ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f04:	480c      	ldr	r0, [pc, #48]	@ (8000f38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f06:	490d      	ldr	r1, [pc, #52]	@ (8000f3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f08:	4a0d      	ldr	r2, [pc, #52]	@ (8000f40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f0c:	e002      	b.n	8000f14 <LoopCopyDataInit>

08000f0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f12:	3304      	adds	r3, #4

08000f14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f18:	d3f9      	bcc.n	8000f0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f20:	e001      	b.n	8000f26 <LoopFillZerobss>

08000f22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f24:	3204      	adds	r2, #4

08000f26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f28:	d3fb      	bcc.n	8000f22 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f2a:	f002 f83f 	bl	8002fac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f2e:	f7ff fb3f 	bl	80005b0 <main>
  bx  lr    
 8000f32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f3c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000f40:	08003a30 	.word	0x08003a30
  ldr r2, =_sbss
 8000f44:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000f48:	20000348 	.word	0x20000348

08000f4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f4c:	e7fe      	b.n	8000f4c <ADC_IRQHandler>
	...

08000f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f54:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0d      	ldr	r2, [pc, #52]	@ (8000f90 <HAL_Init+0x40>)
 8000f5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <HAL_Init+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0a      	ldr	r2, [pc, #40]	@ (8000f90 <HAL_Init+0x40>)
 8000f66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <HAL_Init+0x40>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a07      	ldr	r2, [pc, #28]	@ (8000f90 <HAL_Init+0x40>)
 8000f72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f78:	2003      	movs	r0, #3
 8000f7a:	f000 f90d 	bl	8001198 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f000 f808 	bl	8000f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f84:	f7ff fe7a 	bl	8000c7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023c00 	.word	0x40023c00

08000f94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f9c:	4b12      	ldr	r3, [pc, #72]	@ (8000fe8 <HAL_InitTick+0x54>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <HAL_InitTick+0x58>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000faa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f917 	bl	80011e6 <HAL_SYSTICK_Config>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e00e      	b.n	8000fe0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b0f      	cmp	r3, #15
 8000fc6:	d80a      	bhi.n	8000fde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd0:	f000 f8ed 	bl	80011ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd4:	4a06      	ldr	r2, [pc, #24]	@ (8000ff0 <HAL_InitTick+0x5c>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	20000008 	.word	0x20000008
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	@ (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000008 	.word	0x20000008
 8001018:	200001fc 	.word	0x200001fc

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	@ (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	200001fc 	.word	0x200001fc

08001034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001044:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <__NVIC_SetPriorityGrouping+0x44>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800104a:	68ba      	ldr	r2, [r7, #8]
 800104c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001050:	4013      	ands	r3, r2
 8001052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800105c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001066:	4a04      	ldr	r2, [pc, #16]	@ (8001078 <__NVIC_SetPriorityGrouping+0x44>)
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	60d3      	str	r3, [r2, #12]
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001080:	4b04      	ldr	r3, [pc, #16]	@ (8001094 <__NVIC_GetPriorityGrouping+0x18>)
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	0a1b      	lsrs	r3, r3, #8
 8001086:	f003 0307 	and.w	r3, r3, #7
}
 800108a:	4618      	mov	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db0a      	blt.n	80010c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	490c      	ldr	r1, [pc, #48]	@ (80010e4 <__NVIC_SetPriority+0x4c>)
 80010b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b6:	0112      	lsls	r2, r2, #4
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	440b      	add	r3, r1
 80010bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010c0:	e00a      	b.n	80010d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4908      	ldr	r1, [pc, #32]	@ (80010e8 <__NVIC_SetPriority+0x50>)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 030f 	and.w	r3, r3, #15
 80010ce:	3b04      	subs	r3, #4
 80010d0:	0112      	lsls	r2, r2, #4
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	440b      	add	r3, r1
 80010d6:	761a      	strb	r2, [r3, #24]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000e100 	.word	0xe000e100
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b089      	sub	sp, #36	@ 0x24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f1c3 0307 	rsb	r3, r3, #7
 8001106:	2b04      	cmp	r3, #4
 8001108:	bf28      	it	cs
 800110a:	2304      	movcs	r3, #4
 800110c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3304      	adds	r3, #4
 8001112:	2b06      	cmp	r3, #6
 8001114:	d902      	bls.n	800111c <NVIC_EncodePriority+0x30>
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	3b03      	subs	r3, #3
 800111a:	e000      	b.n	800111e <NVIC_EncodePriority+0x32>
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001120:	f04f 32ff 	mov.w	r2, #4294967295
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43da      	mvns	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	401a      	ands	r2, r3
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001134:	f04f 31ff 	mov.w	r1, #4294967295
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	fa01 f303 	lsl.w	r3, r1, r3
 800113e:	43d9      	mvns	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001144:	4313      	orrs	r3, r2
         );
}
 8001146:	4618      	mov	r0, r3
 8001148:	3724      	adds	r7, #36	@ 0x24
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
	...

08001154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3b01      	subs	r3, #1
 8001160:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001164:	d301      	bcc.n	800116a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001166:	2301      	movs	r3, #1
 8001168:	e00f      	b.n	800118a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800116a:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <SysTick_Config+0x40>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3b01      	subs	r3, #1
 8001170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001172:	210f      	movs	r1, #15
 8001174:	f04f 30ff 	mov.w	r0, #4294967295
 8001178:	f7ff ff8e 	bl	8001098 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800117c:	4b05      	ldr	r3, [pc, #20]	@ (8001194 <SysTick_Config+0x40>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001182:	4b04      	ldr	r3, [pc, #16]	@ (8001194 <SysTick_Config+0x40>)
 8001184:	2207      	movs	r2, #7
 8001186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	e000e010 	.word	0xe000e010

08001198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ff47 	bl	8001034 <__NVIC_SetPriorityGrouping>
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b086      	sub	sp, #24
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	60b9      	str	r1, [r7, #8]
 80011b8:	607a      	str	r2, [r7, #4]
 80011ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011c0:	f7ff ff5c 	bl	800107c <__NVIC_GetPriorityGrouping>
 80011c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c6:	687a      	ldr	r2, [r7, #4]
 80011c8:	68b9      	ldr	r1, [r7, #8]
 80011ca:	6978      	ldr	r0, [r7, #20]
 80011cc:	f7ff ff8e 	bl	80010ec <NVIC_EncodePriority>
 80011d0:	4602      	mov	r2, r0
 80011d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ff5d 	bl	8001098 <__NVIC_SetPriority>
}
 80011de:	bf00      	nop
 80011e0:	3718      	adds	r7, #24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff ffb0 	bl	8001154 <SysTick_Config>
 80011f4:	4603      	mov	r3, r0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e00e      	b.n	800122e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	795b      	ldrb	r3, [r3, #5]
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d105      	bne.n	8001226 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fd53 	bl	8000ccc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001236:	b480      	push	{r7}
 8001238:	b087      	sub	sp, #28
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001242:	2300      	movs	r3, #0
 8001244:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	2202      	movs	r2, #2
 800124a:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	e00a      	b.n	8001268 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	441a      	add	r2, r3
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6812      	ldr	r2, [r2, #0]
 8001260:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	3301      	adds	r3, #1
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	697a      	ldr	r2, [r7, #20]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	429a      	cmp	r2, r3
 800126e:	d3f0      	bcc.n	8001252 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2201      	movs	r2, #1
 800127c:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800127e:	693b      	ldr	r3, [r7, #16]
}
 8001280:	4618      	mov	r0, r3
 8001282:	371c      	adds	r7, #28
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_FLASH_Unlock+0x38>)
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	2b00      	cmp	r3, #0
 800129c:	da0b      	bge.n	80012b6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800129e:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <HAL_FLASH_Unlock+0x38>)
 80012a0:	4a09      	ldr	r2, [pc, #36]	@ (80012c8 <HAL_FLASH_Unlock+0x3c>)
 80012a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80012a4:	4b07      	ldr	r3, [pc, #28]	@ (80012c4 <HAL_FLASH_Unlock+0x38>)
 80012a6:	4a09      	ldr	r2, [pc, #36]	@ (80012cc <HAL_FLASH_Unlock+0x40>)
 80012a8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <HAL_FLASH_Unlock+0x38>)
 80012ac:	691b      	ldr	r3, [r3, #16]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	da01      	bge.n	80012b6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80012b6:	79fb      	ldrb	r3, [r7, #7]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	40023c00 	.word	0x40023c00
 80012c8:	45670123 	.word	0x45670123
 80012cc:	cdef89ab 	.word	0xcdef89ab

080012d0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80012d4:	4b05      	ldr	r3, [pc, #20]	@ (80012ec <HAL_FLASH_Lock+0x1c>)
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_FLASH_Lock+0x1c>)
 80012da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80012de:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	40023c00 	.word	0x40023c00

080012f0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <FLASH_WaitForLastOperation+0x78>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001302:	f7ff fe8b 	bl	800101c <HAL_GetTick>
 8001306:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001308:	e010      	b.n	800132c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001310:	d00c      	beq.n	800132c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d007      	beq.n	8001328 <FLASH_WaitForLastOperation+0x38>
 8001318:	f7ff fe80 	bl	800101c <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	429a      	cmp	r2, r3
 8001326:	d201      	bcs.n	800132c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e019      	b.n	8001360 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800132c:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <FLASH_WaitForLastOperation+0x7c>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1e8      	bne.n	800130a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001338:	4b0c      	ldr	r3, [pc, #48]	@ (800136c <FLASH_WaitForLastOperation+0x7c>)
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001344:	4b09      	ldr	r3, [pc, #36]	@ (800136c <FLASH_WaitForLastOperation+0x7c>)
 8001346:	2201      	movs	r2, #1
 8001348:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800134a:	4b08      	ldr	r3, [pc, #32]	@ (800136c <FLASH_WaitForLastOperation+0x7c>)
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001356:	f000 f80b 	bl	8001370 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800135e:	2300      	movs	r3, #0

}
 8001360:	4618      	mov	r0, r3
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	2000000c 	.word	0x2000000c
 800136c:	40023c00 	.word	0x40023c00

08001370 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001374:	4b2f      	ldr	r3, [pc, #188]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	f003 0310 	and.w	r3, r3, #16
 800137c:	2b00      	cmp	r3, #0
 800137e:	d008      	beq.n	8001392 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001380:	4b2d      	ldr	r3, [pc, #180]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	4a2b      	ldr	r2, [pc, #172]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 800138a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800138c:	4b29      	ldr	r3, [pc, #164]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 800138e:	2210      	movs	r2, #16
 8001390:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001392:	4b28      	ldr	r3, [pc, #160]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	f003 0320 	and.w	r3, r3, #32
 800139a:	2b00      	cmp	r3, #0
 800139c:	d008      	beq.n	80013b0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800139e:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	f043 0308 	orr.w	r3, r3, #8
 80013a6:	4a24      	ldr	r2, [pc, #144]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013a8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80013aa:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013ac:	2220      	movs	r2, #32
 80013ae:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80013b0:	4b20      	ldr	r3, [pc, #128]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d008      	beq.n	80013ce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013be:	69db      	ldr	r3, [r3, #28]
 80013c0:	f043 0304 	orr.w	r3, r3, #4
 80013c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013c6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80013c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013ca:	2240      	movs	r2, #64	@ 0x40
 80013cc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d008      	beq.n	80013ec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f043 0302 	orr.w	r3, r3, #2
 80013e2:	4a15      	ldr	r2, [pc, #84]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013e4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013e8:	2280      	movs	r2, #128	@ 0x80
 80013ea:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d009      	beq.n	800140c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	4a0d      	ldr	r2, [pc, #52]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 8001402:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001404:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 8001406:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800140a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d008      	beq.n	800142a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001418:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	f043 0320 	orr.w	r3, r3, #32
 8001420:	4a05      	ldr	r2, [pc, #20]	@ (8001438 <FLASH_SetErrorCode+0xc8>)
 8001422:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001424:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <FLASH_SetErrorCode+0xc4>)
 8001426:	2202      	movs	r2, #2
 8001428:	60da      	str	r2, [r3, #12]
  }
}
 800142a:	bf00      	nop
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	40023c00 	.word	0x40023c00
 8001438:	2000000c 	.word	0x2000000c

0800143c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800144a:	4b31      	ldr	r3, [pc, #196]	@ (8001510 <HAL_FLASHEx_Erase+0xd4>)
 800144c:	7e1b      	ldrb	r3, [r3, #24]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d101      	bne.n	8001456 <HAL_FLASHEx_Erase+0x1a>
 8001452:	2302      	movs	r3, #2
 8001454:	e058      	b.n	8001508 <HAL_FLASHEx_Erase+0xcc>
 8001456:	4b2e      	ldr	r3, [pc, #184]	@ (8001510 <HAL_FLASHEx_Erase+0xd4>)
 8001458:	2201      	movs	r2, #1
 800145a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800145c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001460:	f7ff ff46 	bl	80012f0 <FLASH_WaitForLastOperation>
 8001464:	4603      	mov	r3, r0
 8001466:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d148      	bne.n	8001500 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	f04f 32ff 	mov.w	r2, #4294967295
 8001474:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d115      	bne.n	80014aa <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f000 f844 	bl	8001518 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001490:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001494:	f7ff ff2c 	bl	80012f0 <FLASH_WaitForLastOperation>
 8001498:	4603      	mov	r3, r0
 800149a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800149c:	4b1d      	ldr	r3, [pc, #116]	@ (8001514 <HAL_FLASHEx_Erase+0xd8>)
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001514 <HAL_FLASHEx_Erase+0xd8>)
 80014a2:	f023 0304 	bic.w	r3, r3, #4
 80014a6:	6113      	str	r3, [r2, #16]
 80014a8:	e028      	b.n	80014fc <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	e01c      	b.n	80014ec <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	4619      	mov	r1, r3
 80014ba:	68b8      	ldr	r0, [r7, #8]
 80014bc:	f000 f850 	bl	8001560 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014c0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80014c4:	f7ff ff14 	bl	80012f0 <FLASH_WaitForLastOperation>
 80014c8:	4603      	mov	r3, r0
 80014ca:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80014cc:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <HAL_FLASHEx_Erase+0xd8>)
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	4a10      	ldr	r2, [pc, #64]	@ (8001514 <HAL_FLASHEx_Erase+0xd8>)
 80014d2:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80014d6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	601a      	str	r2, [r3, #0]
          break;
 80014e4:	e00a      	b.n	80014fc <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	3301      	adds	r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	68da      	ldr	r2, [r3, #12]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	4413      	add	r3, r2
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d3da      	bcc.n	80014b2 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80014fc:	f000 f878 	bl	80015f0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001500:	4b03      	ldr	r3, [pc, #12]	@ (8001510 <HAL_FLASHEx_Erase+0xd4>)
 8001502:	2200      	movs	r2, #0
 8001504:	761a      	strb	r2, [r3, #24]

  return status;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	2000000c 	.word	0x2000000c
 8001514:	40023c00 	.word	0x40023c00

08001518 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	6039      	str	r1, [r7, #0]
 8001522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001524:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <FLASH_MassErase+0x44>)
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	4a0c      	ldr	r2, [pc, #48]	@ (800155c <FLASH_MassErase+0x44>)
 800152a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800152e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001530:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <FLASH_MassErase+0x44>)
 8001532:	691b      	ldr	r3, [r3, #16]
 8001534:	4a09      	ldr	r2, [pc, #36]	@ (800155c <FLASH_MassErase+0x44>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800153c:	4b07      	ldr	r3, [pc, #28]	@ (800155c <FLASH_MassErase+0x44>)
 800153e:	691a      	ldr	r2, [r3, #16]
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	4313      	orrs	r3, r2
 8001546:	4a05      	ldr	r2, [pc, #20]	@ (800155c <FLASH_MassErase+0x44>)
 8001548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800154c:	6113      	str	r3, [r2, #16]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40023c00 	.word	0x40023c00

08001560 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	e010      	b.n	800159e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800157c:	78fb      	ldrb	r3, [r7, #3]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d103      	bne.n	800158a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001582:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001586:	60fb      	str	r3, [r7, #12]
 8001588:	e009      	b.n	800159e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800158a:	78fb      	ldrb	r3, [r7, #3]
 800158c:	2b02      	cmp	r3, #2
 800158e:	d103      	bne.n	8001598 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001590:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	e002      	b.n	800159e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001598:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800159c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800159e:	4b13      	ldr	r3, [pc, #76]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80015a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80015aa:	4b10      	ldr	r3, [pc, #64]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015ac:	691a      	ldr	r2, [r3, #16]
 80015ae:	490f      	ldr	r1, [pc, #60]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80015b6:	4b0d      	ldr	r3, [pc, #52]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	4a0c      	ldr	r2, [pc, #48]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015bc:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80015c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015c4:	691a      	ldr	r2, [r3, #16]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80015d4:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <FLASH_Erase_Sector+0x8c>)
 80015da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015de:	6113      	str	r3, [r2, #16]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80015f4:	4b20      	ldr	r3, [pc, #128]	@ (8001678 <FLASH_FlushCaches+0x88>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d017      	beq.n	8001630 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001600:	4b1d      	ldr	r3, [pc, #116]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a1c      	ldr	r2, [pc, #112]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001606:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800160a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a19      	ldr	r2, [pc, #100]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001612:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a16      	ldr	r2, [pc, #88]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800161e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001622:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001624:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800162a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800162e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001638:	2b00      	cmp	r3, #0
 800163a:	d017      	beq.n	800166c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800163c:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0d      	ldr	r2, [pc, #52]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001642:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001646:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800164e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a07      	ldr	r2, [pc, #28]	@ (8001678 <FLASH_FlushCaches+0x88>)
 800165a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800165e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001660:	4b05      	ldr	r3, [pc, #20]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <FLASH_FlushCaches+0x88>)
 8001666:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800166a:	6013      	str	r3, [r2, #0]
  }
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	40023c00 	.word	0x40023c00

0800167c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800167c:	b480      	push	{r7}
 800167e:	b089      	sub	sp, #36	@ 0x24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
 8001696:	e165      	b.n	8001964 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001698:	2201      	movs	r2, #1
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	697a      	ldr	r2, [r7, #20]
 80016a8:	4013      	ands	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	f040 8154 	bne.w	800195e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d005      	beq.n	80016ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d130      	bne.n	8001730 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	2203      	movs	r2, #3
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001704:	2201      	movs	r2, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43db      	mvns	r3, r3
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	4013      	ands	r3, r2
 8001712:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	091b      	lsrs	r3, r3, #4
 800171a:	f003 0201 	and.w	r2, r3, #1
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	2b03      	cmp	r3, #3
 800173a:	d017      	beq.n	800176c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	2203      	movs	r2, #3
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	43db      	mvns	r3, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4013      	ands	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d123      	bne.n	80017c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	08da      	lsrs	r2, r3, #3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3208      	adds	r2, #8
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	220f      	movs	r2, #15
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	691a      	ldr	r2, [r3, #16]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	08da      	lsrs	r2, r3, #3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3208      	adds	r2, #8
 80017ba:	69b9      	ldr	r1, [r7, #24]
 80017bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	2203      	movs	r2, #3
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0203 	and.w	r2, r3, #3
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 80ae 	beq.w	800195e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b5d      	ldr	r3, [pc, #372]	@ (800197c <HAL_GPIO_Init+0x300>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180a:	4a5c      	ldr	r2, [pc, #368]	@ (800197c <HAL_GPIO_Init+0x300>)
 800180c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001810:	6453      	str	r3, [r2, #68]	@ 0x44
 8001812:	4b5a      	ldr	r3, [pc, #360]	@ (800197c <HAL_GPIO_Init+0x300>)
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800181e:	4a58      	ldr	r2, [pc, #352]	@ (8001980 <HAL_GPIO_Init+0x304>)
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	3302      	adds	r3, #2
 8001826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	220f      	movs	r2, #15
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a4f      	ldr	r2, [pc, #316]	@ (8001984 <HAL_GPIO_Init+0x308>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d025      	beq.n	8001896 <HAL_GPIO_Init+0x21a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a4e      	ldr	r2, [pc, #312]	@ (8001988 <HAL_GPIO_Init+0x30c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d01f      	beq.n	8001892 <HAL_GPIO_Init+0x216>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a4d      	ldr	r2, [pc, #308]	@ (800198c <HAL_GPIO_Init+0x310>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x212>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a4c      	ldr	r2, [pc, #304]	@ (8001990 <HAL_GPIO_Init+0x314>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x20e>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4b      	ldr	r2, [pc, #300]	@ (8001994 <HAL_GPIO_Init+0x318>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x20a>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4a      	ldr	r2, [pc, #296]	@ (8001998 <HAL_GPIO_Init+0x31c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x206>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a49      	ldr	r2, [pc, #292]	@ (800199c <HAL_GPIO_Init+0x320>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x202>
 800187a:	2306      	movs	r3, #6
 800187c:	e00c      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800187e:	2307      	movs	r3, #7
 8001880:	e00a      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001882:	2305      	movs	r3, #5
 8001884:	e008      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001886:	2304      	movs	r3, #4
 8001888:	e006      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800188a:	2303      	movs	r3, #3
 800188c:	e004      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 800188e:	2302      	movs	r3, #2
 8001890:	e002      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <HAL_GPIO_Init+0x21c>
 8001896:	2300      	movs	r3, #0
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	f002 0203 	and.w	r2, r2, #3
 800189e:	0092      	lsls	r2, r2, #2
 80018a0:	4093      	lsls	r3, r2
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018a8:	4935      	ldr	r1, [pc, #212]	@ (8001980 <HAL_GPIO_Init+0x304>)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	3302      	adds	r3, #2
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018b6:	4b3a      	ldr	r3, [pc, #232]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	43db      	mvns	r3, r3
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	4013      	ands	r3, r2
 80018c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018da:	4a31      	ldr	r2, [pc, #196]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018e0:	4b2f      	ldr	r3, [pc, #188]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	4313      	orrs	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001904:	4a26      	ldr	r2, [pc, #152]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800190a:	4b25      	ldr	r3, [pc, #148]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d003      	beq.n	800192e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800192e:	4a1c      	ldr	r2, [pc, #112]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001934:	4b1a      	ldr	r3, [pc, #104]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001958:	4a11      	ldr	r2, [pc, #68]	@ (80019a0 <HAL_GPIO_Init+0x324>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3301      	adds	r3, #1
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b0f      	cmp	r3, #15
 8001968:	f67f ae96 	bls.w	8001698 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3724      	adds	r7, #36	@ 0x24
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	40013800 	.word	0x40013800
 8001984:	40020000 	.word	0x40020000
 8001988:	40020400 	.word	0x40020400
 800198c:	40020800 	.word	0x40020800
 8001990:	40020c00 	.word	0x40020c00
 8001994:	40021000 	.word	0x40021000
 8001998:	40021400 	.word	0x40021400
 800199c:	40021800 	.word	0x40021800
 80019a0:	40013c00 	.word	0x40013c00

080019a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	460b      	mov	r3, r1
 80019ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	887b      	ldrh	r3, [r7, #2]
 80019b6:	4013      	ands	r3, r2
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019bc:	2301      	movs	r3, #1
 80019be:	73fb      	strb	r3, [r7, #15]
 80019c0:	e001      	b.n	80019c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
 80019e0:	4613      	mov	r3, r2
 80019e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019e4:	787b      	ldrb	r3, [r7, #1]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ea:	887a      	ldrh	r2, [r7, #2]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019f0:	e003      	b.n	80019fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019f2:	887b      	ldrh	r3, [r7, #2]
 80019f4:	041a      	lsls	r2, r3, #16
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	619a      	str	r2, [r3, #24]
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e0cc      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b68      	ldr	r3, [pc, #416]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 030f 	and.w	r3, r3, #15
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d90c      	bls.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b65      	ldr	r3, [pc, #404]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a32:	4b63      	ldr	r3, [pc, #396]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e0b8      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d020      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d005      	beq.n	8001a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a5c:	4b59      	ldr	r3, [pc, #356]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	4a58      	ldr	r2, [pc, #352]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a74:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a52      	ldr	r2, [pc, #328]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a80:	4b50      	ldr	r3, [pc, #320]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	494d      	ldr	r1, [pc, #308]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d044      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d107      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa6:	4b47      	ldr	r3, [pc, #284]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d119      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e07f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e06f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e067      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ae6:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 0203 	bic.w	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4934      	ldr	r1, [pc, #208]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af8:	f7ff fa90 	bl	800101c <HAL_GetTick>
 8001afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001afe:	e00a      	b.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b00:	f7ff fa8c 	bl	800101c <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e04f      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 020c 	and.w	r2, r3, #12
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d1eb      	bne.n	8001b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b28:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d20c      	bcs.n	8001b50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b36:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3e:	4b20      	ldr	r3, [pc, #128]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e032      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5c:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	4916      	ldr	r1, [pc, #88]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d009      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b7a:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	490e      	ldr	r1, [pc, #56]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b8e:	f000 f855 	bl	8001c3c <HAL_RCC_GetSysClockFreq>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	490a      	ldr	r1, [pc, #40]	@ (8001bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba0:	5ccb      	ldrb	r3, [r1, r3]
 8001ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba6:	4a09      	ldr	r2, [pc, #36]	@ (8001bcc <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f9f0 	bl	8000f94 <HAL_InitTick>

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	080039d4 	.word	0x080039d4
 8001bcc:	20000000 	.word	0x20000000
 8001bd0:	20000004 	.word	0x20000004

08001bd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bda:	681b      	ldr	r3, [r3, #0]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000000 	.word	0x20000000

08001bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bf0:	f7ff fff0 	bl	8001bd4 <HAL_RCC_GetHCLKFreq>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	0a9b      	lsrs	r3, r3, #10
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	4903      	ldr	r1, [pc, #12]	@ (8001c10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c02:	5ccb      	ldrb	r3, [r1, r3]
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	080039e4 	.word	0x080039e4

08001c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c18:	f7ff ffdc 	bl	8001bd4 <HAL_RCC_GetHCLKFreq>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	0b5b      	lsrs	r3, r3, #13
 8001c24:	f003 0307 	and.w	r3, r3, #7
 8001c28:	4903      	ldr	r1, [pc, #12]	@ (8001c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c2a:	5ccb      	ldrb	r3, [r1, r3]
 8001c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40023800 	.word	0x40023800
 8001c38:	080039e4 	.word	0x080039e4

08001c3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c40:	b0ae      	sub	sp, #184	@ 0xb8
 8001c42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001c56:	2300      	movs	r3, #0
 8001c58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c62:	4bcb      	ldr	r3, [pc, #812]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 030c 	and.w	r3, r3, #12
 8001c6a:	2b0c      	cmp	r3, #12
 8001c6c:	f200 8206 	bhi.w	800207c <HAL_RCC_GetSysClockFreq+0x440>
 8001c70:	a201      	add	r2, pc, #4	@ (adr r2, 8001c78 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c76:	bf00      	nop
 8001c78:	08001cad 	.word	0x08001cad
 8001c7c:	0800207d 	.word	0x0800207d
 8001c80:	0800207d 	.word	0x0800207d
 8001c84:	0800207d 	.word	0x0800207d
 8001c88:	08001cb5 	.word	0x08001cb5
 8001c8c:	0800207d 	.word	0x0800207d
 8001c90:	0800207d 	.word	0x0800207d
 8001c94:	0800207d 	.word	0x0800207d
 8001c98:	08001cbd 	.word	0x08001cbd
 8001c9c:	0800207d 	.word	0x0800207d
 8001ca0:	0800207d 	.word	0x0800207d
 8001ca4:	0800207d 	.word	0x0800207d
 8001ca8:	08001ead 	.word	0x08001ead
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cac:	4bb9      	ldr	r3, [pc, #740]	@ (8001f94 <HAL_RCC_GetSysClockFreq+0x358>)
 8001cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001cb2:	e1e7      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cb4:	4bb8      	ldr	r3, [pc, #736]	@ (8001f98 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001cb6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001cba:	e1e3      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cbc:	4bb4      	ldr	r3, [pc, #720]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cc8:	4bb1      	ldr	r3, [pc, #708]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d071      	beq.n	8001db8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd4:	4bae      	ldr	r3, [pc, #696]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	099b      	lsrs	r3, r3, #6
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001ce0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001cf6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001cfa:	4622      	mov	r2, r4
 8001cfc:	462b      	mov	r3, r5
 8001cfe:	f04f 0000 	mov.w	r0, #0
 8001d02:	f04f 0100 	mov.w	r1, #0
 8001d06:	0159      	lsls	r1, r3, #5
 8001d08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d0c:	0150      	lsls	r0, r2, #5
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4621      	mov	r1, r4
 8001d14:	1a51      	subs	r1, r2, r1
 8001d16:	6439      	str	r1, [r7, #64]	@ 0x40
 8001d18:	4629      	mov	r1, r5
 8001d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f04f 0300 	mov.w	r3, #0
 8001d28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	018b      	lsls	r3, r1, #6
 8001d30:	4641      	mov	r1, r8
 8001d32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d36:	4641      	mov	r1, r8
 8001d38:	018a      	lsls	r2, r1, #6
 8001d3a:	4641      	mov	r1, r8
 8001d3c:	1a51      	subs	r1, r2, r1
 8001d3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001d40:	4649      	mov	r1, r9
 8001d42:	eb63 0301 	sbc.w	r3, r3, r1
 8001d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001d54:	4649      	mov	r1, r9
 8001d56:	00cb      	lsls	r3, r1, #3
 8001d58:	4641      	mov	r1, r8
 8001d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d5e:	4641      	mov	r1, r8
 8001d60:	00ca      	lsls	r2, r1, #3
 8001d62:	4610      	mov	r0, r2
 8001d64:	4619      	mov	r1, r3
 8001d66:	4603      	mov	r3, r0
 8001d68:	4622      	mov	r2, r4
 8001d6a:	189b      	adds	r3, r3, r2
 8001d6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d6e:	462b      	mov	r3, r5
 8001d70:	460a      	mov	r2, r1
 8001d72:	eb42 0303 	adc.w	r3, r2, r3
 8001d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d84:	4629      	mov	r1, r5
 8001d86:	024b      	lsls	r3, r1, #9
 8001d88:	4621      	mov	r1, r4
 8001d8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d8e:	4621      	mov	r1, r4
 8001d90:	024a      	lsls	r2, r1, #9
 8001d92:	4610      	mov	r0, r2
 8001d94:	4619      	mov	r1, r3
 8001d96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001da0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001da4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001da8:	f7fe fa8a 	bl	80002c0 <__aeabi_uldivmod>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4613      	mov	r3, r2
 8001db2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001db6:	e067      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001db8:	4b75      	ldr	r3, [pc, #468]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	099b      	lsrs	r3, r3, #6
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001dc4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001dc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001dd6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001dda:	4622      	mov	r2, r4
 8001ddc:	462b      	mov	r3, r5
 8001dde:	f04f 0000 	mov.w	r0, #0
 8001de2:	f04f 0100 	mov.w	r1, #0
 8001de6:	0159      	lsls	r1, r3, #5
 8001de8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dec:	0150      	lsls	r0, r2, #5
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	4621      	mov	r1, r4
 8001df4:	1a51      	subs	r1, r2, r1
 8001df6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001df8:	4629      	mov	r1, r5
 8001dfa:	eb63 0301 	sbc.w	r3, r3, r1
 8001dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e00:	f04f 0200 	mov.w	r2, #0
 8001e04:	f04f 0300 	mov.w	r3, #0
 8001e08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001e0c:	4649      	mov	r1, r9
 8001e0e:	018b      	lsls	r3, r1, #6
 8001e10:	4641      	mov	r1, r8
 8001e12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e16:	4641      	mov	r1, r8
 8001e18:	018a      	lsls	r2, r1, #6
 8001e1a:	4641      	mov	r1, r8
 8001e1c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e20:	4649      	mov	r1, r9
 8001e22:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e3a:	4692      	mov	sl, r2
 8001e3c:	469b      	mov	fp, r3
 8001e3e:	4623      	mov	r3, r4
 8001e40:	eb1a 0303 	adds.w	r3, sl, r3
 8001e44:	623b      	str	r3, [r7, #32]
 8001e46:	462b      	mov	r3, r5
 8001e48:	eb4b 0303 	adc.w	r3, fp, r3
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001e5a:	4629      	mov	r1, r5
 8001e5c:	028b      	lsls	r3, r1, #10
 8001e5e:	4621      	mov	r1, r4
 8001e60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e64:	4621      	mov	r1, r4
 8001e66:	028a      	lsls	r2, r1, #10
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e70:	2200      	movs	r2, #0
 8001e72:	673b      	str	r3, [r7, #112]	@ 0x70
 8001e74:	677a      	str	r2, [r7, #116]	@ 0x74
 8001e76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001e7a:	f7fe fa21 	bl	80002c0 <__aeabi_uldivmod>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4613      	mov	r3, r2
 8001e84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e88:	4b41      	ldr	r3, [pc, #260]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	0c1b      	lsrs	r3, r3, #16
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	3301      	adds	r3, #1
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001eaa:	e0eb      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001eac:	4b38      	ldr	r3, [pc, #224]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001eb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001eb8:	4b35      	ldr	r3, [pc, #212]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d06b      	beq.n	8001f9c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ec4:	4b32      	ldr	r3, [pc, #200]	@ (8001f90 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	099b      	lsrs	r3, r3, #6
 8001eca:	2200      	movs	r2, #0
 8001ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001ece:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ed0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ed6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ed8:	2300      	movs	r3, #0
 8001eda:	667b      	str	r3, [r7, #100]	@ 0x64
 8001edc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ee0:	4622      	mov	r2, r4
 8001ee2:	462b      	mov	r3, r5
 8001ee4:	f04f 0000 	mov.w	r0, #0
 8001ee8:	f04f 0100 	mov.w	r1, #0
 8001eec:	0159      	lsls	r1, r3, #5
 8001eee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ef2:	0150      	lsls	r0, r2, #5
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4621      	mov	r1, r4
 8001efa:	1a51      	subs	r1, r2, r1
 8001efc:	61b9      	str	r1, [r7, #24]
 8001efe:	4629      	mov	r1, r5
 8001f00:	eb63 0301 	sbc.w	r3, r3, r1
 8001f04:	61fb      	str	r3, [r7, #28]
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	f04f 0300 	mov.w	r3, #0
 8001f0e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001f12:	4659      	mov	r1, fp
 8001f14:	018b      	lsls	r3, r1, #6
 8001f16:	4651      	mov	r1, sl
 8001f18:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f1c:	4651      	mov	r1, sl
 8001f1e:	018a      	lsls	r2, r1, #6
 8001f20:	4651      	mov	r1, sl
 8001f22:	ebb2 0801 	subs.w	r8, r2, r1
 8001f26:	4659      	mov	r1, fp
 8001f28:	eb63 0901 	sbc.w	r9, r3, r1
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f40:	4690      	mov	r8, r2
 8001f42:	4699      	mov	r9, r3
 8001f44:	4623      	mov	r3, r4
 8001f46:	eb18 0303 	adds.w	r3, r8, r3
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	462b      	mov	r3, r5
 8001f4e:	eb49 0303 	adc.w	r3, r9, r3
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	f04f 0300 	mov.w	r3, #0
 8001f5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001f60:	4629      	mov	r1, r5
 8001f62:	024b      	lsls	r3, r1, #9
 8001f64:	4621      	mov	r1, r4
 8001f66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f6a:	4621      	mov	r1, r4
 8001f6c:	024a      	lsls	r2, r1, #9
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f76:	2200      	movs	r2, #0
 8001f78:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f7a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001f7c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f80:	f7fe f99e 	bl	80002c0 <__aeabi_uldivmod>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4613      	mov	r3, r2
 8001f8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f8e:	e065      	b.n	800205c <HAL_RCC_GetSysClockFreq+0x420>
 8001f90:	40023800 	.word	0x40023800
 8001f94:	00f42400 	.word	0x00f42400
 8001f98:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f9c:	4b3d      	ldr	r3, [pc, #244]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	099b      	lsrs	r3, r3, #6
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001fac:	653b      	str	r3, [r7, #80]	@ 0x50
 8001fae:	2300      	movs	r3, #0
 8001fb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001fb2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001fb6:	4642      	mov	r2, r8
 8001fb8:	464b      	mov	r3, r9
 8001fba:	f04f 0000 	mov.w	r0, #0
 8001fbe:	f04f 0100 	mov.w	r1, #0
 8001fc2:	0159      	lsls	r1, r3, #5
 8001fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fc8:	0150      	lsls	r0, r2, #5
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4641      	mov	r1, r8
 8001fd0:	1a51      	subs	r1, r2, r1
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	4649      	mov	r1, r9
 8001fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	f04f 0300 	mov.w	r3, #0
 8001fe4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001fe8:	4659      	mov	r1, fp
 8001fea:	018b      	lsls	r3, r1, #6
 8001fec:	4651      	mov	r1, sl
 8001fee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ff2:	4651      	mov	r1, sl
 8001ff4:	018a      	lsls	r2, r1, #6
 8001ff6:	4651      	mov	r1, sl
 8001ff8:	1a54      	subs	r4, r2, r1
 8001ffa:	4659      	mov	r1, fp
 8001ffc:	eb63 0501 	sbc.w	r5, r3, r1
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	00eb      	lsls	r3, r5, #3
 800200a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800200e:	00e2      	lsls	r2, r4, #3
 8002010:	4614      	mov	r4, r2
 8002012:	461d      	mov	r5, r3
 8002014:	4643      	mov	r3, r8
 8002016:	18e3      	adds	r3, r4, r3
 8002018:	603b      	str	r3, [r7, #0]
 800201a:	464b      	mov	r3, r9
 800201c:	eb45 0303 	adc.w	r3, r5, r3
 8002020:	607b      	str	r3, [r7, #4]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	f04f 0300 	mov.w	r3, #0
 800202a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800202e:	4629      	mov	r1, r5
 8002030:	028b      	lsls	r3, r1, #10
 8002032:	4621      	mov	r1, r4
 8002034:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002038:	4621      	mov	r1, r4
 800203a:	028a      	lsls	r2, r1, #10
 800203c:	4610      	mov	r0, r2
 800203e:	4619      	mov	r1, r3
 8002040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002044:	2200      	movs	r2, #0
 8002046:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002048:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800204a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800204e:	f7fe f937 	bl	80002c0 <__aeabi_uldivmod>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4613      	mov	r3, r2
 8002058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800205c:	4b0d      	ldr	r3, [pc, #52]	@ (8002094 <HAL_RCC_GetSysClockFreq+0x458>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	0f1b      	lsrs	r3, r3, #28
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800206a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800206e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002072:	fbb2 f3f3 	udiv	r3, r2, r3
 8002076:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800207a:	e003      	b.n	8002084 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800207c:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <HAL_RCC_GetSysClockFreq+0x45c>)
 800207e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002082:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002084:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002088:	4618      	mov	r0, r3
 800208a:	37b8      	adds	r7, #184	@ 0xb8
 800208c:	46bd      	mov	sp, r7
 800208e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002092:	bf00      	nop
 8002094:	40023800 	.word	0x40023800
 8002098:	00f42400 	.word	0x00f42400

0800209c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e28d      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 8083 	beq.w	80021c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80020bc:	4b94      	ldr	r3, [pc, #592]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 030c 	and.w	r3, r3, #12
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d019      	beq.n	80020fc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80020c8:	4b91      	ldr	r3, [pc, #580]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80020d0:	2b08      	cmp	r3, #8
 80020d2:	d106      	bne.n	80020e2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80020d4:	4b8e      	ldr	r3, [pc, #568]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020e0:	d00c      	beq.n	80020fc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80020ea:	2b0c      	cmp	r3, #12
 80020ec:	d112      	bne.n	8002114 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ee:	4b88      	ldr	r3, [pc, #544]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020fa:	d10b      	bne.n	8002114 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020fc:	4b84      	ldr	r3, [pc, #528]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d05b      	beq.n	80021c0 <HAL_RCC_OscConfig+0x124>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d157      	bne.n	80021c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e25a      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800211c:	d106      	bne.n	800212c <HAL_RCC_OscConfig+0x90>
 800211e:	4b7c      	ldr	r3, [pc, #496]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a7b      	ldr	r2, [pc, #492]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e01d      	b.n	8002168 <HAL_RCC_OscConfig+0xcc>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002134:	d10c      	bne.n	8002150 <HAL_RCC_OscConfig+0xb4>
 8002136:	4b76      	ldr	r3, [pc, #472]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a75      	ldr	r2, [pc, #468]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800213c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	4b73      	ldr	r3, [pc, #460]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a72      	ldr	r2, [pc, #456]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	e00b      	b.n	8002168 <HAL_RCC_OscConfig+0xcc>
 8002150:	4b6f      	ldr	r3, [pc, #444]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a6e      	ldr	r2, [pc, #440]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002156:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800215a:	6013      	str	r3, [r2, #0]
 800215c:	4b6c      	ldr	r3, [pc, #432]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a6b      	ldr	r2, [pc, #428]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002166:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d013      	beq.n	8002198 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7fe ff54 	bl	800101c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002178:	f7fe ff50 	bl	800101c <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b64      	cmp	r3, #100	@ 0x64
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e21f      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218a:	4b61      	ldr	r3, [pc, #388]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0f0      	beq.n	8002178 <HAL_RCC_OscConfig+0xdc>
 8002196:	e014      	b.n	80021c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe ff40 	bl	800101c <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021a0:	f7fe ff3c 	bl	800101c <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b64      	cmp	r3, #100	@ 0x64
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e20b      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b2:	4b57      	ldr	r3, [pc, #348]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x104>
 80021be:	e000      	b.n	80021c2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d06f      	beq.n	80022ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80021ce:	4b50      	ldr	r3, [pc, #320]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d017      	beq.n	800220a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021da:	4b4d      	ldr	r3, [pc, #308]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 030c 	and.w	r3, r3, #12
        || \
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d105      	bne.n	80021f2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00b      	beq.n	800220a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021f2:	4b47      	ldr	r3, [pc, #284]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80021fa:	2b0c      	cmp	r3, #12
 80021fc:	d11c      	bne.n	8002238 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021fe:	4b44      	ldr	r3, [pc, #272]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d116      	bne.n	8002238 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800220a:	4b41      	ldr	r3, [pc, #260]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d005      	beq.n	8002222 <HAL_RCC_OscConfig+0x186>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e1d3      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	4b3b      	ldr	r3, [pc, #236]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	4937      	ldr	r1, [pc, #220]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	e03a      	b.n	80022ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d020      	beq.n	8002282 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002240:	4b34      	ldr	r3, [pc, #208]	@ (8002314 <HAL_RCC_OscConfig+0x278>)
 8002242:	2201      	movs	r2, #1
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002246:	f7fe fee9 	bl	800101c <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800224e:	f7fe fee5 	bl	800101c <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e1b4      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002260:	4b2b      	ldr	r3, [pc, #172]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d0f0      	beq.n	800224e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	4b28      	ldr	r3, [pc, #160]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	4925      	ldr	r1, [pc, #148]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 800227c:	4313      	orrs	r3, r2
 800227e:	600b      	str	r3, [r1, #0]
 8002280:	e015      	b.n	80022ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002282:	4b24      	ldr	r3, [pc, #144]	@ (8002314 <HAL_RCC_OscConfig+0x278>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002288:	f7fe fec8 	bl	800101c <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002290:	f7fe fec4 	bl	800101c <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e193      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d036      	beq.n	8002328 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d016      	beq.n	80022f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022c2:	4b15      	ldr	r3, [pc, #84]	@ (8002318 <HAL_RCC_OscConfig+0x27c>)
 80022c4:	2201      	movs	r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022c8:	f7fe fea8 	bl	800101c <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d0:	f7fe fea4 	bl	800101c <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e173      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_RCC_OscConfig+0x274>)
 80022e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0x234>
 80022ee:	e01b      	b.n	8002328 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022f0:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <HAL_RCC_OscConfig+0x27c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f6:	f7fe fe91 	bl	800101c <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fc:	e00e      	b.n	800231c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022fe:	f7fe fe8d 	bl	800101c <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d907      	bls.n	800231c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e15c      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
 8002310:	40023800 	.word	0x40023800
 8002314:	42470000 	.word	0x42470000
 8002318:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800231c:	4b8a      	ldr	r3, [pc, #552]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800231e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1ea      	bne.n	80022fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 8097 	beq.w	8002464 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002336:	2300      	movs	r3, #0
 8002338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800233a:	4b83      	ldr	r3, [pc, #524]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10f      	bne.n	8002366 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
 800234a:	4b7f      	ldr	r3, [pc, #508]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	4a7e      	ldr	r2, [pc, #504]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002350:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002354:	6413      	str	r3, [r2, #64]	@ 0x40
 8002356:	4b7c      	ldr	r3, [pc, #496]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002362:	2301      	movs	r3, #1
 8002364:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002366:	4b79      	ldr	r3, [pc, #484]	@ (800254c <HAL_RCC_OscConfig+0x4b0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236e:	2b00      	cmp	r3, #0
 8002370:	d118      	bne.n	80023a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002372:	4b76      	ldr	r3, [pc, #472]	@ (800254c <HAL_RCC_OscConfig+0x4b0>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a75      	ldr	r2, [pc, #468]	@ (800254c <HAL_RCC_OscConfig+0x4b0>)
 8002378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800237e:	f7fe fe4d 	bl	800101c <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002386:	f7fe fe49 	bl	800101c <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e118      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002398:	4b6c      	ldr	r3, [pc, #432]	@ (800254c <HAL_RCC_OscConfig+0x4b0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f0      	beq.n	8002386 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d106      	bne.n	80023ba <HAL_RCC_OscConfig+0x31e>
 80023ac:	4b66      	ldr	r3, [pc, #408]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b0:	4a65      	ldr	r2, [pc, #404]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023b8:	e01c      	b.n	80023f4 <HAL_RCC_OscConfig+0x358>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b05      	cmp	r3, #5
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x340>
 80023c2:	4b61      	ldr	r3, [pc, #388]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c6:	4a60      	ldr	r2, [pc, #384]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ce:	4b5e      	ldr	r3, [pc, #376]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d2:	4a5d      	ldr	r2, [pc, #372]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023d4:	f043 0301 	orr.w	r3, r3, #1
 80023d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80023da:	e00b      	b.n	80023f4 <HAL_RCC_OscConfig+0x358>
 80023dc:	4b5a      	ldr	r3, [pc, #360]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	4a59      	ldr	r2, [pc, #356]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023e2:	f023 0301 	bic.w	r3, r3, #1
 80023e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023e8:	4b57      	ldr	r3, [pc, #348]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ec:	4a56      	ldr	r2, [pc, #344]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80023ee:	f023 0304 	bic.w	r3, r3, #4
 80023f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d015      	beq.n	8002428 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fc:	f7fe fe0e 	bl	800101c <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002402:	e00a      	b.n	800241a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002404:	f7fe fe0a 	bl	800101c <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e0d7      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4b4b      	ldr	r3, [pc, #300]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800241c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0ee      	beq.n	8002404 <HAL_RCC_OscConfig+0x368>
 8002426:	e014      	b.n	8002452 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002428:	f7fe fdf8 	bl	800101c <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800242e:	e00a      	b.n	8002446 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002430:	f7fe fdf4 	bl	800101c <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800243e:	4293      	cmp	r3, r2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e0c1      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002446:	4b40      	ldr	r3, [pc, #256]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1ee      	bne.n	8002430 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002452:	7dfb      	ldrb	r3, [r7, #23]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d105      	bne.n	8002464 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002458:	4b3b      	ldr	r3, [pc, #236]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	4a3a      	ldr	r2, [pc, #232]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 800245e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002462:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 80ad 	beq.w	80025c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800246e:	4b36      	ldr	r3, [pc, #216]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b08      	cmp	r3, #8
 8002478:	d060      	beq.n	800253c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d145      	bne.n	800250e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002482:	4b33      	ldr	r3, [pc, #204]	@ (8002550 <HAL_RCC_OscConfig+0x4b4>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002488:	f7fe fdc8 	bl	800101c <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002490:	f7fe fdc4 	bl	800101c <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e093      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a2:	4b29      	ldr	r3, [pc, #164]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69da      	ldr	r2, [r3, #28]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	019b      	lsls	r3, r3, #6
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	085b      	lsrs	r3, r3, #1
 80024c6:	3b01      	subs	r3, #1
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d0:	061b      	lsls	r3, r3, #24
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d8:	071b      	lsls	r3, r3, #28
 80024da:	491b      	ldr	r1, [pc, #108]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002550 <HAL_RCC_OscConfig+0x4b4>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7fe fd99 	bl	800101c <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ee:	f7fe fd95 	bl	800101c <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e064      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x452>
 800250c:	e05c      	b.n	80025c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250e:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <HAL_RCC_OscConfig+0x4b4>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7fe fd82 	bl	800101c <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251c:	f7fe fd7e 	bl	800101c <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e04d      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252e:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <HAL_RCC_OscConfig+0x4ac>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x480>
 800253a:	e045      	b.n	80025c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d107      	bne.n	8002554 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e040      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
 8002548:	40023800 	.word	0x40023800
 800254c:	40007000 	.word	0x40007000
 8002550:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002554:	4b1f      	ldr	r3, [pc, #124]	@ (80025d4 <HAL_RCC_OscConfig+0x538>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d030      	beq.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800256c:	429a      	cmp	r2, r3
 800256e:	d129      	bne.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800257a:	429a      	cmp	r2, r3
 800257c:	d122      	bne.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002584:	4013      	ands	r3, r2
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800258a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800258c:	4293      	cmp	r3, r2
 800258e:	d119      	bne.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259a:	085b      	lsrs	r3, r3, #1
 800259c:	3b01      	subs	r3, #1
 800259e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d10f      	bne.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d107      	bne.n	80025c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d001      	beq.n	80025c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40023800 	.word	0x40023800

080025d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e042      	b.n	8002670 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d106      	bne.n	8002604 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7fe fb86 	bl	8000d10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2224      	movs	r2, #36	@ 0x24
 8002608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800261a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 fa09 	bl	8002a34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002630:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	695a      	ldr	r2, [r3, #20]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002640:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002650:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b08a      	sub	sp, #40	@ 0x28
 800267c:	af02      	add	r7, sp, #8
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	603b      	str	r3, [r7, #0]
 8002684:	4613      	mov	r3, r2
 8002686:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002688:	2300      	movs	r3, #0
 800268a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b20      	cmp	r3, #32
 8002696:	d175      	bne.n	8002784 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <HAL_UART_Transmit+0x2c>
 800269e:	88fb      	ldrh	r3, [r7, #6]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e06e      	b.n	8002786 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2221      	movs	r2, #33	@ 0x21
 80026b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026b6:	f7fe fcb1 	bl	800101c <HAL_GetTick>
 80026ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	88fa      	ldrh	r2, [r7, #6]
 80026c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	88fa      	ldrh	r2, [r7, #6]
 80026c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026d0:	d108      	bne.n	80026e4 <HAL_UART_Transmit+0x6c>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d104      	bne.n	80026e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	e003      	b.n	80026ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026ec:	e02e      	b.n	800274c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	2200      	movs	r2, #0
 80026f6:	2180      	movs	r1, #128	@ 0x80
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f000 f8df 	bl	80028bc <UART_WaitOnFlagUntilTimeout>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e03a      	b.n	8002786 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10b      	bne.n	800272e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002724:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	3302      	adds	r3, #2
 800272a:	61bb      	str	r3, [r7, #24]
 800272c:	e007      	b.n	800273e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	781a      	ldrb	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	3301      	adds	r3, #1
 800273c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002742:	b29b      	uxth	r3, r3
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002750:	b29b      	uxth	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1cb      	bne.n	80026ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2200      	movs	r2, #0
 800275e:	2140      	movs	r1, #64	@ 0x40
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 f8ab 	bl	80028bc <UART_WaitOnFlagUntilTimeout>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e006      	b.n	8002786 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	e000      	b.n	8002786 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002784:	2302      	movs	r3, #2
  }
}
 8002786:	4618      	mov	r0, r3
 8002788:	3720      	adds	r7, #32
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b08a      	sub	sp, #40	@ 0x28
 8002792:	af02      	add	r7, sp, #8
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	603b      	str	r3, [r7, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	f040 8081 	bne.w	80028b2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d002      	beq.n	80027bc <HAL_UART_Receive+0x2e>
 80027b6:	88fb      	ldrh	r3, [r7, #6]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e079      	b.n	80028b4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2222      	movs	r2, #34	@ 0x22
 80027ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027d4:	f7fe fc22 	bl	800101c <HAL_GetTick>
 80027d8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	88fa      	ldrh	r2, [r7, #6]
 80027de:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027ee:	d108      	bne.n	8002802 <HAL_UART_Receive+0x74>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d104      	bne.n	8002802 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	61bb      	str	r3, [r7, #24]
 8002800:	e003      	b.n	800280a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002806:	2300      	movs	r3, #0
 8002808:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800280a:	e047      	b.n	800289c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2200      	movs	r2, #0
 8002814:	2120      	movs	r1, #32
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 f850 	bl	80028bc <UART_WaitOnFlagUntilTimeout>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2220      	movs	r2, #32
 8002826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e042      	b.n	80028b4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10c      	bne.n	800284e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	b29b      	uxth	r3, r3
 800283c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002840:	b29a      	uxth	r2, r3
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	3302      	adds	r3, #2
 800284a:	61bb      	str	r3, [r7, #24]
 800284c:	e01f      	b.n	800288e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002856:	d007      	beq.n	8002868 <HAL_UART_Receive+0xda>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10a      	bne.n	8002876 <HAL_UART_Receive+0xe8>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d106      	bne.n	8002876 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	b2da      	uxtb	r2, r3
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	701a      	strb	r2, [r3, #0]
 8002874:	e008      	b.n	8002888 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002882:	b2da      	uxtb	r2, r3
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	3301      	adds	r3, #1
 800288c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1b2      	bne.n	800280c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2220      	movs	r2, #32
 80028aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	e000      	b.n	80028b4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80028b2:	2302      	movs	r3, #2
  }
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3720      	adds	r7, #32
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	4613      	mov	r3, r2
 80028ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028cc:	e03b      	b.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d4:	d037      	beq.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d6:	f7fe fba1 	bl	800101c <HAL_GetTick>
 80028da:	4602      	mov	r2, r0
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	6a3a      	ldr	r2, [r7, #32]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d302      	bcc.n	80028ec <UART_WaitOnFlagUntilTimeout+0x30>
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e03a      	b.n	8002966 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d023      	beq.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b80      	cmp	r3, #128	@ 0x80
 8002902:	d020      	beq.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b40      	cmp	r3, #64	@ 0x40
 8002908:	d01d      	beq.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0308 	and.w	r3, r3, #8
 8002914:	2b08      	cmp	r3, #8
 8002916:	d116      	bne.n	8002946 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f81d 	bl	800296e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2208      	movs	r2, #8
 8002938:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00f      	b.n	8002966 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	4013      	ands	r3, r2
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	429a      	cmp	r2, r3
 8002954:	bf0c      	ite	eq
 8002956:	2301      	moveq	r3, #1
 8002958:	2300      	movne	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	79fb      	ldrb	r3, [r7, #7]
 8002960:	429a      	cmp	r2, r3
 8002962:	d0b4      	beq.n	80028ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3718      	adds	r7, #24
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800296e:	b480      	push	{r7}
 8002970:	b095      	sub	sp, #84	@ 0x54
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	330c      	adds	r3, #12
 800297c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002980:	e853 3f00 	ldrex	r3, [r3]
 8002984:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002988:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800298c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	330c      	adds	r3, #12
 8002994:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002996:	643a      	str	r2, [r7, #64]	@ 0x40
 8002998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800299a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800299c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800299e:	e841 2300 	strex	r3, r2, [r1]
 80029a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1e5      	bne.n	8002976 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	3314      	adds	r3, #20
 80029b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b2:	6a3b      	ldr	r3, [r7, #32]
 80029b4:	e853 3f00 	ldrex	r3, [r3]
 80029b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3314      	adds	r3, #20
 80029c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029d2:	e841 2300 	strex	r3, r2, [r1]
 80029d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1e5      	bne.n	80029aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d119      	bne.n	8002a1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	330c      	adds	r3, #12
 80029ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	e853 3f00 	ldrex	r3, [r3]
 80029f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f023 0310 	bic.w	r3, r3, #16
 80029fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	330c      	adds	r3, #12
 8002a04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a06:	61ba      	str	r2, [r7, #24]
 8002a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0a:	6979      	ldr	r1, [r7, #20]
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	e841 2300 	strex	r3, r2, [r1]
 8002a12:	613b      	str	r3, [r7, #16]
   return(result);
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1e5      	bne.n	80029e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2220      	movs	r2, #32
 8002a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a28:	bf00      	nop
 8002a2a:	3754      	adds	r7, #84	@ 0x54
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a38:	b0c0      	sub	sp, #256	@ 0x100
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a50:	68d9      	ldr	r1, [r3, #12]
 8002a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	ea40 0301 	orr.w	r3, r0, r1
 8002a5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002a8c:	f021 010c 	bic.w	r1, r1, #12
 8002a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002a9a:	430b      	orrs	r3, r1
 8002a9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aae:	6999      	ldr	r1, [r3, #24]
 8002ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	ea40 0301 	orr.w	r3, r0, r1
 8002aba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4b8f      	ldr	r3, [pc, #572]	@ (8002d00 <UART_SetConfig+0x2cc>)
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d005      	beq.n	8002ad4 <UART_SetConfig+0xa0>
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b8d      	ldr	r3, [pc, #564]	@ (8002d04 <UART_SetConfig+0x2d0>)
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d104      	bne.n	8002ade <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ad4:	f7ff f89e 	bl	8001c14 <HAL_RCC_GetPCLK2Freq>
 8002ad8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002adc:	e003      	b.n	8002ae6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ade:	f7ff f885 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8002ae2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002af0:	f040 810c 	bne.w	8002d0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002af8:	2200      	movs	r2, #0
 8002afa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002afe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002b02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002b06:	4622      	mov	r2, r4
 8002b08:	462b      	mov	r3, r5
 8002b0a:	1891      	adds	r1, r2, r2
 8002b0c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b0e:	415b      	adcs	r3, r3
 8002b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b16:	4621      	mov	r1, r4
 8002b18:	eb12 0801 	adds.w	r8, r2, r1
 8002b1c:	4629      	mov	r1, r5
 8002b1e:	eb43 0901 	adc.w	r9, r3, r1
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b36:	4690      	mov	r8, r2
 8002b38:	4699      	mov	r9, r3
 8002b3a:	4623      	mov	r3, r4
 8002b3c:	eb18 0303 	adds.w	r3, r8, r3
 8002b40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002b44:	462b      	mov	r3, r5
 8002b46:	eb49 0303 	adc.w	r3, r9, r3
 8002b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b5a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002b5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002b62:	460b      	mov	r3, r1
 8002b64:	18db      	adds	r3, r3, r3
 8002b66:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b68:	4613      	mov	r3, r2
 8002b6a:	eb42 0303 	adc.w	r3, r2, r3
 8002b6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002b74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002b78:	f7fd fba2 	bl	80002c0 <__aeabi_uldivmod>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4b61      	ldr	r3, [pc, #388]	@ (8002d08 <UART_SetConfig+0x2d4>)
 8002b82:	fba3 2302 	umull	r2, r3, r3, r2
 8002b86:	095b      	lsrs	r3, r3, #5
 8002b88:	011c      	lsls	r4, r3, #4
 8002b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002b94:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002b98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002b9c:	4642      	mov	r2, r8
 8002b9e:	464b      	mov	r3, r9
 8002ba0:	1891      	adds	r1, r2, r2
 8002ba2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002ba4:	415b      	adcs	r3, r3
 8002ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ba8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002bac:	4641      	mov	r1, r8
 8002bae:	eb12 0a01 	adds.w	sl, r2, r1
 8002bb2:	4649      	mov	r1, r9
 8002bb4:	eb43 0b01 	adc.w	fp, r3, r1
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bcc:	4692      	mov	sl, r2
 8002bce:	469b      	mov	fp, r3
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	eb1a 0303 	adds.w	r3, sl, r3
 8002bd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002bda:	464b      	mov	r3, r9
 8002bdc:	eb4b 0303 	adc.w	r3, fp, r3
 8002be0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bf0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002bf4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	18db      	adds	r3, r3, r3
 8002bfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bfe:	4613      	mov	r3, r2
 8002c00:	eb42 0303 	adc.w	r3, r2, r3
 8002c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002c0e:	f7fd fb57 	bl	80002c0 <__aeabi_uldivmod>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4611      	mov	r1, r2
 8002c18:	4b3b      	ldr	r3, [pc, #236]	@ (8002d08 <UART_SetConfig+0x2d4>)
 8002c1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	2264      	movs	r2, #100	@ 0x64
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	1acb      	subs	r3, r1, r3
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002c2e:	4b36      	ldr	r3, [pc, #216]	@ (8002d08 <UART_SetConfig+0x2d4>)
 8002c30:	fba3 2302 	umull	r2, r3, r3, r2
 8002c34:	095b      	lsrs	r3, r3, #5
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002c3c:	441c      	add	r4, r3
 8002c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c42:	2200      	movs	r2, #0
 8002c44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002c4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002c50:	4642      	mov	r2, r8
 8002c52:	464b      	mov	r3, r9
 8002c54:	1891      	adds	r1, r2, r2
 8002c56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c58:	415b      	adcs	r3, r3
 8002c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002c60:	4641      	mov	r1, r8
 8002c62:	1851      	adds	r1, r2, r1
 8002c64:	6339      	str	r1, [r7, #48]	@ 0x30
 8002c66:	4649      	mov	r1, r9
 8002c68:	414b      	adcs	r3, r1
 8002c6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002c78:	4659      	mov	r1, fp
 8002c7a:	00cb      	lsls	r3, r1, #3
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c82:	4651      	mov	r1, sl
 8002c84:	00ca      	lsls	r2, r1, #3
 8002c86:	4610      	mov	r0, r2
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4642      	mov	r2, r8
 8002c8e:	189b      	adds	r3, r3, r2
 8002c90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c94:	464b      	mov	r3, r9
 8002c96:	460a      	mov	r2, r1
 8002c98:	eb42 0303 	adc.w	r3, r2, r3
 8002c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002cac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002cb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	18db      	adds	r3, r3, r3
 8002cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cba:	4613      	mov	r3, r2
 8002cbc:	eb42 0303 	adc.w	r3, r2, r3
 8002cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002cc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002cca:	f7fd faf9 	bl	80002c0 <__aeabi_uldivmod>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002d08 <UART_SetConfig+0x2d4>)
 8002cd4:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd8:	095b      	lsrs	r3, r3, #5
 8002cda:	2164      	movs	r1, #100	@ 0x64
 8002cdc:	fb01 f303 	mul.w	r3, r1, r3
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	3332      	adds	r3, #50	@ 0x32
 8002ce6:	4a08      	ldr	r2, [pc, #32]	@ (8002d08 <UART_SetConfig+0x2d4>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	095b      	lsrs	r3, r3, #5
 8002cee:	f003 0207 	and.w	r2, r3, #7
 8002cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4422      	add	r2, r4
 8002cfa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002cfc:	e106      	b.n	8002f0c <UART_SetConfig+0x4d8>
 8002cfe:	bf00      	nop
 8002d00:	40011000 	.word	0x40011000
 8002d04:	40011400 	.word	0x40011400
 8002d08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d10:	2200      	movs	r2, #0
 8002d12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d16:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002d1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d1e:	4642      	mov	r2, r8
 8002d20:	464b      	mov	r3, r9
 8002d22:	1891      	adds	r1, r2, r2
 8002d24:	6239      	str	r1, [r7, #32]
 8002d26:	415b      	adcs	r3, r3
 8002d28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d2e:	4641      	mov	r1, r8
 8002d30:	1854      	adds	r4, r2, r1
 8002d32:	4649      	mov	r1, r9
 8002d34:	eb43 0501 	adc.w	r5, r3, r1
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	00eb      	lsls	r3, r5, #3
 8002d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d46:	00e2      	lsls	r2, r4, #3
 8002d48:	4614      	mov	r4, r2
 8002d4a:	461d      	mov	r5, r3
 8002d4c:	4643      	mov	r3, r8
 8002d4e:	18e3      	adds	r3, r4, r3
 8002d50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d54:	464b      	mov	r3, r9
 8002d56:	eb45 0303 	adc.w	r3, r5, r3
 8002d5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	008b      	lsls	r3, r1, #2
 8002d7e:	4621      	mov	r1, r4
 8002d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d84:	4621      	mov	r1, r4
 8002d86:	008a      	lsls	r2, r1, #2
 8002d88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002d8c:	f7fd fa98 	bl	80002c0 <__aeabi_uldivmod>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4b60      	ldr	r3, [pc, #384]	@ (8002f18 <UART_SetConfig+0x4e4>)
 8002d96:	fba3 2302 	umull	r2, r3, r3, r2
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	011c      	lsls	r4, r3, #4
 8002d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002da2:	2200      	movs	r2, #0
 8002da4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002da8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002dac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002db0:	4642      	mov	r2, r8
 8002db2:	464b      	mov	r3, r9
 8002db4:	1891      	adds	r1, r2, r2
 8002db6:	61b9      	str	r1, [r7, #24]
 8002db8:	415b      	adcs	r3, r3
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc0:	4641      	mov	r1, r8
 8002dc2:	1851      	adds	r1, r2, r1
 8002dc4:	6139      	str	r1, [r7, #16]
 8002dc6:	4649      	mov	r1, r9
 8002dc8:	414b      	adcs	r3, r1
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dd8:	4659      	mov	r1, fp
 8002dda:	00cb      	lsls	r3, r1, #3
 8002ddc:	4651      	mov	r1, sl
 8002dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002de2:	4651      	mov	r1, sl
 8002de4:	00ca      	lsls	r2, r1, #3
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	4642      	mov	r2, r8
 8002dee:	189b      	adds	r3, r3, r2
 8002df0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002df4:	464b      	mov	r3, r9
 8002df6:	460a      	mov	r2, r1
 8002df8:	eb42 0303 	adc.w	r3, r2, r3
 8002dfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	f04f 0300 	mov.w	r3, #0
 8002e14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002e18:	4649      	mov	r1, r9
 8002e1a:	008b      	lsls	r3, r1, #2
 8002e1c:	4641      	mov	r1, r8
 8002e1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e22:	4641      	mov	r1, r8
 8002e24:	008a      	lsls	r2, r1, #2
 8002e26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e2a:	f7fd fa49 	bl	80002c0 <__aeabi_uldivmod>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4611      	mov	r1, r2
 8002e34:	4b38      	ldr	r3, [pc, #224]	@ (8002f18 <UART_SetConfig+0x4e4>)
 8002e36:	fba3 2301 	umull	r2, r3, r3, r1
 8002e3a:	095b      	lsrs	r3, r3, #5
 8002e3c:	2264      	movs	r2, #100	@ 0x64
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	1acb      	subs	r3, r1, r3
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	3332      	adds	r3, #50	@ 0x32
 8002e48:	4a33      	ldr	r2, [pc, #204]	@ (8002f18 <UART_SetConfig+0x4e4>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	095b      	lsrs	r3, r3, #5
 8002e50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e54:	441c      	add	r4, r3
 8002e56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e5e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e60:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002e64:	4642      	mov	r2, r8
 8002e66:	464b      	mov	r3, r9
 8002e68:	1891      	adds	r1, r2, r2
 8002e6a:	60b9      	str	r1, [r7, #8]
 8002e6c:	415b      	adcs	r3, r3
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e74:	4641      	mov	r1, r8
 8002e76:	1851      	adds	r1, r2, r1
 8002e78:	6039      	str	r1, [r7, #0]
 8002e7a:	4649      	mov	r1, r9
 8002e7c:	414b      	adcs	r3, r1
 8002e7e:	607b      	str	r3, [r7, #4]
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e8c:	4659      	mov	r1, fp
 8002e8e:	00cb      	lsls	r3, r1, #3
 8002e90:	4651      	mov	r1, sl
 8002e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e96:	4651      	mov	r1, sl
 8002e98:	00ca      	lsls	r2, r1, #3
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	4642      	mov	r2, r8
 8002ea2:	189b      	adds	r3, r3, r2
 8002ea4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ea6:	464b      	mov	r3, r9
 8002ea8:	460a      	mov	r2, r1
 8002eaa:	eb42 0303 	adc.w	r3, r2, r3
 8002eae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002eba:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002ec8:	4649      	mov	r1, r9
 8002eca:	008b      	lsls	r3, r1, #2
 8002ecc:	4641      	mov	r1, r8
 8002ece:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ed2:	4641      	mov	r1, r8
 8002ed4:	008a      	lsls	r2, r1, #2
 8002ed6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002eda:	f7fd f9f1 	bl	80002c0 <__aeabi_uldivmod>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <UART_SetConfig+0x4e4>)
 8002ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ee8:	095b      	lsrs	r3, r3, #5
 8002eea:	2164      	movs	r1, #100	@ 0x64
 8002eec:	fb01 f303 	mul.w	r3, r1, r3
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	3332      	adds	r3, #50	@ 0x32
 8002ef6:	4a08      	ldr	r2, [pc, #32]	@ (8002f18 <UART_SetConfig+0x4e4>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	095b      	lsrs	r3, r3, #5
 8002efe:	f003 020f 	and.w	r2, r3, #15
 8002f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4422      	add	r2, r4
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	bf00      	nop
 8002f0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f12:	46bd      	mov	sp, r7
 8002f14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f18:	51eb851f 	.word	0x51eb851f

08002f1c <_vsniprintf_r>:
 8002f1c:	b530      	push	{r4, r5, lr}
 8002f1e:	4614      	mov	r4, r2
 8002f20:	2c00      	cmp	r4, #0
 8002f22:	b09b      	sub	sp, #108	@ 0x6c
 8002f24:	4605      	mov	r5, r0
 8002f26:	461a      	mov	r2, r3
 8002f28:	da05      	bge.n	8002f36 <_vsniprintf_r+0x1a>
 8002f2a:	238b      	movs	r3, #139	@ 0x8b
 8002f2c:	6003      	str	r3, [r0, #0]
 8002f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f32:	b01b      	add	sp, #108	@ 0x6c
 8002f34:	bd30      	pop	{r4, r5, pc}
 8002f36:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002f3a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002f3e:	bf14      	ite	ne
 8002f40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002f44:	4623      	moveq	r3, r4
 8002f46:	9302      	str	r3, [sp, #8]
 8002f48:	9305      	str	r3, [sp, #20]
 8002f4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f4e:	9100      	str	r1, [sp, #0]
 8002f50:	9104      	str	r1, [sp, #16]
 8002f52:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002f56:	4669      	mov	r1, sp
 8002f58:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8002f5a:	f000 f9a1 	bl	80032a0 <_svfiprintf_r>
 8002f5e:	1c43      	adds	r3, r0, #1
 8002f60:	bfbc      	itt	lt
 8002f62:	238b      	movlt	r3, #139	@ 0x8b
 8002f64:	602b      	strlt	r3, [r5, #0]
 8002f66:	2c00      	cmp	r4, #0
 8002f68:	d0e3      	beq.n	8002f32 <_vsniprintf_r+0x16>
 8002f6a:	9b00      	ldr	r3, [sp, #0]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	701a      	strb	r2, [r3, #0]
 8002f70:	e7df      	b.n	8002f32 <_vsniprintf_r+0x16>
	...

08002f74 <vsniprintf>:
 8002f74:	b507      	push	{r0, r1, r2, lr}
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	460a      	mov	r2, r1
 8002f7c:	4601      	mov	r1, r0
 8002f7e:	4803      	ldr	r0, [pc, #12]	@ (8002f8c <vsniprintf+0x18>)
 8002f80:	6800      	ldr	r0, [r0, #0]
 8002f82:	f7ff ffcb 	bl	8002f1c <_vsniprintf_r>
 8002f86:	b003      	add	sp, #12
 8002f88:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f8c:	2000002c 	.word	0x2000002c

08002f90 <memset>:
 8002f90:	4402      	add	r2, r0
 8002f92:	4603      	mov	r3, r0
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d100      	bne.n	8002f9a <memset+0xa>
 8002f98:	4770      	bx	lr
 8002f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f9e:	e7f9      	b.n	8002f94 <memset+0x4>

08002fa0 <__errno>:
 8002fa0:	4b01      	ldr	r3, [pc, #4]	@ (8002fa8 <__errno+0x8>)
 8002fa2:	6818      	ldr	r0, [r3, #0]
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	2000002c 	.word	0x2000002c

08002fac <__libc_init_array>:
 8002fac:	b570      	push	{r4, r5, r6, lr}
 8002fae:	4d0d      	ldr	r5, [pc, #52]	@ (8002fe4 <__libc_init_array+0x38>)
 8002fb0:	4c0d      	ldr	r4, [pc, #52]	@ (8002fe8 <__libc_init_array+0x3c>)
 8002fb2:	1b64      	subs	r4, r4, r5
 8002fb4:	10a4      	asrs	r4, r4, #2
 8002fb6:	2600      	movs	r6, #0
 8002fb8:	42a6      	cmp	r6, r4
 8002fba:	d109      	bne.n	8002fd0 <__libc_init_array+0x24>
 8002fbc:	4d0b      	ldr	r5, [pc, #44]	@ (8002fec <__libc_init_array+0x40>)
 8002fbe:	4c0c      	ldr	r4, [pc, #48]	@ (8002ff0 <__libc_init_array+0x44>)
 8002fc0:	f000 fc66 	bl	8003890 <_init>
 8002fc4:	1b64      	subs	r4, r4, r5
 8002fc6:	10a4      	asrs	r4, r4, #2
 8002fc8:	2600      	movs	r6, #0
 8002fca:	42a6      	cmp	r6, r4
 8002fcc:	d105      	bne.n	8002fda <__libc_init_array+0x2e>
 8002fce:	bd70      	pop	{r4, r5, r6, pc}
 8002fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fd4:	4798      	blx	r3
 8002fd6:	3601      	adds	r6, #1
 8002fd8:	e7ee      	b.n	8002fb8 <__libc_init_array+0xc>
 8002fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fde:	4798      	blx	r3
 8002fe0:	3601      	adds	r6, #1
 8002fe2:	e7f2      	b.n	8002fca <__libc_init_array+0x1e>
 8002fe4:	08003a28 	.word	0x08003a28
 8002fe8:	08003a28 	.word	0x08003a28
 8002fec:	08003a28 	.word	0x08003a28
 8002ff0:	08003a2c 	.word	0x08003a2c

08002ff4 <__retarget_lock_acquire_recursive>:
 8002ff4:	4770      	bx	lr

08002ff6 <__retarget_lock_release_recursive>:
 8002ff6:	4770      	bx	lr

08002ff8 <_free_r>:
 8002ff8:	b538      	push	{r3, r4, r5, lr}
 8002ffa:	4605      	mov	r5, r0
 8002ffc:	2900      	cmp	r1, #0
 8002ffe:	d041      	beq.n	8003084 <_free_r+0x8c>
 8003000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003004:	1f0c      	subs	r4, r1, #4
 8003006:	2b00      	cmp	r3, #0
 8003008:	bfb8      	it	lt
 800300a:	18e4      	addlt	r4, r4, r3
 800300c:	f000 f8e0 	bl	80031d0 <__malloc_lock>
 8003010:	4a1d      	ldr	r2, [pc, #116]	@ (8003088 <_free_r+0x90>)
 8003012:	6813      	ldr	r3, [r2, #0]
 8003014:	b933      	cbnz	r3, 8003024 <_free_r+0x2c>
 8003016:	6063      	str	r3, [r4, #4]
 8003018:	6014      	str	r4, [r2, #0]
 800301a:	4628      	mov	r0, r5
 800301c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003020:	f000 b8dc 	b.w	80031dc <__malloc_unlock>
 8003024:	42a3      	cmp	r3, r4
 8003026:	d908      	bls.n	800303a <_free_r+0x42>
 8003028:	6820      	ldr	r0, [r4, #0]
 800302a:	1821      	adds	r1, r4, r0
 800302c:	428b      	cmp	r3, r1
 800302e:	bf01      	itttt	eq
 8003030:	6819      	ldreq	r1, [r3, #0]
 8003032:	685b      	ldreq	r3, [r3, #4]
 8003034:	1809      	addeq	r1, r1, r0
 8003036:	6021      	streq	r1, [r4, #0]
 8003038:	e7ed      	b.n	8003016 <_free_r+0x1e>
 800303a:	461a      	mov	r2, r3
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	b10b      	cbz	r3, 8003044 <_free_r+0x4c>
 8003040:	42a3      	cmp	r3, r4
 8003042:	d9fa      	bls.n	800303a <_free_r+0x42>
 8003044:	6811      	ldr	r1, [r2, #0]
 8003046:	1850      	adds	r0, r2, r1
 8003048:	42a0      	cmp	r0, r4
 800304a:	d10b      	bne.n	8003064 <_free_r+0x6c>
 800304c:	6820      	ldr	r0, [r4, #0]
 800304e:	4401      	add	r1, r0
 8003050:	1850      	adds	r0, r2, r1
 8003052:	4283      	cmp	r3, r0
 8003054:	6011      	str	r1, [r2, #0]
 8003056:	d1e0      	bne.n	800301a <_free_r+0x22>
 8003058:	6818      	ldr	r0, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	6053      	str	r3, [r2, #4]
 800305e:	4408      	add	r0, r1
 8003060:	6010      	str	r0, [r2, #0]
 8003062:	e7da      	b.n	800301a <_free_r+0x22>
 8003064:	d902      	bls.n	800306c <_free_r+0x74>
 8003066:	230c      	movs	r3, #12
 8003068:	602b      	str	r3, [r5, #0]
 800306a:	e7d6      	b.n	800301a <_free_r+0x22>
 800306c:	6820      	ldr	r0, [r4, #0]
 800306e:	1821      	adds	r1, r4, r0
 8003070:	428b      	cmp	r3, r1
 8003072:	bf04      	itt	eq
 8003074:	6819      	ldreq	r1, [r3, #0]
 8003076:	685b      	ldreq	r3, [r3, #4]
 8003078:	6063      	str	r3, [r4, #4]
 800307a:	bf04      	itt	eq
 800307c:	1809      	addeq	r1, r1, r0
 800307e:	6021      	streq	r1, [r4, #0]
 8003080:	6054      	str	r4, [r2, #4]
 8003082:	e7ca      	b.n	800301a <_free_r+0x22>
 8003084:	bd38      	pop	{r3, r4, r5, pc}
 8003086:	bf00      	nop
 8003088:	20000344 	.word	0x20000344

0800308c <sbrk_aligned>:
 800308c:	b570      	push	{r4, r5, r6, lr}
 800308e:	4e0f      	ldr	r6, [pc, #60]	@ (80030cc <sbrk_aligned+0x40>)
 8003090:	460c      	mov	r4, r1
 8003092:	6831      	ldr	r1, [r6, #0]
 8003094:	4605      	mov	r5, r0
 8003096:	b911      	cbnz	r1, 800309e <sbrk_aligned+0x12>
 8003098:	f000 fba6 	bl	80037e8 <_sbrk_r>
 800309c:	6030      	str	r0, [r6, #0]
 800309e:	4621      	mov	r1, r4
 80030a0:	4628      	mov	r0, r5
 80030a2:	f000 fba1 	bl	80037e8 <_sbrk_r>
 80030a6:	1c43      	adds	r3, r0, #1
 80030a8:	d103      	bne.n	80030b2 <sbrk_aligned+0x26>
 80030aa:	f04f 34ff 	mov.w	r4, #4294967295
 80030ae:	4620      	mov	r0, r4
 80030b0:	bd70      	pop	{r4, r5, r6, pc}
 80030b2:	1cc4      	adds	r4, r0, #3
 80030b4:	f024 0403 	bic.w	r4, r4, #3
 80030b8:	42a0      	cmp	r0, r4
 80030ba:	d0f8      	beq.n	80030ae <sbrk_aligned+0x22>
 80030bc:	1a21      	subs	r1, r4, r0
 80030be:	4628      	mov	r0, r5
 80030c0:	f000 fb92 	bl	80037e8 <_sbrk_r>
 80030c4:	3001      	adds	r0, #1
 80030c6:	d1f2      	bne.n	80030ae <sbrk_aligned+0x22>
 80030c8:	e7ef      	b.n	80030aa <sbrk_aligned+0x1e>
 80030ca:	bf00      	nop
 80030cc:	20000340 	.word	0x20000340

080030d0 <_malloc_r>:
 80030d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030d4:	1ccd      	adds	r5, r1, #3
 80030d6:	f025 0503 	bic.w	r5, r5, #3
 80030da:	3508      	adds	r5, #8
 80030dc:	2d0c      	cmp	r5, #12
 80030de:	bf38      	it	cc
 80030e0:	250c      	movcc	r5, #12
 80030e2:	2d00      	cmp	r5, #0
 80030e4:	4606      	mov	r6, r0
 80030e6:	db01      	blt.n	80030ec <_malloc_r+0x1c>
 80030e8:	42a9      	cmp	r1, r5
 80030ea:	d904      	bls.n	80030f6 <_malloc_r+0x26>
 80030ec:	230c      	movs	r3, #12
 80030ee:	6033      	str	r3, [r6, #0]
 80030f0:	2000      	movs	r0, #0
 80030f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80031cc <_malloc_r+0xfc>
 80030fa:	f000 f869 	bl	80031d0 <__malloc_lock>
 80030fe:	f8d8 3000 	ldr.w	r3, [r8]
 8003102:	461c      	mov	r4, r3
 8003104:	bb44      	cbnz	r4, 8003158 <_malloc_r+0x88>
 8003106:	4629      	mov	r1, r5
 8003108:	4630      	mov	r0, r6
 800310a:	f7ff ffbf 	bl	800308c <sbrk_aligned>
 800310e:	1c43      	adds	r3, r0, #1
 8003110:	4604      	mov	r4, r0
 8003112:	d158      	bne.n	80031c6 <_malloc_r+0xf6>
 8003114:	f8d8 4000 	ldr.w	r4, [r8]
 8003118:	4627      	mov	r7, r4
 800311a:	2f00      	cmp	r7, #0
 800311c:	d143      	bne.n	80031a6 <_malloc_r+0xd6>
 800311e:	2c00      	cmp	r4, #0
 8003120:	d04b      	beq.n	80031ba <_malloc_r+0xea>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	4639      	mov	r1, r7
 8003126:	4630      	mov	r0, r6
 8003128:	eb04 0903 	add.w	r9, r4, r3
 800312c:	f000 fb5c 	bl	80037e8 <_sbrk_r>
 8003130:	4581      	cmp	r9, r0
 8003132:	d142      	bne.n	80031ba <_malloc_r+0xea>
 8003134:	6821      	ldr	r1, [r4, #0]
 8003136:	1a6d      	subs	r5, r5, r1
 8003138:	4629      	mov	r1, r5
 800313a:	4630      	mov	r0, r6
 800313c:	f7ff ffa6 	bl	800308c <sbrk_aligned>
 8003140:	3001      	adds	r0, #1
 8003142:	d03a      	beq.n	80031ba <_malloc_r+0xea>
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	442b      	add	r3, r5
 8003148:	6023      	str	r3, [r4, #0]
 800314a:	f8d8 3000 	ldr.w	r3, [r8]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	bb62      	cbnz	r2, 80031ac <_malloc_r+0xdc>
 8003152:	f8c8 7000 	str.w	r7, [r8]
 8003156:	e00f      	b.n	8003178 <_malloc_r+0xa8>
 8003158:	6822      	ldr	r2, [r4, #0]
 800315a:	1b52      	subs	r2, r2, r5
 800315c:	d420      	bmi.n	80031a0 <_malloc_r+0xd0>
 800315e:	2a0b      	cmp	r2, #11
 8003160:	d917      	bls.n	8003192 <_malloc_r+0xc2>
 8003162:	1961      	adds	r1, r4, r5
 8003164:	42a3      	cmp	r3, r4
 8003166:	6025      	str	r5, [r4, #0]
 8003168:	bf18      	it	ne
 800316a:	6059      	strne	r1, [r3, #4]
 800316c:	6863      	ldr	r3, [r4, #4]
 800316e:	bf08      	it	eq
 8003170:	f8c8 1000 	streq.w	r1, [r8]
 8003174:	5162      	str	r2, [r4, r5]
 8003176:	604b      	str	r3, [r1, #4]
 8003178:	4630      	mov	r0, r6
 800317a:	f000 f82f 	bl	80031dc <__malloc_unlock>
 800317e:	f104 000b 	add.w	r0, r4, #11
 8003182:	1d23      	adds	r3, r4, #4
 8003184:	f020 0007 	bic.w	r0, r0, #7
 8003188:	1ac2      	subs	r2, r0, r3
 800318a:	bf1c      	itt	ne
 800318c:	1a1b      	subne	r3, r3, r0
 800318e:	50a3      	strne	r3, [r4, r2]
 8003190:	e7af      	b.n	80030f2 <_malloc_r+0x22>
 8003192:	6862      	ldr	r2, [r4, #4]
 8003194:	42a3      	cmp	r3, r4
 8003196:	bf0c      	ite	eq
 8003198:	f8c8 2000 	streq.w	r2, [r8]
 800319c:	605a      	strne	r2, [r3, #4]
 800319e:	e7eb      	b.n	8003178 <_malloc_r+0xa8>
 80031a0:	4623      	mov	r3, r4
 80031a2:	6864      	ldr	r4, [r4, #4]
 80031a4:	e7ae      	b.n	8003104 <_malloc_r+0x34>
 80031a6:	463c      	mov	r4, r7
 80031a8:	687f      	ldr	r7, [r7, #4]
 80031aa:	e7b6      	b.n	800311a <_malloc_r+0x4a>
 80031ac:	461a      	mov	r2, r3
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	42a3      	cmp	r3, r4
 80031b2:	d1fb      	bne.n	80031ac <_malloc_r+0xdc>
 80031b4:	2300      	movs	r3, #0
 80031b6:	6053      	str	r3, [r2, #4]
 80031b8:	e7de      	b.n	8003178 <_malloc_r+0xa8>
 80031ba:	230c      	movs	r3, #12
 80031bc:	6033      	str	r3, [r6, #0]
 80031be:	4630      	mov	r0, r6
 80031c0:	f000 f80c 	bl	80031dc <__malloc_unlock>
 80031c4:	e794      	b.n	80030f0 <_malloc_r+0x20>
 80031c6:	6005      	str	r5, [r0, #0]
 80031c8:	e7d6      	b.n	8003178 <_malloc_r+0xa8>
 80031ca:	bf00      	nop
 80031cc:	20000344 	.word	0x20000344

080031d0 <__malloc_lock>:
 80031d0:	4801      	ldr	r0, [pc, #4]	@ (80031d8 <__malloc_lock+0x8>)
 80031d2:	f7ff bf0f 	b.w	8002ff4 <__retarget_lock_acquire_recursive>
 80031d6:	bf00      	nop
 80031d8:	2000033c 	.word	0x2000033c

080031dc <__malloc_unlock>:
 80031dc:	4801      	ldr	r0, [pc, #4]	@ (80031e4 <__malloc_unlock+0x8>)
 80031de:	f7ff bf0a 	b.w	8002ff6 <__retarget_lock_release_recursive>
 80031e2:	bf00      	nop
 80031e4:	2000033c 	.word	0x2000033c

080031e8 <__ssputs_r>:
 80031e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031ec:	688e      	ldr	r6, [r1, #8]
 80031ee:	461f      	mov	r7, r3
 80031f0:	42be      	cmp	r6, r7
 80031f2:	680b      	ldr	r3, [r1, #0]
 80031f4:	4682      	mov	sl, r0
 80031f6:	460c      	mov	r4, r1
 80031f8:	4690      	mov	r8, r2
 80031fa:	d82d      	bhi.n	8003258 <__ssputs_r+0x70>
 80031fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003200:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003204:	d026      	beq.n	8003254 <__ssputs_r+0x6c>
 8003206:	6965      	ldr	r5, [r4, #20]
 8003208:	6909      	ldr	r1, [r1, #16]
 800320a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800320e:	eba3 0901 	sub.w	r9, r3, r1
 8003212:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003216:	1c7b      	adds	r3, r7, #1
 8003218:	444b      	add	r3, r9
 800321a:	106d      	asrs	r5, r5, #1
 800321c:	429d      	cmp	r5, r3
 800321e:	bf38      	it	cc
 8003220:	461d      	movcc	r5, r3
 8003222:	0553      	lsls	r3, r2, #21
 8003224:	d527      	bpl.n	8003276 <__ssputs_r+0x8e>
 8003226:	4629      	mov	r1, r5
 8003228:	f7ff ff52 	bl	80030d0 <_malloc_r>
 800322c:	4606      	mov	r6, r0
 800322e:	b360      	cbz	r0, 800328a <__ssputs_r+0xa2>
 8003230:	6921      	ldr	r1, [r4, #16]
 8003232:	464a      	mov	r2, r9
 8003234:	f000 fae8 	bl	8003808 <memcpy>
 8003238:	89a3      	ldrh	r3, [r4, #12]
 800323a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800323e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003242:	81a3      	strh	r3, [r4, #12]
 8003244:	6126      	str	r6, [r4, #16]
 8003246:	6165      	str	r5, [r4, #20]
 8003248:	444e      	add	r6, r9
 800324a:	eba5 0509 	sub.w	r5, r5, r9
 800324e:	6026      	str	r6, [r4, #0]
 8003250:	60a5      	str	r5, [r4, #8]
 8003252:	463e      	mov	r6, r7
 8003254:	42be      	cmp	r6, r7
 8003256:	d900      	bls.n	800325a <__ssputs_r+0x72>
 8003258:	463e      	mov	r6, r7
 800325a:	6820      	ldr	r0, [r4, #0]
 800325c:	4632      	mov	r2, r6
 800325e:	4641      	mov	r1, r8
 8003260:	f000 faa8 	bl	80037b4 <memmove>
 8003264:	68a3      	ldr	r3, [r4, #8]
 8003266:	1b9b      	subs	r3, r3, r6
 8003268:	60a3      	str	r3, [r4, #8]
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	4433      	add	r3, r6
 800326e:	6023      	str	r3, [r4, #0]
 8003270:	2000      	movs	r0, #0
 8003272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003276:	462a      	mov	r2, r5
 8003278:	f000 fad4 	bl	8003824 <_realloc_r>
 800327c:	4606      	mov	r6, r0
 800327e:	2800      	cmp	r0, #0
 8003280:	d1e0      	bne.n	8003244 <__ssputs_r+0x5c>
 8003282:	6921      	ldr	r1, [r4, #16]
 8003284:	4650      	mov	r0, sl
 8003286:	f7ff feb7 	bl	8002ff8 <_free_r>
 800328a:	230c      	movs	r3, #12
 800328c:	f8ca 3000 	str.w	r3, [sl]
 8003290:	89a3      	ldrh	r3, [r4, #12]
 8003292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003296:	81a3      	strh	r3, [r4, #12]
 8003298:	f04f 30ff 	mov.w	r0, #4294967295
 800329c:	e7e9      	b.n	8003272 <__ssputs_r+0x8a>
	...

080032a0 <_svfiprintf_r>:
 80032a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032a4:	4698      	mov	r8, r3
 80032a6:	898b      	ldrh	r3, [r1, #12]
 80032a8:	061b      	lsls	r3, r3, #24
 80032aa:	b09d      	sub	sp, #116	@ 0x74
 80032ac:	4607      	mov	r7, r0
 80032ae:	460d      	mov	r5, r1
 80032b0:	4614      	mov	r4, r2
 80032b2:	d510      	bpl.n	80032d6 <_svfiprintf_r+0x36>
 80032b4:	690b      	ldr	r3, [r1, #16]
 80032b6:	b973      	cbnz	r3, 80032d6 <_svfiprintf_r+0x36>
 80032b8:	2140      	movs	r1, #64	@ 0x40
 80032ba:	f7ff ff09 	bl	80030d0 <_malloc_r>
 80032be:	6028      	str	r0, [r5, #0]
 80032c0:	6128      	str	r0, [r5, #16]
 80032c2:	b930      	cbnz	r0, 80032d2 <_svfiprintf_r+0x32>
 80032c4:	230c      	movs	r3, #12
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	f04f 30ff 	mov.w	r0, #4294967295
 80032cc:	b01d      	add	sp, #116	@ 0x74
 80032ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032d2:	2340      	movs	r3, #64	@ 0x40
 80032d4:	616b      	str	r3, [r5, #20]
 80032d6:	2300      	movs	r3, #0
 80032d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80032da:	2320      	movs	r3, #32
 80032dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80032e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80032e4:	2330      	movs	r3, #48	@ 0x30
 80032e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003484 <_svfiprintf_r+0x1e4>
 80032ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80032ee:	f04f 0901 	mov.w	r9, #1
 80032f2:	4623      	mov	r3, r4
 80032f4:	469a      	mov	sl, r3
 80032f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032fa:	b10a      	cbz	r2, 8003300 <_svfiprintf_r+0x60>
 80032fc:	2a25      	cmp	r2, #37	@ 0x25
 80032fe:	d1f9      	bne.n	80032f4 <_svfiprintf_r+0x54>
 8003300:	ebba 0b04 	subs.w	fp, sl, r4
 8003304:	d00b      	beq.n	800331e <_svfiprintf_r+0x7e>
 8003306:	465b      	mov	r3, fp
 8003308:	4622      	mov	r2, r4
 800330a:	4629      	mov	r1, r5
 800330c:	4638      	mov	r0, r7
 800330e:	f7ff ff6b 	bl	80031e8 <__ssputs_r>
 8003312:	3001      	adds	r0, #1
 8003314:	f000 80a7 	beq.w	8003466 <_svfiprintf_r+0x1c6>
 8003318:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800331a:	445a      	add	r2, fp
 800331c:	9209      	str	r2, [sp, #36]	@ 0x24
 800331e:	f89a 3000 	ldrb.w	r3, [sl]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 809f 	beq.w	8003466 <_svfiprintf_r+0x1c6>
 8003328:	2300      	movs	r3, #0
 800332a:	f04f 32ff 	mov.w	r2, #4294967295
 800332e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003332:	f10a 0a01 	add.w	sl, sl, #1
 8003336:	9304      	str	r3, [sp, #16]
 8003338:	9307      	str	r3, [sp, #28]
 800333a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800333e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003340:	4654      	mov	r4, sl
 8003342:	2205      	movs	r2, #5
 8003344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003348:	484e      	ldr	r0, [pc, #312]	@ (8003484 <_svfiprintf_r+0x1e4>)
 800334a:	f7fc ff69 	bl	8000220 <memchr>
 800334e:	9a04      	ldr	r2, [sp, #16]
 8003350:	b9d8      	cbnz	r0, 800338a <_svfiprintf_r+0xea>
 8003352:	06d0      	lsls	r0, r2, #27
 8003354:	bf44      	itt	mi
 8003356:	2320      	movmi	r3, #32
 8003358:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800335c:	0711      	lsls	r1, r2, #28
 800335e:	bf44      	itt	mi
 8003360:	232b      	movmi	r3, #43	@ 0x2b
 8003362:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003366:	f89a 3000 	ldrb.w	r3, [sl]
 800336a:	2b2a      	cmp	r3, #42	@ 0x2a
 800336c:	d015      	beq.n	800339a <_svfiprintf_r+0xfa>
 800336e:	9a07      	ldr	r2, [sp, #28]
 8003370:	4654      	mov	r4, sl
 8003372:	2000      	movs	r0, #0
 8003374:	f04f 0c0a 	mov.w	ip, #10
 8003378:	4621      	mov	r1, r4
 800337a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800337e:	3b30      	subs	r3, #48	@ 0x30
 8003380:	2b09      	cmp	r3, #9
 8003382:	d94b      	bls.n	800341c <_svfiprintf_r+0x17c>
 8003384:	b1b0      	cbz	r0, 80033b4 <_svfiprintf_r+0x114>
 8003386:	9207      	str	r2, [sp, #28]
 8003388:	e014      	b.n	80033b4 <_svfiprintf_r+0x114>
 800338a:	eba0 0308 	sub.w	r3, r0, r8
 800338e:	fa09 f303 	lsl.w	r3, r9, r3
 8003392:	4313      	orrs	r3, r2
 8003394:	9304      	str	r3, [sp, #16]
 8003396:	46a2      	mov	sl, r4
 8003398:	e7d2      	b.n	8003340 <_svfiprintf_r+0xa0>
 800339a:	9b03      	ldr	r3, [sp, #12]
 800339c:	1d19      	adds	r1, r3, #4
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	9103      	str	r1, [sp, #12]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bfbb      	ittet	lt
 80033a6:	425b      	neglt	r3, r3
 80033a8:	f042 0202 	orrlt.w	r2, r2, #2
 80033ac:	9307      	strge	r3, [sp, #28]
 80033ae:	9307      	strlt	r3, [sp, #28]
 80033b0:	bfb8      	it	lt
 80033b2:	9204      	strlt	r2, [sp, #16]
 80033b4:	7823      	ldrb	r3, [r4, #0]
 80033b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80033b8:	d10a      	bne.n	80033d0 <_svfiprintf_r+0x130>
 80033ba:	7863      	ldrb	r3, [r4, #1]
 80033bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80033be:	d132      	bne.n	8003426 <_svfiprintf_r+0x186>
 80033c0:	9b03      	ldr	r3, [sp, #12]
 80033c2:	1d1a      	adds	r2, r3, #4
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	9203      	str	r2, [sp, #12]
 80033c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80033cc:	3402      	adds	r4, #2
 80033ce:	9305      	str	r3, [sp, #20]
 80033d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003494 <_svfiprintf_r+0x1f4>
 80033d4:	7821      	ldrb	r1, [r4, #0]
 80033d6:	2203      	movs	r2, #3
 80033d8:	4650      	mov	r0, sl
 80033da:	f7fc ff21 	bl	8000220 <memchr>
 80033de:	b138      	cbz	r0, 80033f0 <_svfiprintf_r+0x150>
 80033e0:	9b04      	ldr	r3, [sp, #16]
 80033e2:	eba0 000a 	sub.w	r0, r0, sl
 80033e6:	2240      	movs	r2, #64	@ 0x40
 80033e8:	4082      	lsls	r2, r0
 80033ea:	4313      	orrs	r3, r2
 80033ec:	3401      	adds	r4, #1
 80033ee:	9304      	str	r3, [sp, #16]
 80033f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033f4:	4824      	ldr	r0, [pc, #144]	@ (8003488 <_svfiprintf_r+0x1e8>)
 80033f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80033fa:	2206      	movs	r2, #6
 80033fc:	f7fc ff10 	bl	8000220 <memchr>
 8003400:	2800      	cmp	r0, #0
 8003402:	d036      	beq.n	8003472 <_svfiprintf_r+0x1d2>
 8003404:	4b21      	ldr	r3, [pc, #132]	@ (800348c <_svfiprintf_r+0x1ec>)
 8003406:	bb1b      	cbnz	r3, 8003450 <_svfiprintf_r+0x1b0>
 8003408:	9b03      	ldr	r3, [sp, #12]
 800340a:	3307      	adds	r3, #7
 800340c:	f023 0307 	bic.w	r3, r3, #7
 8003410:	3308      	adds	r3, #8
 8003412:	9303      	str	r3, [sp, #12]
 8003414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003416:	4433      	add	r3, r6
 8003418:	9309      	str	r3, [sp, #36]	@ 0x24
 800341a:	e76a      	b.n	80032f2 <_svfiprintf_r+0x52>
 800341c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003420:	460c      	mov	r4, r1
 8003422:	2001      	movs	r0, #1
 8003424:	e7a8      	b.n	8003378 <_svfiprintf_r+0xd8>
 8003426:	2300      	movs	r3, #0
 8003428:	3401      	adds	r4, #1
 800342a:	9305      	str	r3, [sp, #20]
 800342c:	4619      	mov	r1, r3
 800342e:	f04f 0c0a 	mov.w	ip, #10
 8003432:	4620      	mov	r0, r4
 8003434:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003438:	3a30      	subs	r2, #48	@ 0x30
 800343a:	2a09      	cmp	r2, #9
 800343c:	d903      	bls.n	8003446 <_svfiprintf_r+0x1a6>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0c6      	beq.n	80033d0 <_svfiprintf_r+0x130>
 8003442:	9105      	str	r1, [sp, #20]
 8003444:	e7c4      	b.n	80033d0 <_svfiprintf_r+0x130>
 8003446:	fb0c 2101 	mla	r1, ip, r1, r2
 800344a:	4604      	mov	r4, r0
 800344c:	2301      	movs	r3, #1
 800344e:	e7f0      	b.n	8003432 <_svfiprintf_r+0x192>
 8003450:	ab03      	add	r3, sp, #12
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	462a      	mov	r2, r5
 8003456:	4b0e      	ldr	r3, [pc, #56]	@ (8003490 <_svfiprintf_r+0x1f0>)
 8003458:	a904      	add	r1, sp, #16
 800345a:	4638      	mov	r0, r7
 800345c:	f3af 8000 	nop.w
 8003460:	1c42      	adds	r2, r0, #1
 8003462:	4606      	mov	r6, r0
 8003464:	d1d6      	bne.n	8003414 <_svfiprintf_r+0x174>
 8003466:	89ab      	ldrh	r3, [r5, #12]
 8003468:	065b      	lsls	r3, r3, #25
 800346a:	f53f af2d 	bmi.w	80032c8 <_svfiprintf_r+0x28>
 800346e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003470:	e72c      	b.n	80032cc <_svfiprintf_r+0x2c>
 8003472:	ab03      	add	r3, sp, #12
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	462a      	mov	r2, r5
 8003478:	4b05      	ldr	r3, [pc, #20]	@ (8003490 <_svfiprintf_r+0x1f0>)
 800347a:	a904      	add	r1, sp, #16
 800347c:	4638      	mov	r0, r7
 800347e:	f000 f879 	bl	8003574 <_printf_i>
 8003482:	e7ed      	b.n	8003460 <_svfiprintf_r+0x1c0>
 8003484:	080039ec 	.word	0x080039ec
 8003488:	080039f6 	.word	0x080039f6
 800348c:	00000000 	.word	0x00000000
 8003490:	080031e9 	.word	0x080031e9
 8003494:	080039f2 	.word	0x080039f2

08003498 <_printf_common>:
 8003498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800349c:	4616      	mov	r6, r2
 800349e:	4698      	mov	r8, r3
 80034a0:	688a      	ldr	r2, [r1, #8]
 80034a2:	690b      	ldr	r3, [r1, #16]
 80034a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80034a8:	4293      	cmp	r3, r2
 80034aa:	bfb8      	it	lt
 80034ac:	4613      	movlt	r3, r2
 80034ae:	6033      	str	r3, [r6, #0]
 80034b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80034b4:	4607      	mov	r7, r0
 80034b6:	460c      	mov	r4, r1
 80034b8:	b10a      	cbz	r2, 80034be <_printf_common+0x26>
 80034ba:	3301      	adds	r3, #1
 80034bc:	6033      	str	r3, [r6, #0]
 80034be:	6823      	ldr	r3, [r4, #0]
 80034c0:	0699      	lsls	r1, r3, #26
 80034c2:	bf42      	ittt	mi
 80034c4:	6833      	ldrmi	r3, [r6, #0]
 80034c6:	3302      	addmi	r3, #2
 80034c8:	6033      	strmi	r3, [r6, #0]
 80034ca:	6825      	ldr	r5, [r4, #0]
 80034cc:	f015 0506 	ands.w	r5, r5, #6
 80034d0:	d106      	bne.n	80034e0 <_printf_common+0x48>
 80034d2:	f104 0a19 	add.w	sl, r4, #25
 80034d6:	68e3      	ldr	r3, [r4, #12]
 80034d8:	6832      	ldr	r2, [r6, #0]
 80034da:	1a9b      	subs	r3, r3, r2
 80034dc:	42ab      	cmp	r3, r5
 80034de:	dc26      	bgt.n	800352e <_printf_common+0x96>
 80034e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80034e4:	6822      	ldr	r2, [r4, #0]
 80034e6:	3b00      	subs	r3, #0
 80034e8:	bf18      	it	ne
 80034ea:	2301      	movne	r3, #1
 80034ec:	0692      	lsls	r2, r2, #26
 80034ee:	d42b      	bmi.n	8003548 <_printf_common+0xb0>
 80034f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80034f4:	4641      	mov	r1, r8
 80034f6:	4638      	mov	r0, r7
 80034f8:	47c8      	blx	r9
 80034fa:	3001      	adds	r0, #1
 80034fc:	d01e      	beq.n	800353c <_printf_common+0xa4>
 80034fe:	6823      	ldr	r3, [r4, #0]
 8003500:	6922      	ldr	r2, [r4, #16]
 8003502:	f003 0306 	and.w	r3, r3, #6
 8003506:	2b04      	cmp	r3, #4
 8003508:	bf02      	ittt	eq
 800350a:	68e5      	ldreq	r5, [r4, #12]
 800350c:	6833      	ldreq	r3, [r6, #0]
 800350e:	1aed      	subeq	r5, r5, r3
 8003510:	68a3      	ldr	r3, [r4, #8]
 8003512:	bf0c      	ite	eq
 8003514:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003518:	2500      	movne	r5, #0
 800351a:	4293      	cmp	r3, r2
 800351c:	bfc4      	itt	gt
 800351e:	1a9b      	subgt	r3, r3, r2
 8003520:	18ed      	addgt	r5, r5, r3
 8003522:	2600      	movs	r6, #0
 8003524:	341a      	adds	r4, #26
 8003526:	42b5      	cmp	r5, r6
 8003528:	d11a      	bne.n	8003560 <_printf_common+0xc8>
 800352a:	2000      	movs	r0, #0
 800352c:	e008      	b.n	8003540 <_printf_common+0xa8>
 800352e:	2301      	movs	r3, #1
 8003530:	4652      	mov	r2, sl
 8003532:	4641      	mov	r1, r8
 8003534:	4638      	mov	r0, r7
 8003536:	47c8      	blx	r9
 8003538:	3001      	adds	r0, #1
 800353a:	d103      	bne.n	8003544 <_printf_common+0xac>
 800353c:	f04f 30ff 	mov.w	r0, #4294967295
 8003540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003544:	3501      	adds	r5, #1
 8003546:	e7c6      	b.n	80034d6 <_printf_common+0x3e>
 8003548:	18e1      	adds	r1, r4, r3
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	2030      	movs	r0, #48	@ 0x30
 800354e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003552:	4422      	add	r2, r4
 8003554:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003558:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800355c:	3302      	adds	r3, #2
 800355e:	e7c7      	b.n	80034f0 <_printf_common+0x58>
 8003560:	2301      	movs	r3, #1
 8003562:	4622      	mov	r2, r4
 8003564:	4641      	mov	r1, r8
 8003566:	4638      	mov	r0, r7
 8003568:	47c8      	blx	r9
 800356a:	3001      	adds	r0, #1
 800356c:	d0e6      	beq.n	800353c <_printf_common+0xa4>
 800356e:	3601      	adds	r6, #1
 8003570:	e7d9      	b.n	8003526 <_printf_common+0x8e>
	...

08003574 <_printf_i>:
 8003574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003578:	7e0f      	ldrb	r7, [r1, #24]
 800357a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800357c:	2f78      	cmp	r7, #120	@ 0x78
 800357e:	4691      	mov	r9, r2
 8003580:	4680      	mov	r8, r0
 8003582:	460c      	mov	r4, r1
 8003584:	469a      	mov	sl, r3
 8003586:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800358a:	d807      	bhi.n	800359c <_printf_i+0x28>
 800358c:	2f62      	cmp	r7, #98	@ 0x62
 800358e:	d80a      	bhi.n	80035a6 <_printf_i+0x32>
 8003590:	2f00      	cmp	r7, #0
 8003592:	f000 80d2 	beq.w	800373a <_printf_i+0x1c6>
 8003596:	2f58      	cmp	r7, #88	@ 0x58
 8003598:	f000 80b9 	beq.w	800370e <_printf_i+0x19a>
 800359c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80035a4:	e03a      	b.n	800361c <_printf_i+0xa8>
 80035a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80035aa:	2b15      	cmp	r3, #21
 80035ac:	d8f6      	bhi.n	800359c <_printf_i+0x28>
 80035ae:	a101      	add	r1, pc, #4	@ (adr r1, 80035b4 <_printf_i+0x40>)
 80035b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035b4:	0800360d 	.word	0x0800360d
 80035b8:	08003621 	.word	0x08003621
 80035bc:	0800359d 	.word	0x0800359d
 80035c0:	0800359d 	.word	0x0800359d
 80035c4:	0800359d 	.word	0x0800359d
 80035c8:	0800359d 	.word	0x0800359d
 80035cc:	08003621 	.word	0x08003621
 80035d0:	0800359d 	.word	0x0800359d
 80035d4:	0800359d 	.word	0x0800359d
 80035d8:	0800359d 	.word	0x0800359d
 80035dc:	0800359d 	.word	0x0800359d
 80035e0:	08003721 	.word	0x08003721
 80035e4:	0800364b 	.word	0x0800364b
 80035e8:	080036db 	.word	0x080036db
 80035ec:	0800359d 	.word	0x0800359d
 80035f0:	0800359d 	.word	0x0800359d
 80035f4:	08003743 	.word	0x08003743
 80035f8:	0800359d 	.word	0x0800359d
 80035fc:	0800364b 	.word	0x0800364b
 8003600:	0800359d 	.word	0x0800359d
 8003604:	0800359d 	.word	0x0800359d
 8003608:	080036e3 	.word	0x080036e3
 800360c:	6833      	ldr	r3, [r6, #0]
 800360e:	1d1a      	adds	r2, r3, #4
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6032      	str	r2, [r6, #0]
 8003614:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003618:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800361c:	2301      	movs	r3, #1
 800361e:	e09d      	b.n	800375c <_printf_i+0x1e8>
 8003620:	6833      	ldr	r3, [r6, #0]
 8003622:	6820      	ldr	r0, [r4, #0]
 8003624:	1d19      	adds	r1, r3, #4
 8003626:	6031      	str	r1, [r6, #0]
 8003628:	0606      	lsls	r6, r0, #24
 800362a:	d501      	bpl.n	8003630 <_printf_i+0xbc>
 800362c:	681d      	ldr	r5, [r3, #0]
 800362e:	e003      	b.n	8003638 <_printf_i+0xc4>
 8003630:	0645      	lsls	r5, r0, #25
 8003632:	d5fb      	bpl.n	800362c <_printf_i+0xb8>
 8003634:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003638:	2d00      	cmp	r5, #0
 800363a:	da03      	bge.n	8003644 <_printf_i+0xd0>
 800363c:	232d      	movs	r3, #45	@ 0x2d
 800363e:	426d      	negs	r5, r5
 8003640:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003644:	4859      	ldr	r0, [pc, #356]	@ (80037ac <_printf_i+0x238>)
 8003646:	230a      	movs	r3, #10
 8003648:	e011      	b.n	800366e <_printf_i+0xfa>
 800364a:	6821      	ldr	r1, [r4, #0]
 800364c:	6833      	ldr	r3, [r6, #0]
 800364e:	0608      	lsls	r0, r1, #24
 8003650:	f853 5b04 	ldr.w	r5, [r3], #4
 8003654:	d402      	bmi.n	800365c <_printf_i+0xe8>
 8003656:	0649      	lsls	r1, r1, #25
 8003658:	bf48      	it	mi
 800365a:	b2ad      	uxthmi	r5, r5
 800365c:	2f6f      	cmp	r7, #111	@ 0x6f
 800365e:	4853      	ldr	r0, [pc, #332]	@ (80037ac <_printf_i+0x238>)
 8003660:	6033      	str	r3, [r6, #0]
 8003662:	bf14      	ite	ne
 8003664:	230a      	movne	r3, #10
 8003666:	2308      	moveq	r3, #8
 8003668:	2100      	movs	r1, #0
 800366a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800366e:	6866      	ldr	r6, [r4, #4]
 8003670:	60a6      	str	r6, [r4, #8]
 8003672:	2e00      	cmp	r6, #0
 8003674:	bfa2      	ittt	ge
 8003676:	6821      	ldrge	r1, [r4, #0]
 8003678:	f021 0104 	bicge.w	r1, r1, #4
 800367c:	6021      	strge	r1, [r4, #0]
 800367e:	b90d      	cbnz	r5, 8003684 <_printf_i+0x110>
 8003680:	2e00      	cmp	r6, #0
 8003682:	d04b      	beq.n	800371c <_printf_i+0x1a8>
 8003684:	4616      	mov	r6, r2
 8003686:	fbb5 f1f3 	udiv	r1, r5, r3
 800368a:	fb03 5711 	mls	r7, r3, r1, r5
 800368e:	5dc7      	ldrb	r7, [r0, r7]
 8003690:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003694:	462f      	mov	r7, r5
 8003696:	42bb      	cmp	r3, r7
 8003698:	460d      	mov	r5, r1
 800369a:	d9f4      	bls.n	8003686 <_printf_i+0x112>
 800369c:	2b08      	cmp	r3, #8
 800369e:	d10b      	bne.n	80036b8 <_printf_i+0x144>
 80036a0:	6823      	ldr	r3, [r4, #0]
 80036a2:	07df      	lsls	r7, r3, #31
 80036a4:	d508      	bpl.n	80036b8 <_printf_i+0x144>
 80036a6:	6923      	ldr	r3, [r4, #16]
 80036a8:	6861      	ldr	r1, [r4, #4]
 80036aa:	4299      	cmp	r1, r3
 80036ac:	bfde      	ittt	le
 80036ae:	2330      	movle	r3, #48	@ 0x30
 80036b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036b8:	1b92      	subs	r2, r2, r6
 80036ba:	6122      	str	r2, [r4, #16]
 80036bc:	f8cd a000 	str.w	sl, [sp]
 80036c0:	464b      	mov	r3, r9
 80036c2:	aa03      	add	r2, sp, #12
 80036c4:	4621      	mov	r1, r4
 80036c6:	4640      	mov	r0, r8
 80036c8:	f7ff fee6 	bl	8003498 <_printf_common>
 80036cc:	3001      	adds	r0, #1
 80036ce:	d14a      	bne.n	8003766 <_printf_i+0x1f2>
 80036d0:	f04f 30ff 	mov.w	r0, #4294967295
 80036d4:	b004      	add	sp, #16
 80036d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036da:	6823      	ldr	r3, [r4, #0]
 80036dc:	f043 0320 	orr.w	r3, r3, #32
 80036e0:	6023      	str	r3, [r4, #0]
 80036e2:	4833      	ldr	r0, [pc, #204]	@ (80037b0 <_printf_i+0x23c>)
 80036e4:	2778      	movs	r7, #120	@ 0x78
 80036e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80036ea:	6823      	ldr	r3, [r4, #0]
 80036ec:	6831      	ldr	r1, [r6, #0]
 80036ee:	061f      	lsls	r7, r3, #24
 80036f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80036f4:	d402      	bmi.n	80036fc <_printf_i+0x188>
 80036f6:	065f      	lsls	r7, r3, #25
 80036f8:	bf48      	it	mi
 80036fa:	b2ad      	uxthmi	r5, r5
 80036fc:	6031      	str	r1, [r6, #0]
 80036fe:	07d9      	lsls	r1, r3, #31
 8003700:	bf44      	itt	mi
 8003702:	f043 0320 	orrmi.w	r3, r3, #32
 8003706:	6023      	strmi	r3, [r4, #0]
 8003708:	b11d      	cbz	r5, 8003712 <_printf_i+0x19e>
 800370a:	2310      	movs	r3, #16
 800370c:	e7ac      	b.n	8003668 <_printf_i+0xf4>
 800370e:	4827      	ldr	r0, [pc, #156]	@ (80037ac <_printf_i+0x238>)
 8003710:	e7e9      	b.n	80036e6 <_printf_i+0x172>
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	f023 0320 	bic.w	r3, r3, #32
 8003718:	6023      	str	r3, [r4, #0]
 800371a:	e7f6      	b.n	800370a <_printf_i+0x196>
 800371c:	4616      	mov	r6, r2
 800371e:	e7bd      	b.n	800369c <_printf_i+0x128>
 8003720:	6833      	ldr	r3, [r6, #0]
 8003722:	6825      	ldr	r5, [r4, #0]
 8003724:	6961      	ldr	r1, [r4, #20]
 8003726:	1d18      	adds	r0, r3, #4
 8003728:	6030      	str	r0, [r6, #0]
 800372a:	062e      	lsls	r6, r5, #24
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	d501      	bpl.n	8003734 <_printf_i+0x1c0>
 8003730:	6019      	str	r1, [r3, #0]
 8003732:	e002      	b.n	800373a <_printf_i+0x1c6>
 8003734:	0668      	lsls	r0, r5, #25
 8003736:	d5fb      	bpl.n	8003730 <_printf_i+0x1bc>
 8003738:	8019      	strh	r1, [r3, #0]
 800373a:	2300      	movs	r3, #0
 800373c:	6123      	str	r3, [r4, #16]
 800373e:	4616      	mov	r6, r2
 8003740:	e7bc      	b.n	80036bc <_printf_i+0x148>
 8003742:	6833      	ldr	r3, [r6, #0]
 8003744:	1d1a      	adds	r2, r3, #4
 8003746:	6032      	str	r2, [r6, #0]
 8003748:	681e      	ldr	r6, [r3, #0]
 800374a:	6862      	ldr	r2, [r4, #4]
 800374c:	2100      	movs	r1, #0
 800374e:	4630      	mov	r0, r6
 8003750:	f7fc fd66 	bl	8000220 <memchr>
 8003754:	b108      	cbz	r0, 800375a <_printf_i+0x1e6>
 8003756:	1b80      	subs	r0, r0, r6
 8003758:	6060      	str	r0, [r4, #4]
 800375a:	6863      	ldr	r3, [r4, #4]
 800375c:	6123      	str	r3, [r4, #16]
 800375e:	2300      	movs	r3, #0
 8003760:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003764:	e7aa      	b.n	80036bc <_printf_i+0x148>
 8003766:	6923      	ldr	r3, [r4, #16]
 8003768:	4632      	mov	r2, r6
 800376a:	4649      	mov	r1, r9
 800376c:	4640      	mov	r0, r8
 800376e:	47d0      	blx	sl
 8003770:	3001      	adds	r0, #1
 8003772:	d0ad      	beq.n	80036d0 <_printf_i+0x15c>
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	079b      	lsls	r3, r3, #30
 8003778:	d413      	bmi.n	80037a2 <_printf_i+0x22e>
 800377a:	68e0      	ldr	r0, [r4, #12]
 800377c:	9b03      	ldr	r3, [sp, #12]
 800377e:	4298      	cmp	r0, r3
 8003780:	bfb8      	it	lt
 8003782:	4618      	movlt	r0, r3
 8003784:	e7a6      	b.n	80036d4 <_printf_i+0x160>
 8003786:	2301      	movs	r3, #1
 8003788:	4632      	mov	r2, r6
 800378a:	4649      	mov	r1, r9
 800378c:	4640      	mov	r0, r8
 800378e:	47d0      	blx	sl
 8003790:	3001      	adds	r0, #1
 8003792:	d09d      	beq.n	80036d0 <_printf_i+0x15c>
 8003794:	3501      	adds	r5, #1
 8003796:	68e3      	ldr	r3, [r4, #12]
 8003798:	9903      	ldr	r1, [sp, #12]
 800379a:	1a5b      	subs	r3, r3, r1
 800379c:	42ab      	cmp	r3, r5
 800379e:	dcf2      	bgt.n	8003786 <_printf_i+0x212>
 80037a0:	e7eb      	b.n	800377a <_printf_i+0x206>
 80037a2:	2500      	movs	r5, #0
 80037a4:	f104 0619 	add.w	r6, r4, #25
 80037a8:	e7f5      	b.n	8003796 <_printf_i+0x222>
 80037aa:	bf00      	nop
 80037ac:	080039fd 	.word	0x080039fd
 80037b0:	08003a0e 	.word	0x08003a0e

080037b4 <memmove>:
 80037b4:	4288      	cmp	r0, r1
 80037b6:	b510      	push	{r4, lr}
 80037b8:	eb01 0402 	add.w	r4, r1, r2
 80037bc:	d902      	bls.n	80037c4 <memmove+0x10>
 80037be:	4284      	cmp	r4, r0
 80037c0:	4623      	mov	r3, r4
 80037c2:	d807      	bhi.n	80037d4 <memmove+0x20>
 80037c4:	1e43      	subs	r3, r0, #1
 80037c6:	42a1      	cmp	r1, r4
 80037c8:	d008      	beq.n	80037dc <memmove+0x28>
 80037ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80037ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80037d2:	e7f8      	b.n	80037c6 <memmove+0x12>
 80037d4:	4402      	add	r2, r0
 80037d6:	4601      	mov	r1, r0
 80037d8:	428a      	cmp	r2, r1
 80037da:	d100      	bne.n	80037de <memmove+0x2a>
 80037dc:	bd10      	pop	{r4, pc}
 80037de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80037e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037e6:	e7f7      	b.n	80037d8 <memmove+0x24>

080037e8 <_sbrk_r>:
 80037e8:	b538      	push	{r3, r4, r5, lr}
 80037ea:	4d06      	ldr	r5, [pc, #24]	@ (8003804 <_sbrk_r+0x1c>)
 80037ec:	2300      	movs	r3, #0
 80037ee:	4604      	mov	r4, r0
 80037f0:	4608      	mov	r0, r1
 80037f2:	602b      	str	r3, [r5, #0]
 80037f4:	f7fd fb3a 	bl	8000e6c <_sbrk>
 80037f8:	1c43      	adds	r3, r0, #1
 80037fa:	d102      	bne.n	8003802 <_sbrk_r+0x1a>
 80037fc:	682b      	ldr	r3, [r5, #0]
 80037fe:	b103      	cbz	r3, 8003802 <_sbrk_r+0x1a>
 8003800:	6023      	str	r3, [r4, #0]
 8003802:	bd38      	pop	{r3, r4, r5, pc}
 8003804:	20000338 	.word	0x20000338

08003808 <memcpy>:
 8003808:	440a      	add	r2, r1
 800380a:	4291      	cmp	r1, r2
 800380c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003810:	d100      	bne.n	8003814 <memcpy+0xc>
 8003812:	4770      	bx	lr
 8003814:	b510      	push	{r4, lr}
 8003816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800381a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800381e:	4291      	cmp	r1, r2
 8003820:	d1f9      	bne.n	8003816 <memcpy+0xe>
 8003822:	bd10      	pop	{r4, pc}

08003824 <_realloc_r>:
 8003824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003828:	4680      	mov	r8, r0
 800382a:	4615      	mov	r5, r2
 800382c:	460c      	mov	r4, r1
 800382e:	b921      	cbnz	r1, 800383a <_realloc_r+0x16>
 8003830:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003834:	4611      	mov	r1, r2
 8003836:	f7ff bc4b 	b.w	80030d0 <_malloc_r>
 800383a:	b92a      	cbnz	r2, 8003848 <_realloc_r+0x24>
 800383c:	f7ff fbdc 	bl	8002ff8 <_free_r>
 8003840:	2400      	movs	r4, #0
 8003842:	4620      	mov	r0, r4
 8003844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003848:	f000 f81a 	bl	8003880 <_malloc_usable_size_r>
 800384c:	4285      	cmp	r5, r0
 800384e:	4606      	mov	r6, r0
 8003850:	d802      	bhi.n	8003858 <_realloc_r+0x34>
 8003852:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003856:	d8f4      	bhi.n	8003842 <_realloc_r+0x1e>
 8003858:	4629      	mov	r1, r5
 800385a:	4640      	mov	r0, r8
 800385c:	f7ff fc38 	bl	80030d0 <_malloc_r>
 8003860:	4607      	mov	r7, r0
 8003862:	2800      	cmp	r0, #0
 8003864:	d0ec      	beq.n	8003840 <_realloc_r+0x1c>
 8003866:	42b5      	cmp	r5, r6
 8003868:	462a      	mov	r2, r5
 800386a:	4621      	mov	r1, r4
 800386c:	bf28      	it	cs
 800386e:	4632      	movcs	r2, r6
 8003870:	f7ff ffca 	bl	8003808 <memcpy>
 8003874:	4621      	mov	r1, r4
 8003876:	4640      	mov	r0, r8
 8003878:	f7ff fbbe 	bl	8002ff8 <_free_r>
 800387c:	463c      	mov	r4, r7
 800387e:	e7e0      	b.n	8003842 <_realloc_r+0x1e>

08003880 <_malloc_usable_size_r>:
 8003880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003884:	1f18      	subs	r0, r3, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	bfbc      	itt	lt
 800388a:	580b      	ldrlt	r3, [r1, r0]
 800388c:	18c0      	addlt	r0, r0, r3
 800388e:	4770      	bx	lr

08003890 <_init>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	bf00      	nop
 8003894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003896:	bc08      	pop	{r3}
 8003898:	469e      	mov	lr, r3
 800389a:	4770      	bx	lr

0800389c <_fini>:
 800389c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389e:	bf00      	nop
 80038a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038a2:	bc08      	pop	{r3}
 80038a4:	469e      	mov	lr, r3
 80038a6:	4770      	bx	lr
