// Seed: 827171081
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri1 id_5
    , id_13,
    output wire id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri0 id_11
);
  always @(posedge -1 or 1) if (1) id_8 <= -1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input wire id_2,
    output supply1 id_3
);
  always @(1 or id_2 < id_2)
    for (id_3 = 1'b0; id_2; id_0 = id_2 == id_2)
      #1 for (id_3 = ""; 1; id_1 = -1) id_1 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
