/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sdsrc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/7/10 11:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri May  7 20:12:01 2010
 *                 MD5 Checksum         9170aeef162fecc7d1a70fbd8134c303
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/b0/bchp_sdsrc_0.h $
 * 
 * Hydra_Software_Devel/1   5/7/10 11:27p albertl
 * SW7468-226: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDSRC_0_H__
#define BCHP_SDSRC_0_H__

/***************************************************************************
 *SDSRC_0 - Sample Rate converter SDSRC_0
 ***************************************************************************/
#define BCHP_SDSRC_0_SRC_REV_ID                  0x00483480 /* Revision ID register */
#define BCHP_SDSRC_0_SRC_CONTROL                 0x00483484 /* Sample Rate Converter control register */

/***************************************************************************
 *SRC_REV_ID - Revision ID register
 ***************************************************************************/
/* SDSRC_0 :: SRC_REV_ID :: reserved0 [31:16] */
#define BCHP_SDSRC_0_SRC_REV_ID_reserved0_MASK                     0xffff0000
#define BCHP_SDSRC_0_SRC_REV_ID_reserved0_SHIFT                    16

/* SDSRC_0 :: SRC_REV_ID :: REVISION_ID [15:00] */
#define BCHP_SDSRC_0_SRC_REV_ID_REVISION_ID_MASK                   0x0000ffff
#define BCHP_SDSRC_0_SRC_REV_ID_REVISION_ID_SHIFT                  0

/***************************************************************************
 *SRC_CONTROL - Sample Rate Converter control register
 ***************************************************************************/
/* SDSRC_0 :: SRC_CONTROL :: reserved0 [31:16] */
#define BCHP_SDSRC_0_SRC_CONTROL_reserved0_MASK                    0xffff0000
#define BCHP_SDSRC_0_SRC_CONTROL_reserved0_SHIFT                   16

/* SDSRC_0 :: SRC_CONTROL :: reserved_for_eco1 [15:09] */
#define BCHP_SDSRC_0_SRC_CONTROL_reserved_for_eco1_MASK            0x0000fe00
#define BCHP_SDSRC_0_SRC_CONTROL_reserved_for_eco1_SHIFT           9

/* SDSRC_0 :: SRC_CONTROL :: HSYNC [08:07] */
#define BCHP_SDSRC_0_SRC_CONTROL_HSYNC_MASK                        0x00000180
#define BCHP_SDSRC_0_SRC_CONTROL_HSYNC_SHIFT                       7
#define BCHP_SDSRC_0_SRC_CONTROL_HSYNC_Minus_6dB                   0
#define BCHP_SDSRC_0_SRC_CONTROL_HSYNC_Minus_11dB                  1
#define BCHP_SDSRC_0_SRC_CONTROL_HSYNC_Minus_18dB                  2

/* SDSRC_0 :: SRC_CONTROL :: H_CLAMP [06:06] */
#define BCHP_SDSRC_0_SRC_CONTROL_H_CLAMP_MASK                      0x00000040
#define BCHP_SDSRC_0_SRC_CONTROL_H_CLAMP_SHIFT                     6
#define BCHP_SDSRC_0_SRC_CONTROL_H_CLAMP_UNSIGNED                  0
#define BCHP_SDSRC_0_SRC_CONTROL_H_CLAMP_SIGNED                    1

/* SDSRC_0 :: SRC_CONTROL :: CH12_CLAMP [05:05] */
#define BCHP_SDSRC_0_SRC_CONTROL_CH12_CLAMP_MASK                   0x00000020
#define BCHP_SDSRC_0_SRC_CONTROL_CH12_CLAMP_SHIFT                  5
#define BCHP_SDSRC_0_SRC_CONTROL_CH12_CLAMP_UNSIGNED               0
#define BCHP_SDSRC_0_SRC_CONTROL_CH12_CLAMP_SIGNED                 1

/* SDSRC_0 :: SRC_CONTROL :: CH0_CLAMP [04:04] */
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_CLAMP_MASK                    0x00000010
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_CLAMP_SHIFT                   4
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_CLAMP_UNSIGNED                0
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_CLAMP_SIGNED                  1

/* SDSRC_0 :: SRC_CONTROL :: CH1_2 [03:02] */
#define BCHP_SDSRC_0_SRC_CONTROL_CH1_2_MASK                        0x0000000c
#define BCHP_SDSRC_0_SRC_CONTROL_CH1_2_SHIFT                       2
#define BCHP_SDSRC_0_SRC_CONTROL_CH1_2_Minus_6dB                   0
#define BCHP_SDSRC_0_SRC_CONTROL_CH1_2_Minus_11dB                  1
#define BCHP_SDSRC_0_SRC_CONTROL_CH1_2_Minus_18dB                  2

/* SDSRC_0 :: SRC_CONTROL :: CH0 [01:00] */
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_MASK                          0x00000003
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_SHIFT                         0
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_Minus_6dB                     0
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_Minus_11dB                    1
#define BCHP_SDSRC_0_SRC_CONTROL_CH0_Minus_18dB                    2

#endif /* #ifndef BCHP_SDSRC_0_H__ */

/* End of File */
