{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639993144488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639993144489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 20 18:39:04 2021 " "Processing started: Mon Dec 20 18:39:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639993144489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993144489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993144489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639993144752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639993144752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/work/prog1/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/b2cs/work/prog1/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/work/prog1/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.v" "" { Text "/home/b2cs/work/prog1/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/work/prog1/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ram.v" "" { Text "/home/b2cs/work/prog1/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/mode_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/work/prog1/mode_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_control " "Found entity 1: mode_control" {  } { { "../mode_control.v" "" { Text "/home/b2cs/work/prog1/mode_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/io_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/b2cs/work/prog1/io_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_port " "Found entity 1: io_port" {  } { { "../io_port.v" "" { Text "/home/b2cs/work/prog1/io_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/io_control.v 11 11 " "Found 11 design units, including 11 entities, in source file /home/b2cs/work/prog1/io_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_control " "Found entity 1: io_control" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_bz " "Found entity 2: io_bz" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "3 bz_pitch " "Found entity 3: bz_pitch" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "4 bz_time " "Found entity 4: bz_time" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "5 io_psw " "Found entity 5: io_psw" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "6 psw_pulse " "Found entity 6: psw_pulse" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "7 psw_detecter " "Found entity 7: psw_detecter" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "8 io_seg " "Found entity 8: io_seg" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "9 seg_selecter " "Found entity 9: seg_selecter" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "10 seg_decoder " "Found entity 10: seg_decoder" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""} { "Info" "ISGN_ENTITY_NAME" "11 seg_register " "Found entity 11: seg_register" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/b2cs/work/prog1/cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/b2cs/work/prog1/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "/home/b2cs/work/prog1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158387 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "../cpu.v" "" { Text "/home/b2cs/work/prog1/cpu.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158387 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt3 " "Found entity 3: cnt3" {  } { { "../cpu.v" "" { Text "/home/b2cs/work/prog1/cpu.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158387 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "../cpu.v" "" { Text "/home/b2cs/work/prog1/cpu.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158387 ""} { "Info" "ISGN_ENTITY_NAME" "5 csg " "Found entity 5: csg" {  } { { "../cpu.v" "" { Text "/home/b2cs/work/prog1/cpu.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639993158387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993158387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639993158489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_control mode_control:mode_control " "Elaborating entity \"mode_control\" for hierarchy \"mode_control:mode_control\"" {  } { { "../top.v" "mode_control" { Text "/home/b2cs/work/prog1/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "../top.v" "cpu" { Text "/home/b2cs/work/prog1/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 cpu:cpu\|reg8:reg_pr " "Elaborating entity \"reg8\" for hierarchy \"cpu:cpu\|reg8:reg_pr\"" {  } { { "../cpu.v" "reg_pr" { Text "/home/b2cs/work/prog1/cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|alu:alu\"" {  } { { "../cpu.v" "alu" { Text "/home/b2cs/work/prog1/cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt3 cpu:cpu\|cnt3:cnt_sc " "Elaborating entity \"cnt3\" for hierarchy \"cpu:cpu\|cnt3:cnt_sc\"" {  } { { "../cpu.v" "cnt_sc" { Text "/home/b2cs/work/prog1/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csg cpu:cpu\|csg:csg " "Elaborating entity \"csg\" for hierarchy \"cpu:cpu\|csg:csg\"" {  } { { "../cpu.v" "csg" { Text "/home/b2cs/work/prog1/cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "../top.v" "rom" { Text "/home/b2cs/work/prog1/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "../top.v" "ram" { Text "/home/b2cs/work/prog1/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_port io_port:io_port " "Elaborating entity \"io_port\" for hierarchy \"io_port:io_port\"" {  } { { "../top.v" "io_port" { Text "/home/b2cs/work/prog1/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158536 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "io_port.v(33) " "Verilog HDL Case Statement information at io_port.v(33): all case item expressions in this case statement are onehot" {  } { { "../io_port.v" "" { Text "/home/b2cs/work/prog1/io_port.v" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639993158537 "|top|io_port:io_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_control io_control:io_control " "Elaborating entity \"io_control\" for hierarchy \"io_control:io_control\"" {  } { { "../top.v" "io_control" { Text "/home/b2cs/work/prog1/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_bz io_control:io_control\|io_bz:io_bz " "Elaborating entity \"io_bz\" for hierarchy \"io_control:io_control\|io_bz:io_bz\"" {  } { { "../io_control.v" "io_bz" { Text "/home/b2cs/work/prog1/io_control.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bz_time io_control:io_control\|io_bz:io_bz\|bz_time:bt " "Elaborating entity \"bz_time\" for hierarchy \"io_control:io_control\|io_bz:io_bz\|bz_time:bt\"" {  } { { "../io_control.v" "bt" { Text "/home/b2cs/work/prog1/io_control.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bz_pitch io_control:io_control\|io_bz:io_bz\|bz_pitch:bp " "Elaborating entity \"bz_pitch\" for hierarchy \"io_control:io_control\|io_bz:io_bz\|bz_pitch:bp\"" {  } { { "../io_control.v" "bp" { Text "/home/b2cs/work/prog1/io_control.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_psw io_control:io_control\|io_psw:io_psw " "Elaborating entity \"io_psw\" for hierarchy \"io_control:io_control\|io_psw:io_psw\"" {  } { { "../io_control.v" "io_psw" { Text "/home/b2cs/work/prog1/io_control.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw_pulse io_control:io_control\|io_psw:io_psw\|psw_pulse:pp " "Elaborating entity \"psw_pulse\" for hierarchy \"io_control:io_control\|io_psw:io_psw\|psw_pulse:pp\"" {  } { { "../io_control.v" "pp" { Text "/home/b2cs/work/prog1/io_control.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw_detecter io_control:io_control\|io_psw:io_psw\|psw_detecter:p00 " "Elaborating entity \"psw_detecter\" for hierarchy \"io_control:io_control\|io_psw:io_psw\|psw_detecter:p00\"" {  } { { "../io_control.v" "p00" { Text "/home/b2cs/work/prog1/io_control.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_seg io_control:io_control\|io_seg:io_seg " "Elaborating entity \"io_seg\" for hierarchy \"io_control:io_control\|io_seg:io_seg\"" {  } { { "../io_control.v" "io_seg" { Text "/home/b2cs/work/prog1/io_control.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_selecter io_control:io_control\|io_seg:io_seg\|seg_selecter:ss " "Elaborating entity \"seg_selecter\" for hierarchy \"io_control:io_control\|io_seg:io_seg\|seg_selecter:ss\"" {  } { { "../io_control.v" "ss" { Text "/home/b2cs/work/prog1/io_control.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder io_control:io_control\|io_seg:io_seg\|seg_decoder:sd1 " "Elaborating entity \"seg_decoder\" for hierarchy \"io_control:io_control\|io_seg:io_seg\|seg_decoder:sd1\"" {  } { { "../io_control.v" "sd1" { Text "/home/b2cs/work/prog1/io_control.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_register io_control:io_control\|io_seg:io_seg\|seg_register:sr_a " "Elaborating entity \"seg_register\" for hierarchy \"io_control:io_control\|io_seg:io_seg\|seg_register:sr_a\"" {  } { { "../io_control.v" "sr_a" { Text "/home/b2cs/work/prog1/io_control.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993158582 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu_clk " "Found clock multiplexer cpu_clk" {  } { { "../top.v" "" { Text "/home/b2cs/work/prog1/top.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1639993158893 "|top|cpu_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1639993158893 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 407 -1 0 } } { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 84 -1 0 } } { "../io_control.v" "" { Text "/home/b2cs/work/prog1/io_control.v" 304 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639993159590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639993159590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/b2cs/work/prog1/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639993159869 "|top|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/b2cs/work/prog1/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639993159869 "|top|seg_b[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639993159869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639993160012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639993161662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639993161662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639993161807 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639993161807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "794 " "Implemented 794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639993161807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639993161807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639993161817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 20 18:39:21 2021 " "Processing ended: Mon Dec 20 18:39:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639993161817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639993161817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639993161817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639993161817 ""}
