Analysis & Synthesis report for combined_top
Mon Dec  8 03:26:00 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |combined_top|demo_top_bb:u_demo_bb|state
 11. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state
 12. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner
 13. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state
 14. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state
 15. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state
 16. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state
 17. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state
 18. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state
 19. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state
 20. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state
 21. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|state
 22. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state
 23. State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state
 24. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_owner
 25. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|active_init
 26. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target3_owner
 27. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target2_owner
 28. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target1_owner
 29. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|current_state
 30. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state
 31. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state
 32. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state
 33. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state
 34. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state
 35. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state
 36. State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|state
 37. Registers Removed During Synthesis
 38. Removed Registers Triggering Further Register Optimizations
 39. General Register Statistics
 40. Inverted Register Statistics
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Source assignments for demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1
 43. Source assignments for demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1
 44. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1
 45. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2
 46. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|target:u_target_1
 47. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|target:u_target_2
 48. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target
 49. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if
 50. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart
 51. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud
 52. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx
 53. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx
 54. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus:bus_a
 55. Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder
 56. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb
 57. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus
 58. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1
 59. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master
 60. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master
 61. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue
 62. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module
 63. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter
 64. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver
 65. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd
 66. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1
 67. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp
 68. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm
 69. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2
 71. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp
 72. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm
 73. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave
 75. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave
 76. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module
 77. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter
 78. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver
 79. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd
 80. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus
 81. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder
 82. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux
 83. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux
 84. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux
 85. Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus"
 88. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave"
 89. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave"
 90. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp"
 91. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2"
 92. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"
 93. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1"
 94. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module"
 95. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"
 96. Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus"
 97. Port Connectivity Checks: "demo_top_bb:u_demo_bb"
 98. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder"
 99. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"
100. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port"
101. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2"
102. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1"
103. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2"
104. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1"
105. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart"
106. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target"
107. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|target:u_target_2"
108. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|target:u_target_1"
109. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"
110. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"
111. Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a"
112. In-System Memory Content Editor Settings
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages
116. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec  8 03:26:00 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; combined_top                                   ;
; Top-level Entity Name              ; combined_top                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,046                                          ;
;     Total combinational functions  ; 1,637                                          ;
;     Dedicated logic registers      ; 1,245                                          ;
; Total registers                    ; 1245                                           ;
; Total pins                         ; 14                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 49,152                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; combined_top       ; combined_top       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; RTL/RTL_Mavishan/baudrate_mav.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv                                   ;             ;
; RTL/RTL_Linuka/uart/uart.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v                                         ;             ;
; RTL/RTL_Linuka/uart/transmitter.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v                                  ;             ;
; RTL/RTL_Linuka/uart/receiver.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v                                     ;             ;
; RTL/RTL_Linuka/uart/buadrate.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/buadrate.v                                     ;             ;
; RTL/RTL_Linuka/target_port.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv                                      ;             ;
; RTL/RTL_Linuka/target.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target.sv                                           ;             ;
; RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv                     ;             ;
; RTL/RTL_Linuka/split_target_port.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv                                ;             ;
; RTL/RTL_Linuka/initiator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv                                        ;             ;
; RTL/RTL_Linuka/init_port.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv                                        ;             ;
; RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv                   ;             ;
; RTL/RTL_Linuka/bus_bridge_target_if.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv                             ;             ;
; RTL/RTL_Linuka/bus_bridge_pkg.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_pkg.sv                                   ;             ;
; RTL/RTL_Linuka/bus.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv                                              ;             ;
; RTL/RTL_Linuka/arbiter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv                                          ;             ;
; RTL/RTL_Linuka/addr_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv                                     ;             ;
; RTL/RTL_Mavishan/uart_tx_other.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v                                   ;             ;
; RTL/RTL_Mavishan/uart_rx_other.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v                                   ;             ;
; RTL/RTL_Mavishan/uart_other.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v                                      ;             ;
; RTL/RTL_Mavishan/top_with_bb_v1.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v                                  ;             ;
; RTL/RTL_Mavishan/slave_with_bram.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v                                 ;             ;
; RTL/RTL_Mavishan/slave_port.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v                                      ;             ;
; RTL/RTL_Mavishan/slave_memory_bram.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v                               ;             ;
; RTL/RTL_Mavishan/slave_bram_2k.v                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v                                   ;             ;
; RTL/RTL_Mavishan/slave_bram.v                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v                                      ;             ;
; RTL/RTL_Mavishan/mux3.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux3.v                                            ;             ;
; RTL/RTL_Mavishan/mux2.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux2.v                                            ;             ;
; RTL/RTL_Mavishan/master_port.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v                                     ;             ;
; RTL/RTL_Mavishan/master_bram_bb.v                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v                                  ;             ;
; RTL/RTL_Mavishan/fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v                                            ;             ;
; RTL/RTL_Mavishan/demo_top_bb.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v                                     ;             ;
; RTL/RTL_Mavishan/dec3.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/dec3.v                                            ;             ;
; RTL/RTL_Mavishan/bus_m2_s3.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v                                       ;             ;
; RTL/RTL_Mavishan/bus_bridge_slave.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v                                ;             ;
; RTL/RTL_Mavishan/bus_bridge_master.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v                               ;             ;
; RTL/RTL_Mavishan/arbiter_mav.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v                                     ;             ;
; RTL/RTL_Mavishan/addr_decoder_mav.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v                                ;             ;
; RTL/combined_top.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_5uh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf                                             ;             ;
; db/altsyncram_pe82.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_pe82.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; db/altsyncram_auh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf                                             ;             ;
; db/altsyncram_5f82.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5f82.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld334fe0d2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,046     ;
;                                             ;           ;
; Total combinational functions               ; 1637      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 884       ;
;     -- 3 input functions                    ; 331       ;
;     -- <=2 input functions                  ; 422       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1497      ;
;     -- arithmetic mode                      ; 140       ;
;                                             ;           ;
; Total registers                             ; 1245      ;
;     -- Dedicated logic registers            ; 1245      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 14        ;
; Total memory bits                           ; 49152     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1067      ;
; Total fan-out                               ; 10022     ;
; Average fan-out                             ; 3.41      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |combined_top                                                                                                                           ; 1637 (1)            ; 1245 (0)                  ; 49152       ; 0            ; 0       ; 0         ; 14   ; 0            ; |combined_top                                                                                                                                                                                                                                                                                                                                            ; combined_top                      ; work         ;
;    |demo_top_bb:u_demo_bb|                                                                                                              ; 967 (11)            ; 737 (8)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb                                                                                                                                                                                                                                                                                                                      ; demo_top_bb                       ; work         ;
;       |top_with_bb_v1:bus|                                                                                                              ; 956 (0)             ; 729 (0)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus                                                                                                                                                                                                                                                                                                   ; top_with_bb_v1                    ; work         ;
;          |bus_bridge_master:bb_master|                                                                                                  ; 432 (41)            ; 394 (60)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master                                                                                                                                                                                                                                                                       ; bus_bridge_master                 ; work         ;
;             |fifo:fifo_queue|                                                                                                           ; 137 (137)           ; 190 (190)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue                                                                                                                                                                                                                                                       ; fifo                              ; work         ;
;             |master_port:master|                                                                                                        ; 130 (130)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master                                                                                                                                                                                                                                                    ; master_port                       ; work         ;
;             |uart_other:uart_module|                                                                                                    ; 124 (0)             ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module                                                                                                                                                                                                                                                ; uart_other                        ; work         ;
;                |baudrate_mav:bd|                                                                                                        ; 35 (35)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd                                                                                                                                                                                                                                ; baudrate_mav                      ; work         ;
;                |uart_rx_other:receiver|                                                                                                 ; 60 (60)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver                                                                                                                                                                                                                         ; uart_rx_other                     ; work         ;
;                |uart_tx_other:transmitter|                                                                                              ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter                                                                                                                                                                                                                      ; uart_tx_other                     ; work         ;
;          |bus_bridge_slave:bb_slave|                                                                                                    ; 132 (7)             ; 68 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave                                                                                                                                                                                                                                                                         ; bus_bridge_slave                  ; work         ;
;             |slave_port:slave|                                                                                                          ; 47 (47)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave                                                                                                                                                                                                                                                        ; slave_port                        ; work         ;
;             |uart_other:uart_module|                                                                                                    ; 78 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module                                                                                                                                                                                                                                                  ; uart_other                        ; work         ;
;                |baudrate_mav:bd|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd                                                                                                                                                                                                                                  ; baudrate_mav                      ; work         ;
;                |uart_rx_other:receiver|                                                                                                 ; 54 (54)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver                                                                                                                                                                                                                           ; uart_rx_other                     ; work         ;
;                |uart_tx_other:transmitter|                                                                                              ; 17 (17)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter                                                                                                                                                                                                                        ; uart_tx_other                     ; work         ;
;          |bus_m2_s3:bus|                                                                                                                ; 47 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus                                                                                                                                                                                                                                                                                     ; bus_m2_s3                         ; work         ;
;             |addr_decoder_mav:decoder|                                                                                                  ; 33 (30)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder                                                                                                                                                                                                                                                            ; addr_decoder_mav                  ; work         ;
;                |dec3:mvalid_decoder|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|dec3:mvalid_decoder                                                                                                                                                                                                                                        ; dec3                              ; work         ;
;             |arbiter_mav:bus_arbiter|                                                                                                   ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter                                                                                                                                                                                                                                                             ; arbiter_mav                       ; work         ;
;             |mux2:mctrl_mux|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux                                                                                                                                                                                                                                                                      ; mux2                              ; work         ;
;             |mux2:wdata_mux|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux                                                                                                                                                                                                                                                                      ; mux2                              ; work         ;
;             |mux3:rctrl_mux|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux                                                                                                                                                                                                                                                                      ; mux3                              ; work         ;
;             |mux3:rdata_mux|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux                                                                                                                                                                                                                                                                      ; mux3                              ; work         ;
;          |master_port:master1|                                                                                                          ; 64 (64)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1                                                                                                                                                                                                                                                                               ; master_port                       ; work         ;
;          |slave_with_bram:slave1|                                                                                                       ; 146 (8)             ; 118 (8)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1                                                                                                                                                                                                                                                                            ; slave_with_bram                   ; work         ;
;             |slave_memory_bram:sm|                                                                                                      ; 63 (2)              ; 42 (2)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm                                                                                                                                                                                                                                                       ; slave_memory_bram                 ; work         ;
;                |slave_bram_2k:memory|                                                                                                   ; 61 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory                                                                                                                                                                                                                                  ; slave_bram_2k                     ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 61 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                      |altsyncram_5uh1:auto_generated|                                                                                   ; 61 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated                                                                                                                                                                   ; altsyncram_5uh1                   ; work         ;
;                         |altsyncram_pe82:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1                                                                                                                                       ; altsyncram_pe82                   ; work         ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 61 (40)             ; 40 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                      ; sld_rom_sr                        ; work         ;
;             |slave_port:sp|                                                                                                             ; 75 (75)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp                                                                                                                                                                                                                                                              ; slave_port                        ; work         ;
;          |slave_with_bram:slave2|                                                                                                       ; 135 (0)             ; 105 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2                                                                                                                                                                                                                                                                            ; slave_with_bram                   ; work         ;
;             |slave_memory_bram:sm|                                                                                                      ; 61 (2)              ; 43 (2)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm                                                                                                                                                                                                                                                       ; slave_memory_bram                 ; work         ;
;                |slave_bram:memory|                                                                                                      ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory                                                                                                                                                                                                                                     ; slave_bram                        ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_auh1:auto_generated|                                                                                   ; 59 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated                                                                                                                                                                      ; altsyncram_auh1                   ; work         ;
;                         |altsyncram_5f82:altsyncram1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1                                                                                                                                          ; altsyncram_5f82                   ; work         ;
;                         |sld_mod_ram_rom:mgl_prim2|                                                                                     ; 59 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                            |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                         ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                         ; sld_rom_sr                        ; work         ;
;             |slave_port:sp|                                                                                                             ; 74 (74)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp                                                                                                                                                                                                                                                              ; slave_port                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (131)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |system_top_with_bus_bridge_a:u_system_a|                                                                                            ; 499 (0)             ; 396 (5)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a                                                                                                                                                                                                                                                                                                    ; system_top_with_bus_bridge_a      ; work         ;
;       |bus:bus_a|                                                                                                                       ; 312 (58)            ; 218 (27)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a                                                                                                                                                                                                                                                                                          ; bus                               ; work         ;
;          |addr_decoder:u_addr_decoder|                                                                                                  ; 27 (27)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder                                                                                                                                                                                                                                                              ; addr_decoder                      ; work         ;
;          |arbiter:u_arbiter|                                                                                                            ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter                                                                                                                                                                                                                                                                        ; arbiter                           ; work         ;
;          |init_port:u_init_port_1|                                                                                                      ; 53 (53)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1                                                                                                                                                                                                                                                                  ; init_port                         ; work         ;
;          |split_target_port:u_split_target_port|                                                                                        ; 107 (107)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port                                                                                                                                                                                                                                                    ; split_target_port                 ; work         ;
;          |target_port:u_target_port_1|                                                                                                  ; 31 (31)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1                                                                                                                                                                                                                                                              ; target_port                       ; work         ;
;          |target_port:u_target_port_2|                                                                                                  ; 31 (31)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2                                                                                                                                                                                                                                                              ; target_port                       ; work         ;
;       |bus_bridge_target_uart_wrapper:u_bridge_target|                                                                                  ; 139 (30)            ; 144 (50)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target                                                                                                                                                                                                                                                     ; bus_bridge_target_uart_wrapper    ; work         ;
;          |bus_bridge_target_if:u_target_if|                                                                                             ; 51 (51)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if                                                                                                                                                                                                                    ; bus_bridge_target_if              ; work         ;
;          |uart:u_target_uart|                                                                                                           ; 58 (0)              ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart                                                                                                                                                                                                                                  ; uart                              ; work         ;
;             |receiver:uart_Rx|                                                                                                          ; 33 (33)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx                                                                                                                                                                                                                 ; receiver                          ; work         ;
;             |transmitter:uart_Tx|                                                                                                       ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx                                                                                                                                                                                                              ; transmitter                       ; work         ;
;       |initiator:u_initiator_1|                                                                                                         ; 42 (42)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1                                                                                                                                                                                                                                                                            ; initiator                         ; work         ;
;       |target:u_target_1|                                                                                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|target:u_target_1                                                                                                                                                                                                                                                                                  ; target                            ; work         ;
;       |target:u_target_2|                                                                                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |combined_top|system_top_with_bus_bridge_a:u_system_a|target:u_target_2                                                                                                                                                                                                                                                                                  ; target                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |combined_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|state      ;
+------------+------------+------------+------------+------------+
; Name       ; state.DONE ; state.SEND ; state.READ ; state.IDLE ;
+------------+------------+------------+------------+------------+
; state.IDLE ; 0          ; 0          ; 0          ; 0          ;
; state.READ ; 0          ; 0          ; 1          ; 1          ;
; state.SEND ; 0          ; 1          ; 0          ; 1          ;
; state.DONE ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state ;
+---------------+------------+---------------+------------+-----------------------------------------------------------+
; Name          ; state.WAIT ; state.CONNECT ; state.ADDR ; state.IDLE                                                ;
+---------------+------------+---------------+------------+-----------------------------------------------------------+
; state.IDLE    ; 0          ; 0             ; 0          ; 0                                                         ;
; state.ADDR    ; 0          ; 0             ; 1          ; 1                                                         ;
; state.CONNECT ; 0          ; 1             ; 0          ; 1                                                         ;
; state.WAIT    ; 1          ; 0             ; 0          ; 1                                                         ;
+---------------+------------+---------------+------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner ;
+------------------+------------------+-----------------+------------------------------------------------------------------+
; Name             ; split_owner.NONE ; split_owner.SM2 ; split_owner.SM1                                                  ;
+------------------+------------------+-----------------+------------------------------------------------------------------+
; split_owner.NONE ; 0                ; 0               ; 0                                                                ;
; split_owner.SM1  ; 1                ; 0               ; 1                                                                ;
; split_owner.SM2  ; 1                ; 1               ; 0                                                                ;
+------------------+------------------+-----------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state ;
+------------+------------+----------+-------------------------------------------------------------------------------+
; Name       ; state.IDLE ; state.M2 ; state.M1                                                                      ;
+------------+------------+----------+-------------------------------------------------------------------------------+
; state.IDLE ; 0          ; 0        ; 0                                                                             ;
; state.M1   ; 1          ; 0        ; 1                                                                             ;
; state.M2   ; 1          ; 1        ; 0                                                                             ;
+------------+------------+----------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state ;
+-------------+-------------+-------------+-------------+------------------------------------------------+
; Name        ; state.RDATA ; state.RSEND ; state.WSEND ; state.IDLE                                     ;
+-------------+-------------+-------------+-------------+------------------------------------------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0                                              ;
; state.WSEND ; 0           ; 0           ; 1           ; 1                                              ;
; state.RSEND ; 0           ; 1           ; 0           ; 1                                              ;
; state.RDATA ; 1           ; 0           ; 0           ; 1                                              ;
+-------------+-------------+-------------+-------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state ;
+----------------------+----------------------+---------------------+---------------------+------------------------------------------------------------+
; Name                 ; state.READY_CLEARING ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START                                       ;
+----------------------+----------------------+---------------------+---------------------+------------------------------------------------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ; 0                                                          ;
; state.RX_STATE_DATA  ; 0                    ; 0                   ; 1                   ; 1                                                          ;
; state.RX_STATE_STOP  ; 0                    ; 1                   ; 0                   ; 1                                                          ;
; state.READY_CLEARING ; 1                    ; 0                   ; 0                   ; 1                                                          ;
+----------------------+----------------------+---------------------+---------------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state ;
+----------------------+---------------------+---------------------+----------------------+---------------------------------------------------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE                                           ;
+----------------------+---------------------+---------------------+----------------------+---------------------------------------------------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                                                             ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                                                             ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                                                             ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                                                             ;
+----------------------+---------------------+---------------------+----------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state                   ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ; state.DEBUG ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ; 0           ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ; 0           ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ; 0           ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ; 0           ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.DEBUG  ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 1           ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state                         ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ; state.DEBUG ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ; 0           ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ; 0           ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ; 0           ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ; 0           ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.DEBUG  ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 1           ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state                         ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; Name         ; state.RVALID ; state.WAIT ; state.SREADY ; state.SPLIT ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ; state.DEBUG ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+
; state.IDLE   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 0          ; 0           ;
; state.ADDR   ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 1          ; 1          ; 0           ;
; state.RDATA  ; 0            ; 0          ; 0            ; 0           ; 0           ; 1           ; 0          ; 1          ; 0           ;
; state.WDATA  ; 0            ; 0          ; 0            ; 0           ; 1           ; 0           ; 0          ; 1          ; 0           ;
; state.SPLIT  ; 0            ; 0          ; 0            ; 1           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.SREADY ; 0            ; 0          ; 1            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.WAIT   ; 0            ; 1          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.RVALID ; 1            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 0           ;
; state.DEBUG  ; 0            ; 0          ; 0            ; 0           ; 0           ; 0           ; 0          ; 1          ; 1           ;
+--------------+--------------+------------+--------------+-------------+-------------+-------------+------------+------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state ;
+----------------------+----------------------+---------------------+---------------------+--------------------------------------------------------------+
; Name                 ; state.READY_CLEARING ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START                                         ;
+----------------------+----------------------+---------------------+---------------------+--------------------------------------------------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ; 0                                                            ;
; state.RX_STATE_DATA  ; 0                    ; 0                   ; 1                   ; 1                                                            ;
; state.RX_STATE_STOP  ; 0                    ; 1                   ; 0                   ; 1                                                            ;
; state.READY_CLEARING ; 1                    ; 0                   ; 0                   ; 1                                                            ;
+----------------------+----------------------+---------------------+---------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|state ;
+----------------------+---------------------+---------------------+----------------------+-----------------------------------------------------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE                                             ;
+----------------------+---------------------+---------------------+----------------------+-----------------------------------------------------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                                                               ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                                                               ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                                                               ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                                                               ;
+----------------------+---------------------+---------------------+----------------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+-----------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE      ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+-----------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0               ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1               ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1               ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1               ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1               ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1               ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1               ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1               ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state                       ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; Name        ; state.SPLIT ; state.WAIT ; state.SADDR ; state.REQ ; state.WDATA ; state.RDATA ; state.ADDR ; state.IDLE ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 0          ;
; state.ADDR  ; 0           ; 0          ; 0           ; 0         ; 0           ; 0           ; 1          ; 1          ;
; state.RDATA ; 0           ; 0          ; 0           ; 0         ; 0           ; 1           ; 0          ; 1          ;
; state.WDATA ; 0           ; 0          ; 0           ; 0         ; 1           ; 0           ; 0          ; 1          ;
; state.REQ   ; 0           ; 0          ; 0           ; 1         ; 0           ; 0           ; 0          ; 1          ;
; state.SADDR ; 0           ; 0          ; 1           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.WAIT  ; 0           ; 1          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
; state.SPLIT ; 1           ; 0          ; 0           ; 0         ; 0           ; 0           ; 0          ; 1          ;
+-------------+-------------+------------+-------------+-----------+-------------+-------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_owner ;
+-----------------------+-----------------------+--------------------+------------------------+
; Name                  ; split_owner.INIT_NONE ; split_owner.INIT_2 ; split_owner.INIT_1     ;
+-----------------------+-----------------------+--------------------+------------------------+
; split_owner.INIT_NONE ; 0                     ; 0                  ; 0                      ;
; split_owner.INIT_1    ; 1                     ; 0                  ; 1                      ;
; split_owner.INIT_2    ; 1                     ; 1                  ; 0                      ;
+-----------------------+-----------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|active_init ;
+-----------------------+-----------------------+--------------------+------------------------+
; Name                  ; active_init.INIT_NONE ; active_init.INIT_2 ; active_init.INIT_1     ;
+-----------------------+-----------------------+--------------------+------------------------+
; active_init.INIT_NONE ; 0                     ; 0                  ; 0                      ;
; active_init.INIT_1    ; 1                     ; 0                  ; 1                      ;
; active_init.INIT_2    ; 1                     ; 1                  ; 0                      ;
+-----------------------+-----------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target3_owner   ;
+-------------------------+-------------------------+----------------------+----------------------+
; Name                    ; target3_owner.INIT_NONE ; target3_owner.INIT_2 ; target3_owner.INIT_1 ;
+-------------------------+-------------------------+----------------------+----------------------+
; target3_owner.INIT_NONE ; 0                       ; 0                    ; 0                    ;
; target3_owner.INIT_1    ; 1                       ; 0                    ; 1                    ;
; target3_owner.INIT_2    ; 1                       ; 1                    ; 0                    ;
+-------------------------+-------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target2_owner   ;
+-------------------------+-------------------------+----------------------+----------------------+
; Name                    ; target2_owner.INIT_NONE ; target2_owner.INIT_2 ; target2_owner.INIT_1 ;
+-------------------------+-------------------------+----------------------+----------------------+
; target2_owner.INIT_NONE ; 0                       ; 0                    ; 0                    ;
; target2_owner.INIT_1    ; 1                       ; 0                    ; 1                    ;
; target2_owner.INIT_2    ; 1                       ; 1                    ; 0                    ;
+-------------------------+-------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target1_owner   ;
+-------------------------+-------------------------+----------------------+----------------------+
; Name                    ; target1_owner.INIT_NONE ; target1_owner.INIT_2 ; target1_owner.INIT_1 ;
+-------------------------+-------------------------+----------------------+----------------------+
; target1_owner.INIT_NONE ; 0                       ; 0                    ; 0                    ;
; target1_owner.INIT_1    ; 1                       ; 0                    ; 1                    ;
; target1_owner.INIT_2    ; 1                       ; 1                    ; 0                    ;
+-------------------------+-------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|current_state            ;
+---------------------------+---------------------------+-----------------------+-----------------------+--------------------+
; Name                      ; current_state.GRANT_SPLIT ; current_state.GRANT_2 ; current_state.GRANT_1 ; current_state.IDLE ;
+---------------------------+---------------------------+-----------------------+-----------------------+--------------------+
; current_state.IDLE        ; 0                         ; 0                     ; 0                     ; 0                  ;
; current_state.GRANT_1     ; 0                         ; 0                     ; 1                     ; 1                  ;
; current_state.GRANT_2     ; 0                         ; 1                     ; 0                     ; 1                  ;
; current_state.GRANT_SPLIT ; 1                         ; 0                     ; 0                     ; 1                  ;
+---------------------------+---------------------------+-----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state ;
+----------------------------------+----------------------------+----------------------------+---------------------------------------+
; Name                             ; resp_rx_state.RESP_RX_IDLE ; resp_rx_state.RESP_RX_HOLD ; resp_rx_state.RESP_RX_WAIT_FLAGS      ;
+----------------------------------+----------------------------+----------------------------+---------------------------------------+
; resp_rx_state.RESP_RX_IDLE       ; 0                          ; 0                          ; 0                                     ;
; resp_rx_state.RESP_RX_WAIT_FLAGS ; 1                          ; 0                          ; 1                                     ;
; resp_rx_state.RESP_RX_HOLD       ; 1                          ; 1                          ; 0                                     ;
+----------------------------------+----------------------------+----------------------------+---------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+
; Name                            ; req_tx_state.REQ_TX_SEND_FLAGS ; req_tx_state.REQ_TX_WAIT_DATA ; req_tx_state.REQ_TX_SEND_DATA ; req_tx_state.REQ_TX_WAIT_ADDR_H ; req_tx_state.REQ_TX_SEND_ADDR_H ; req_tx_state.REQ_TX_WAIT_ADDR_L ; req_tx_state.REQ_TX_SEND_ADDR_L ; req_tx_state.REQ_TX_IDLE ; req_tx_state.REQ_TX_WAIT_FLAGS ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+
; req_tx_state.REQ_TX_IDLE        ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 0                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_ADDR_L ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 1                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_ADDR_L ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 1                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_ADDR_H ; 0                              ; 0                             ; 0                             ; 0                               ; 1                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_ADDR_H ; 0                              ; 0                             ; 0                             ; 1                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_DATA   ; 0                              ; 0                             ; 1                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_DATA   ; 0                              ; 1                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_FLAGS  ; 1                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_FLAGS  ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 1                              ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------------------------------------------+
; Name                       ; state.RX_STATE_READY_CLEAR ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START                                     ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------------------------------------------+
; state.RX_STATE_START       ; 0                          ; 0                   ; 0                   ; 0                                                        ;
; state.RX_STATE_DATA        ; 0                          ; 0                   ; 1                   ; 1                                                        ;
; state.RX_STATE_STOP        ; 0                          ; 1                   ; 0                   ; 1                                                        ;
; state.RX_STATE_READY_CLEAR ; 1                          ; 0                   ; 0                   ; 1                                                        ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state ;
+----------------------+---------------------+---------------------+----------------------+-------------------------------------------------------------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE                                                     ;
+----------------------+---------------------+---------------------+----------------------+-------------------------------------------------------------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                                                                       ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                                                                       ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                                                                       ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                                                                       ;
+----------------------+---------------------+---------------------+----------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state ;
+---------------------------+-------------------------+--------------------+---------------------------+----------------+-------------------------------------+
; Name                      ; state.TGT_WAIT_RESPONSE ; state.TGT_SEND_REQ ; state.TGT_WAIT_WRITE_DATA ; state.TGT_IDLE ; state.TGT_WAIT_READ_GRANT           ;
+---------------------------+-------------------------+--------------------+---------------------------+----------------+-------------------------------------+
; state.TGT_IDLE            ; 0                       ; 0                  ; 0                         ; 0              ; 0                                   ;
; state.TGT_WAIT_WRITE_DATA ; 0                       ; 0                  ; 1                         ; 1              ; 0                                   ;
; state.TGT_SEND_REQ        ; 0                       ; 1                  ; 0                         ; 1              ; 0                                   ;
; state.TGT_WAIT_RESPONSE   ; 1                       ; 0                  ; 0                         ; 1              ; 0                                   ;
; state.TGT_WAIT_READ_GRANT ; 0                       ; 0                  ; 0                         ; 1              ; 1                                   ;
+---------------------------+-------------------------+--------------------+---------------------------+----------------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state                                                           ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+
; Name                   ; state.S_DONE ; state.S_READ_WAIT ; state.S_READ_REQ ; state.S_WRITE_WAIT_ACK ; state.S_WRITE_HOLD ; state.S_WRITE_REQ ; state.S_IDLE ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+
; state.S_IDLE           ; 0            ; 0                 ; 0                ; 0                      ; 0                  ; 0                 ; 0            ;
; state.S_WRITE_REQ      ; 0            ; 0                 ; 0                ; 0                      ; 0                  ; 1                 ; 1            ;
; state.S_WRITE_HOLD     ; 0            ; 0                 ; 0                ; 0                      ; 1                  ; 0                 ; 1            ;
; state.S_WRITE_WAIT_ACK ; 0            ; 0                 ; 0                ; 1                      ; 0                  ; 0                 ; 1            ;
; state.S_READ_REQ       ; 0            ; 0                 ; 1                ; 0                      ; 0                  ; 0                 ; 1            ;
; state.S_READ_WAIT      ; 0            ; 1                 ; 0                ; 0                      ; 0                  ; 0                 ; 1            ;
; state.S_DONE           ; 1            ; 0                 ; 0                ; 0                      ; 0                  ; 0                 ; 1            ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|state                                                           ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+
; Name                   ; state.S_DONE ; state.S_READ_WAIT ; state.S_READ_REQ ; state.S_WRITE_WAIT_ACK ; state.S_WRITE_HOLD ; state.S_WRITE_REQ ; state.S_IDLE ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+
; state.S_IDLE           ; 0            ; 0                 ; 0                ; 0                      ; 0                  ; 0                 ; 0            ;
; state.S_WRITE_REQ      ; 0            ; 0                 ; 0                ; 0                      ; 0                  ; 1                 ; 1            ;
; state.S_WRITE_HOLD     ; 0            ; 0                 ; 0                ; 0                      ; 1                  ; 0                 ; 1            ;
; state.S_WRITE_WAIT_ACK ; 0            ; 0                 ; 0                ; 1                      ; 0                  ; 0                 ; 1            ;
; state.S_READ_REQ       ; 0            ; 0                 ; 1                ; 0                      ; 0                  ; 0                 ; 1            ;
; state.S_READ_WAIT      ; 0            ; 1                 ; 0                ; 0                      ; 0                  ; 0                 ; 1            ;
; state.S_DONE           ; 1            ; 0                 ; 0                ; 0                      ; 0                  ; 0                 ; 1            ;
+------------------------+--------------+-------------------+------------------+------------------------+--------------------+-------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[14,15,25..31]                                                                                                                                       ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|data_out[14,15,25..31]                                                                                         ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|counter[1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|split_slave_addr[0..2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|daddr[14,15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[10,21..43]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[8]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[8]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[8]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[8]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[7]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[7]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[7]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[7]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[6]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[6]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[6]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[6]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[5]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[5]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[5]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[5]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[4]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[4]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[4]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[4]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[3]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[3]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[3]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[2]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[2]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[2]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[1]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[1]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[1]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[1]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|rx_acc[0]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[0]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[0]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|rx_acc[0]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[12]                                                                                                              ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[12]         ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[12]                                                                                           ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[12]         ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[11]                                                                                                              ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[11]         ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[11]                                                                                           ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[11]         ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[10]                                                                                                              ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[10]         ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[10]                                                                                           ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[10]         ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[9]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[9]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[9]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[9]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[8]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[8]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[8]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[7]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[7]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[7]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[6]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[6]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[6]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[6]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[5]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[5]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[5]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[5]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[4]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[4]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[4]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[4]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[3]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[3]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[3]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[3]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[2]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[2]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[2]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[2]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[1]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[1]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[1]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[1]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd|tx_acc[0]                                                                                                               ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[0]          ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[0]                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd|tx_acc[0]          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_deq                                                                                                                                                     ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|dvalid                                                    ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[8,9,20]                                                                                                ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[19] ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[12..18]                                                                                                ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[11] ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[1..9,11..13,15]                                                                                                                                                 ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[10]                                                          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|wdata[0..7]                                                                                                                                                          ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[10]                                                          ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[14]                                                                                                                                                             ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[0]                                                           ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[15]                                                                                                                                  ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                               ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[8,9,11..15]                                                                                                                                            ; Merged with demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]                                                 ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[1,3..14]                                                                                                                                   ; Merged with system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[0]                                      ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[1..3,5..15]                                                                                                                                ; Merged with system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[0]                                      ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[1,3..14]                                                                                                                                          ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[0]                                             ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[1..3,5..15]                                                                                                                                       ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[0]                                             ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[2]                                                                                                                                         ; Merged with system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[15]                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[2]                                                                                                                                                ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[15]                                            ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|msplit2                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|msplit1                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[11]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|addr[10]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[8..15]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[1..11]                                                                                                                                   ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_data_out_r[4,6]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[4]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[7]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[5,7]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[7]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_data_out_r[7]                                                                                                                                                ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_data_out_r[5]                                             ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[6]                                                                                                                                                ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[4]                                             ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[4]                                                                                                                                                ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[3]                                             ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[4,6]                                                                                                                                       ; Merged with system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[3]                                      ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[7]                                                                                                                                         ; Merged with system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[5]                                      ;
; demo_top_bb:u_demo_bb|state~2                                                                                                                                                                                                     ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|state~3                                                                                                                                                                                                     ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state~2                                                                                                                                           ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|state~3                                                                                                                                           ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|state~4                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state~2                                                                                                                                                        ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|state~3                                                                                                                                                        ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~6                                                                                                          ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state~7                                                                                                          ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state~5                                                                                                       ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|state~6                                                                                                       ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~11                                                                                                                                      ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~12                                                                                                                                      ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state~13                                                                                                                                      ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~11                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~12                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state~13                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~11                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~12                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state~13                                                                                                                                            ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state~6                                                                                                        ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state~7                                                                                                        ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|state~5                                                                                                     ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|state~6                                                                                                     ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~9                                                                                                                                   ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~10                                                                                                                                  ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state~11                                                                                                                                  ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state~9                                                                                                                                                              ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state~10                                                                                                                                                             ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state~11                                                                                                                                                             ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|current_state~4                                                                                                                                               ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|current_state~5                                                                                                                                               ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state~12                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state~13                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state~14                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state~6                                                                                                ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state~7                                                                                                ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state~5                                                                                             ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state~6                                                                                             ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state~8                                                                                                   ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state~9                                                                                                   ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state~11                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state~12                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state~13                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|state~11                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|state~12                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|state~13                                                                                                                                                          ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner.NONE                                                                                                                                   ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_IDLE                                                                                                                 ; Lost fanout                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state.SPLIT                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.SPLIT                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.SPLIT                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.SPLIT                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner.SM1                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner.SM2                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state.SPLIT                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_WRITE_REQ                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[2,3]                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_valid_r                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[1]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[0]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[2]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[1]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[0,3]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.WAIT                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.WAIT                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WAIT                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[1..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[1..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[1..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|data_pending                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[5,6]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_grant                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|data_sent                                                                                                                                                         ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|write_ptr[0,1]                                                                                                                                                    ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_WRITE_HOLD                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_WRITE_WAIT_ACK                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[7]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                     ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_READ_REQ                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_valid_r                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|addr_is_read                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[4]                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|addr_sent                                                                                                                                                         ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[4]                                                                                                                                                ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_req_r                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_READ_WAIT                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|expect_read_data                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|addr_pending                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_byte_ready                                                                                                                                           ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|init_data_in_valid                                                                                                                                      ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|init_ack_reg                                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|current_state.GRANT_2                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_DONE                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_owner.INIT_2                                                                                                                                                              ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|split_resume_ack                                                                                                                                                  ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|split_active                                                                                                                                                      ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|ack_pending_read                                                                                                                                        ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target1_owner.INIT_2                                                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target2_owner.INIT_2                                                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target3_owner.INIT_2                                                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_bit_count[0..2]                                                                                                                                      ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|read_data_pending                                                                                                                                       ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_IDLE                                                                                                                                                      ; Merged with system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_rw_r                                                      ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_rw_r                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|active_init.INIT_2                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_mode                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_active                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[0]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[1..3]                                                                                                                                          ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[0..4]                                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                       ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_data_out_valid                                                                                                                                      ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_data_out                                                                                                                                            ; Lost fanout                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[4]                                                                                                                                             ; Lost fanout                                                                                                                                ;
; Total Number of Removed Registers = 369                                                                                                                                                                                           ;                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                         ;
+----------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|state.S_WRITE_REQ                        ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[2],                                            ;
;                                                                                                          ; due to stuck port data_in ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[3],                                            ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_valid_r,                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[1],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[0],                                            ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[2],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[1],                                            ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[3],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[0],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|data_pending,                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|write_ptr[0],                                                  ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|write_ptr[1],                                                  ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_valid_r,                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|addr_is_read,                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[4],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[4],                                            ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_req_r,                                                    ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|expect_read_data,                                    ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|addr_pending,                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_byte_ready,                                       ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|init_data_in_valid,                                  ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|init_ack_reg,                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_owner.INIT_2,                                                          ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|split_resume_ack,                                              ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|split_active,                                                  ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|ack_pending_read,                                    ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target3_owner.INIT_2,                                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_bit_count[2],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_bit_count[1],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|rx_bit_count[0],                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|read_data_pending,                                   ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_rw_r,                                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|active_init.INIT_2,                                                          ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_mode,                                            ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_active,                                           ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[0],                                ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[1],                                ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[2],                                ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[3],                                ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[4]                                 ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_addr_out_r[0]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_addr[0],                                     ;
;                                                                                                          ; due to stuck port data_in ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[10],                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[9],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[8],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[7],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[6],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[5],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|addr_sent,                                                     ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[0],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[1],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[2],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[3],                                         ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[4]                                          ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[15]                   ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[14],                                        ;
;                                                                                                          ; due to stuck port data_in ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[13],                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[12],                                        ;
;                                                                                                          ;                           ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[11]                                         ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[5]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[5],                                     ;
;                                                                                                          ; due to stuck port data_in ; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|data_sent                                                      ;
; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[7] ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_data_out_valid,                                  ;
;                                                                                                          ; due to stuck port data_in ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|bus_data_out                                         ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|daddr[14]                           ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[14]                               ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[10]                           ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|data[11] ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_addr_out_r[0]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_addr[0]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_data_out_r[4]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[4]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_data_out_r[6]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|pending_data[6]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|init_data_out_r[7]                       ; Stuck at GND              ; system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|pending_data[7]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_owner.SM1           ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter|split_grant                                     ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|state.WAIT                 ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|rcounter[0]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|state.WAIT                 ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|rcounter[0]                                      ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|state.WAIT           ; Stuck at GND              ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|rcounter[0]                                ;
;                                                                                                          ; due to stuck port data_in ;                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1245  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 617   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 832   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Tx                                                                                                                                                                                                ; 12      ;
; system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag2                                                                                                                                                                                             ; 3       ;
; system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|init_rw_r                                                                                                                                                                                                                                                       ; 3       ;
; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|tx                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 6                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|ssel[1]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|u_din[7]                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|dwdata[0]                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|addr[6]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|target_data_in[4]                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|rp[0]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|wp[0]                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo_din[10]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|target_data_in_valid                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2|target_addr_in_valid                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1|target_data_in_valid                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[2]                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[2]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[0]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_shift[1]                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|tx_shift[8]                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|tx_shift[3]                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[14]                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[3]                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2|tx_bits_remaining[1]                                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[3]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_write_data[0]                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|bit_pos[0]                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|bit_pos[1]                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]                                                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|sample[2]                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|sample[0]                                                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|bit_pos[5]                                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|bit_pos[4]                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[7]                                                                                                                                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|counter[1]                                                                                                                                                                        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|counter[6]                                                                                                                                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|counter[5]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|counter[7]                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|counter[0]                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux|Mux0                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target2_owner                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target1_owner                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|active_init                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target3_owner                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|Selector10                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_owner                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|Selector20                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|Selector1                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|Selector3                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Selector3                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|response_owner.INIT_1                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver|state                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter|Selector2                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter|Selector2                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Selector0                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave|Selector29                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp|Selector29                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp|Selector29                                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver|state                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state                                                                                                                                      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter|Selector3                                                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|Selector21                                                                                                                                    ;
; 13:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|Selector12                                                                                                                                                                                            ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|Selector14                                                                                                                                                                                            ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1|state                                                                                                                                                                                                    ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master|state                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1 ;
+----------------+------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------+
; WRITE_ADDR     ; 1000000000000100 ; Unsigned Binary                                                          ;
; READ_ADDR      ; 1000000000000100 ; Unsigned Binary                                                          ;
; MEM_INIT_DATA  ; 10100101         ; Unsigned Binary                                                          ;
+----------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2 ;
+----------------+------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------+
; WRITE_ADDR     ; 0000000000010000 ; Unsigned Binary                                                          ;
; READ_ADDR      ; 0000000000010000 ; Unsigned Binary                                                          ;
; MEM_INIT_DATA  ; 01011010         ; Unsigned Binary                                                          ;
+----------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|target:u_target_1 ;
+--------------------+-------+---------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------+
; INTERNAL_ADDR_BITS ; 11    ; Signed Integer                                                            ;
+--------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|target:u_target_2 ;
+--------------------+-------+---------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------+
; INTERNAL_ADDR_BITS ; 11    ; Signed Integer                                                            ;
+--------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target ;
+-------------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                         ;
+-------------------+----------------------------------+------------------------------------------------------------------------------+
; BRIDGE_BASE_ADDR  ; 1000000000000000                 ; Unsigned Binary                                                              ;
; TARGET0_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                                              ;
; TARGET1_SIZE      ; 00000000000000000000100000000000 ; Unsigned Binary                                                              ;
; TARGET2_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                                              ;
; BUSB_TARGET0_BASE ; 1000000000000000                 ; Unsigned Binary                                                              ;
; BUSB_TARGET1_BASE ; 0000000000000000                 ; Unsigned Binary                                                              ;
; BUSB_TARGET2_BASE ; 0100000000000000                 ; Unsigned Binary                                                              ;
+-------------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+
; BRIDGE_BASE_ADDR  ; 1000000000000000                 ; Unsigned Binary                                                                                               ;
; TARGET0_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                                                                               ;
; TARGET1_SIZE      ; 00000000000000000000100000000000 ; Unsigned Binary                                                                                               ;
; TARGET2_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                                                                               ;
; BUSB_TARGET0_BASE ; 1000000000000000                 ; Unsigned Binary                                                                                               ;
; BUSB_TARGET1_BASE ; 0000000000000000                 ; Unsigned Binary                                                                                               ;
; BUSB_TARGET2_BASE ; 0100000000000000                 ; Unsigned Binary                                                                                               ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 325   ; Signed Integer                                                                                                                                   ;
; TX_ACC_MAX     ; 5208  ; Signed Integer                                                                                                                                   ;
; RX_ACC_WIDTH   ; 9     ; Signed Integer                                                                                                                                   ;
; TX_ACC_WIDTH   ; 13    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus:bus_a ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; TARGET1_BASE   ; 0000000000000000                 ; Unsigned Binary                            ;
; TARGET1_SIZE   ; 00000000000000000000100000000000 ; Unsigned Binary                            ;
; TARGET2_BASE   ; 0100000000000000                 ; Unsigned Binary                            ;
; TARGET2_SIZE   ; 00000000000000000001000000000000 ; Unsigned Binary                            ;
; TARGET3_BASE   ; 1000000000000000                 ; Unsigned Binary                            ;
; TARGET3_SIZE   ; 00000000000000000010100000000000 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder ;
+----------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                   ;
+----------------+----------------------------------+------------------------------------------------------------------------+
; TARGET1_BASE   ; 0000000000000000                 ; Unsigned Binary                                                        ;
; TARGET1_SIZE   ; 00000000000000000000100000000000 ; Unsigned Binary                                                        ;
; TARGET2_BASE   ; 0100000000000000                 ; Unsigned Binary                                                        ;
; TARGET2_SIZE   ; 00000000000000000001000000000000 ; Unsigned Binary                                                        ;
; TARGET3_BASE   ; 1000000000000000                 ; Unsigned Binary                                                        ;
; TARGET3_SIZE   ; 00000000000000000010100000000000 ; Unsigned Binary                                                        ;
+----------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb ;
+-----------------------+-------+------------------------------------+
; Parameter Name        ; Value ; Type                               ;
+-----------------------+-------+------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                     ;
; DATA_WIDTH            ; 8     ; Signed Integer                     ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                     ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                     ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                     ;
+-----------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus ;
+-----------------------+-------+-------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                  ;
+-----------------------+-------+-------------------------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                                        ;
; DATA_WIDTH            ; 8     ; Signed Integer                                        ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                                        ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                                        ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                        ;
+-----------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1 ;
+----------------------+-------+----------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                                             ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                             ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                                             ;
+----------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master ;
+-----------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------+
; ADDR_WIDTH            ; 16    ; Signed Integer                                                                    ;
; DATA_WIDTH            ; 8     ; Signed Integer                                                                    ;
; SLAVE_MEM_ADDR_WIDTH  ; 13    ; Signed Integer                                                                    ;
; BB_ADDR_WIDTH         ; 13    ; Signed Integer                                                                    ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                                                                        ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                           ;
; DEPTH          ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                                                ;
; TX_DATA_WIDTH    ; 16    ; Signed Integer                                                                                                ;
; RX_DATA_WIDTH    ; 32    ; Signed Integer                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 325   ; Signed Integer                                                                                                                  ;
; TX_ACC_MAX     ; 5208  ; Signed Integer                                                                                                                  ;
; RX_ACC_WIDTH   ; 9     ; Signed Integer                                                                                                                  ;
; TX_ACC_WIDTH   ; 13    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                      ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                    ;
; SPLIT_EN       ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                                           ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                           ;
; MEM_SIZE       ; 2048  ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5uh1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                      ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                      ;
; MEM_SIZE       ; 4096  ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                                    ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                    ;
; SPLIT_EN       ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                                           ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                           ;
; MEM_SIZE       ; 4096  ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_auh1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave ;
+-----------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH            ; 8     ; Signed Integer                                                                  ;
; ADDR_WIDTH            ; 13    ; Signed Integer                                                                  ;
; UART_CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 13    ; Signed Integer                                                                                          ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                          ;
; SPLIT_EN       ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; CLOCKS_PER_PULSE ; 5208  ; Signed Integer                                                                                              ;
; TX_DATA_WIDTH    ; 22    ; Signed Integer                                                                                              ;
; RX_DATA_WIDTH    ; 8     ; Signed Integer                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 22    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 325   ; Signed Integer                                                                                                                ;
; TX_ACC_MAX     ; 5208  ; Signed Integer                                                                                                                ;
; RX_ACC_WIDTH   ; 9     ; Signed Integer                                                                                                                ;
; TX_ACC_WIDTH   ; 13    ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus ;
+----------------------+-------+----------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                 ;
+----------------------+-------+----------------------------------------------------------------------+
; ADDR_WIDTH           ; 16    ; Signed Integer                                                       ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                       ;
; SLAVE_MEM_ADDR_WIDTH ; 13    ; Signed Integer                                                       ;
+----------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder ;
+-------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------+
; ADDR_WIDTH        ; 16    ; Signed Integer                                                                                   ;
; DEVICE_ADDR_WIDTH ; 3     ; Signed Integer                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                         ;
; Entity Instance                           ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus"                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s3_split     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s3_split[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; split_grant  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave"                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; demo_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave"                                                                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp"                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2"                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LED       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; demo_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ssplit          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; split_grant     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; split_grant[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; demo_data ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; tx_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb|top_with_bb_v1:bus"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; d1_addr[13..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; d1_addr[15]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; d1_addr[14]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d1_addr[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LED            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "demo_top_bb:u_demo_bb"   ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; s_u_rx ; Input  ; Info     ; Stuck at VCC           ;
; s_u_tx ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder"      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port" ;
+------------------+--------+----------+------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------+
; split_ack        ; Output ; Info     ; Explicitly unconnected                                                       ;
; bus_target_ready ; Output ; Info     ; Explicitly unconnected                                                       ;
; bus_target_rw    ; Output ; Info     ; Explicitly unconnected                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2" ;
+------------------+--------+----------+--------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------+
; bus_target_ready ; Output ; Info     ; Explicitly unconnected                                             ;
; bus_target_rw    ; Output ; Info     ; Explicitly unconnected                                             ;
+------------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1" ;
+------------------+--------+----------+--------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------+
; bus_target_ready ; Output ; Info     ; Explicitly unconnected                                             ;
; bus_target_rw    ; Output ; Info     ; Explicitly unconnected                                             ;
+------------------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2"                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; bus_init_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1"                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; bus_init_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                               ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target"                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; split_target_last_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|target:u_target_2" ;
+-------------------+--------+----------+-----------------------------------------------+
; Port              ; Type   ; Severity ; Details                                       ;
+-------------------+--------+----------+-----------------------------------------------+
; target_last_write ; Output ; Info     ; Explicitly unconnected                        ;
+-------------------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|target:u_target_1" ;
+-------------------+--------+----------+-----------------------------------------------+
; Port              ; Type   ; Severity ; Details                                       ;
+-------------------+--------+----------+-----------------------------------------------+
; target_last_write ; Output ; Info     ; Explicitly unconnected                        ;
+-------------------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2" ;
+-----------------+--------+----------+-------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                               ;
+-----------------+--------+----------+-------------------------------------------------------+
; trigger         ; Input  ; Info     ; Stuck at GND                                          ;
; done            ; Output ; Info     ; Explicitly unconnected                                ;
; read_data_value ; Output ; Info     ; Explicitly unconnected                                ;
+-----------------+--------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1" ;
+-----------------+--------+----------+-------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                               ;
+-----------------+--------+----------+-------------------------------------------------------+
; done            ; Output ; Info     ; Explicitly unconnected                                ;
; read_data_value ; Output ; Info     ; Explicitly unconnected                                ;
+-----------------+--------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top_with_bus_bridge_a:u_system_a"                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; uart_tx_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; S2          ; 8     ; 2048  ; Read/Write ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated ;
; 1              ; S1          ; 8     ; 4096  ; Read/Write ; demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated    ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 1133                        ;
;     CLR               ; 203                         ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 344                         ;
;     ENA CLR           ; 288                         ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SCLR SLD  ; 7                           ;
;     ENA CLR SLD       ; 28                          ;
;     ENA SCLR          ; 52                          ;
;     SCLR              ; 57                          ;
;     plain             ; 122                         ;
; cycloneiii_lcell_comb ; 1468                        ;
;     arith             ; 132                         ;
;         2 data inputs ; 130                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 1336                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 262                         ;
;         4 data inputs ; 821                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Dec  8 03:25:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off combined_top -c combined_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/baudrate_mav.sv
    Info (12023): Found entity 1: baudrate_mav File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/receiver.v
    Info (12023): Found entity 1: receiver File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/buadrate.v
    Info (12023): Found entity 1: baudrate File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/buadrate.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target_port.sv
    Info (12023): Found entity 1: target_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target.sv
    Info (12023): Found entity 1: target File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_b.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge_b File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_b.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_a.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge_a File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top.sv
    Info (12023): Found entity 1: system_top File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target_port.sv
    Info (12023): Found entity 1: split_target_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target.sv
    Info (12023): Found entity 1: split_target File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/initiator.sv
    Info (12023): Found entity 1: initiator File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/init_port.sv
    Info (12023): Found entity 1: init_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_uart_wrapper.sv
    Info (12023): Found entity 1: bus_bridge_target_uart_wrapper File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_if.sv
    Info (12023): Found entity 1: bus_bridge_target_if File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file rtl/rtl_linuka/bus_bridge_pkg.sv
    Info (12022): Found design unit 1: bus_bridge_pkg (SystemVerilog) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv
    Info (12023): Found entity 1: bus_bridge_initiator_uart_wrapper File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_if.sv
    Info (12023): Found entity 1: bus_bridge_initiator_if File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_if.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge.sv
    Info (12023): Found entity 1: bus_bridge File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus.sv
    Info (12023): Found entity 1: bus File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/arbiter.sv
    Info (12023): Found entity 1: arbiter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/addr_decoder.sv
    Info (12023): Found entity 1: addr_decoder File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx_other.v
    Info (12023): Found entity 1: uart_tx_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx_other.v
    Info (12023): Found entity 1: uart_rx_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_other.v
    Info (12023): Found entity 1: uart_other File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_mav.v
    Info (12023): Found entity 1: uart_mav File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_mav.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/top_with_bb_v1.v
    Info (12023): Found entity 1: top_with_bb_v1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_with_bram.v
    Info (12023): Found entity 1: slave_with_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_port.v
    Info (12023): Found entity 1: slave_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_memory_bram.v
    Info (12023): Found entity 1: slave_memory_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram_2k.v
    Info (12023): Found entity 1: slave_bram_2k File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram.v
    Info (12023): Found entity 1: slave_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_port.v
    Info (12023): Found entity 1: master_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_bram_bb.v
    Info (12023): Found entity 1: master_bram File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/demo_top_bb.v
    Info (12023): Found entity 1: demo_top_bb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/dec3.v
    Info (12023): Found entity 1: dec3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/dec3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_m2_s3.v
    Info (12023): Found entity 1: bus_m2_s3 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_slave.v
    Info (12023): Found entity 1: bus_bridge_slave File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_master.v
    Info (12023): Found entity 1: bus_bridge_master File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/arbiter_mav.v
    Info (12023): Found entity 1: arbiter_mav File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_decoder_mav.v
    Info (12023): Found entity 1: addr_decoder_mav File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_convert.v
    Info (12023): Found entity 1: addr_convert File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_convert.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/combined_top_tb.sv
    Info (12023): Found entity 1: combined_top_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/combined_top.sv
    Info (12023): Found entity 1: combined_top File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv Line: 3
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v Line: 19
Info (12127): Elaborating entity "combined_top" for the top level hierarchy
Info (12128): Elaborating entity "system_top_with_bus_bridge_a" for hierarchy "system_top_with_bus_bridge_a:u_system_a" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv Line: 23
Info (12128): Elaborating entity "initiator" for hierarchy "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 138
Warning (10030): Net "write_mem.data_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Warning (10030): Net "write_mem.waddr_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Warning (10030): Net "write_mem.we_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Info (12128): Elaborating entity "initiator" for hierarchy "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 162
Warning (10030): Net "write_mem.data_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Warning (10030): Net "write_mem.waddr_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Warning (10030): Net "write_mem.we_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Info (12128): Elaborating entity "target" for hierarchy "system_top_with_bus_bridge_a:u_system_a|target:u_target_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 180
Info (12128): Elaborating entity "bus_bridge_target_uart_wrapper" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 225
Info (10264): Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv Line: 140
Info (12128): Elaborating entity "bus_bridge_target_if" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv Line: 68
Info (12128): Elaborating entity "uart" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv Line: 112
Info (12128): Elaborating entity "baudrate" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v Line: 22
Info (12128): Elaborating entity "transmitter" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v Line: 33
Info (12128): Elaborating entity "receiver" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v Line: 44
Info (12128): Elaborating entity "bus" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv Line: 293
Info (10264): Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 483
Info (10264): Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 505
Info (10264): Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 514
Info (10264): Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 593
Info (10264): Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 607
Info (10264): Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 638
Info (10264): Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 653
Info (12128): Elaborating entity "init_port" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 199
Info (12128): Elaborating entity "target_port" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 251
Info (12128): Elaborating entity "split_target_port" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 304
Info (12128): Elaborating entity "arbiter" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 317
Warning (10270): Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv Line: 63
Info (10264): Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv Line: 63
Info (12128): Elaborating entity "addr_decoder" for hierarchy "system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv Line: 339
Info (12128): Elaborating entity "demo_top_bb" for hierarchy "demo_top_bb:u_demo_bb" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv Line: 43
Warning (10230): Verilog HDL assignment warning at demo_top_bb.v(146): truncated value with size 32 to match size of target (2) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 146
Warning (10230): Verilog HDL assignment warning at demo_top_bb.v(151): truncated value with size 32 to match size of target (2) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 151
Info (12128): Elaborating entity "top_with_bb_v1" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 60
Info (12128): Elaborating entity "master_port" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 108
Warning (10230): Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 99
Warning (10230): Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 105
Warning (10230): Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 120
Warning (10230): Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 134
Warning (10230): Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v Line: 146
Info (12128): Elaborating entity "bus_bridge_master" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 131
Warning (10230): Verilog HDL assignment warning at bus_bridge_master.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v Line: 160
Warning (10230): Verilog HDL assignment warning at bus_bridge_master.v(182): truncated value with size 17 to match size of target (16) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v Line: 182
Info (12128): Elaborating entity "fifo" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v Line: 103
Warning (10230): Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v Line: 31
Warning (10230): Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v Line: 35
Info (12128): Elaborating entity "uart_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v Line: 120
Info (12128): Elaborating entity "uart_tx_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(21): object "flag1" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(22): object "flag2" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v Line: 22
Info (12128): Elaborating entity "uart_rx_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 55
Info (12128): Elaborating entity "baudrate_mav" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 61
Warning (10230): Verilog HDL assignment warning at baudrate_mav.sv(23): truncated value with size 32 to match size of target (9) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv Line: 23
Warning (10230): Verilog HDL assignment warning at baudrate_mav.sv(28): truncated value with size 32 to match size of target (13) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv Line: 28
Info (12128): Elaborating entity "slave_with_bram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 149
Info (12128): Elaborating entity "slave_port" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v Line: 60
Warning (10230): Verilog HDL assignment warning at slave_port.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 81
Warning (10230): Verilog HDL assignment warning at slave_port.v(97): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 97
Warning (10230): Verilog HDL assignment warning at slave_port.v(130): truncated value with size 32 to match size of target (4) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 130
Warning (10230): Verilog HDL assignment warning at slave_port.v(154): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 154
Warning (10230): Verilog HDL assignment warning at slave_port.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 168
Warning (10230): Verilog HDL assignment warning at slave_port.v(187): truncated value with size 32 to match size of target (2) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v Line: 187
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v Line: 76
Info (12128): Elaborating entity "slave_bram_2k" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v Line: 89
Info (12130): Elaborated megafunction instantiation "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v Line: 89
Info (12133): Instantiated megafunction "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf
    Info (12023): Found entity 1: altsyncram_5uh1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5uh1" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf
    Info (12023): Found entity 1: altsyncram_pe82 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_pe82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pe82" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf Line: 39
Info (12133): Instantiated megafunction "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395785728"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "slave_with_bram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 165
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v Line: 76
Info (12128): Elaborating entity "slave_bram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v Line: 89
Info (12130): Elaborated megafunction instantiation "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v Line: 89
Info (12133): Instantiated megafunction "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf
    Info (12023): Found entity 1: altsyncram_auh1 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_auh1" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf
    Info (12023): Found entity 1: altsyncram_5f82 File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5f82.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5f82" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf Line: 38
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf Line: 39
Info (12130): Elaborated megafunction instantiation "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf Line: 39
Info (12133): Instantiated megafunction "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf Line: 39
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395720192"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "bus_bridge_slave" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 184
Info (12128): Elaborating entity "uart_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v Line: 87
Info (12128): Elaborating entity "uart_tx_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(21): object "flag1" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at uart_tx_other.v(22): object "flag2" assigned a value but never read File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v Line: 22
Info (12128): Elaborating entity "uart_rx_other" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_rx_other.v(27): truncated value with size 32 to match size of target (8) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v Line: 27
Info (12128): Elaborating entity "bus_m2_s3" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v Line: 241
Info (12128): Elaborating entity "arbiter_mav" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 85
Info (10264): Verilog HDL Case Statement information at arbiter_mav.v(77): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v Line: 77
Info (12128): Elaborating entity "addr_decoder_mav" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 106
Warning (10230): Verilog HDL assignment warning at addr_decoder_mav.v(104): truncated value with size 32 to match size of target (4) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v Line: 104
Info (12128): Elaborating entity "dec3" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|dec3:mvalid_decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v Line: 39
Info (12128): Elaborating entity "mux2" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 114
Info (12128): Elaborating entity "mux2" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 122
Info (12128): Elaborating entity "mux3" for hierarchy "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v Line: 131
Info (12128): Elaborating entity "master_bram" for hierarchy "demo_top_bb:u_demo_bb|master_bram:memory" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 68
Warning (10034): Output port "q" at master_bram_bb.v(46) has no driver File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v Line: 46
Warning (12158): Entity "master_bram" contains only dangling pins File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v Line: 68
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.12.08.03:25:45 Progress: Loading sld334fe0d2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue|queue" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v Line: 13
    Info (276004): RAM logic "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2|write_mem" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
    Info (276004): RAM logic "system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1|write_mem" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 35
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv Line: 87
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 103 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2085 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4984 megabytes
    Info: Processing ended: Mon Dec  8 03:26:00 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg.


