Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Sep 27 13:07:45 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.45%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.232ns, STNS: -312.021ns
	HWNS: 0.021ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         2437   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      150.015          548   u_clk/pll_inst.clkc[0]
           clk2:      125.000          252   phy1_rgmii_rx_clk
           clk3:      125.000          184   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk4:       62.500           94   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk5:       50.000           75   clk_in
           clk6:      312.500           40   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk7:      150.015            1   u_clk/pll_inst.clkc[2]
           clk8:      125.000            1   u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.822         113.353           -0.822    -10.339            0.037      0.000            0.138             2437                8             no       no
       clk1           local            0.000      3.333                 6.666         150.015                21.130          47.326           -7.232   -235.901            0.046      0.000            0.326              548                6             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 6.511         153.586            1.489      0.000            0.021      0.000            0.326              252                5             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 6.691         149.455            1.309      0.000            0.103      0.000            0.254              184                6             no       no
       clk4           local            0.000      8.000                16.000          62.500                29.668          33.706           -1.143     -3.193            0.097      0.000            0.138               94                6             no       no
       clk5           local            0.000     10.000                20.000          50.000                 7.336         136.314           12.664      0.000            0.238      0.000            0.254               75                6             no       no
       clk6           local            0.000      1.600                 3.200         312.500                 1.712         584.112            1.488      0.000            0.230      0.000            0.408               40                1             no       no
       clk7           local            3.333      0.000                 6.666         150.015                10.878          91.929           -2.106    -62.588            3.334      0.000            0.000                1                1             no       no
       clk8           local            2.000      6.000                 8.000         125.000                 4.888         204.583            0.778      0.000            6.387      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     8.822ns
Fmax           :     113.353MHz

Statistics:
Max            : SWNS     -0.822ns, STNS    -10.339ns,        43 Viol Endpoints,      7681 Total Endpoints,     80527 Paths Analyzed
Min            : HWNS      0.037ns, HTNS      0.000ns,         0 Viol Endpoints,      7681 Total Endpoints,     80527 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.822ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.542ns (cell 2.275ns (26%), net 6.267ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y026z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.q[1]
net (fo=9)                              0.760          2.775          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[16],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_355.b[1]
LUT4                x028y026z3          0.431    f     3.206       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_355.f[1]
net (fo=1)                              0.901          4.107          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_92,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[47]_syn_4.a[1]
LUT4                x028y027z3          0.424    f     4.531       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[47]_syn_4.f[1]
net (fo=1)                              0.615          5.146          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_96,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[40]_syn_4.a[0]
LUT4                x031y029z1          0.408    f     5.554       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[40]_syn_4.f[0]
net (fo=1)                              0.503          6.057          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_104,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.c[0]
LUT5                x030y035z2          0.348    f     6.405       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[0]
net (fo=12)                             0.836          7.241          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_40.b[1]
LUT4                x028y038z2          0.431    f     7.672       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_40.f[1]
net (fo=25)                             2.652         10.324          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.ce
reg                 x026y028z3          0.087    r    10.411               
--------------------------------------------------------------------  ---------------
Arrival                                               10.411               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.822               

Slack               : -0.789ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[19]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.509ns (cell 2.381ns (27%), net 6.128ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.q[1]
net (fo=11)                             0.649          2.664          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.a[1]
LUT4                x033y031z2          0.424    f     3.088       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.f[1]
net (fo=2)                              0.459          3.547          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_133,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.a[1]
LUT5                x033y031z1          0.618    f     4.165       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.fx[0]
net (fo=1)                              0.508          4.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_138,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.a[0]
LUT5                x033y030z2          0.424    f     5.097       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[0]
net (fo=1)                              0.757          5.854          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.b[1]
LUT5                x030y035z2          0.431    f     6.285       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[1]
net (fo=12)                             0.977          7.262          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_166,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.c[0]
LUT4                x027y039z0          0.251    r     7.513       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.f[0]
net (fo=29)                             2.778         10.291          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[19]_syn_3.ce
reg                 x021y050z2          0.087    r    10.378               
--------------------------------------------------------------------  ---------------
Arrival                                               10.378               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[19]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.789               

Slack               : -0.705ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[6]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.425ns (cell 2.381ns (28%), net 6.044ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.q[1]
net (fo=11)                             0.649          2.664          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.a[1]
LUT4                x033y031z2          0.424    f     3.088       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.f[1]
net (fo=2)                              0.459          3.547          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_133,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.a[1]
LUT5                x033y031z1          0.618    f     4.165       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.fx[0]
net (fo=1)                              0.508          4.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_138,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.a[0]
LUT5                x033y030z2          0.424    f     5.097       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[0]
net (fo=1)                              0.757          5.854          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.b[1]
LUT5                x030y035z2          0.431    f     6.285       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[1]
net (fo=12)                             0.977          7.262          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_166,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.c[0]
LUT4                x027y039z0          0.251    r     7.513       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.f[0]
net (fo=29)                             2.694         10.207          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[6]_syn_4.ce
reg                 x021y045z0          0.087    r    10.294               
--------------------------------------------------------------------  ---------------
Arrival                                               10.294               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.705               

Slack               : -0.675ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[13]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.395ns (cell 2.275ns (27%), net 6.120ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 25
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y026z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.q[1]
net (fo=9)                              0.760          2.775          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[16],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_355.b[1]
LUT4                x028y026z3          0.431    f     3.206       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_355.f[1]
net (fo=1)                              0.901          4.107          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_92,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[47]_syn_4.a[1]
LUT4                x028y027z3          0.424    f     4.531       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[47]_syn_4.f[1]
net (fo=1)                              0.615          5.146          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_96,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[40]_syn_4.a[0]
LUT4                x031y029z1          0.408    f     5.554       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[40]_syn_4.f[0]
net (fo=1)                              0.503          6.057          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_104,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.c[0]
LUT5                x030y035z2          0.348    f     6.405       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[0]
net (fo=12)                             0.836          7.241          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_397,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_40.b[1]
LUT4                x028y038z2          0.431    f     7.672       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_40.f[1]
net (fo=25)                             2.505         10.177          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[13]_syn_4.ce
reg                 x027y029z3          0.087    r    10.264               
--------------------------------------------------------------------  ---------------
Arrival                                               10.264               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[13]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.675               

Slack               : -0.625ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[16]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.345ns (cell 2.381ns (28%), net 5.964ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.q[1]
net (fo=11)                             0.649          2.664          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.a[1]
LUT4                x033y031z2          0.424    f     3.088       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.f[1]
net (fo=2)                              0.459          3.547          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_133,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.a[1]
LUT5                x033y031z1          0.618    f     4.165       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.fx[0]
net (fo=1)                              0.508          4.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_138,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.a[0]
LUT5                x033y030z2          0.424    f     5.097       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[0]
net (fo=1)                              0.757          5.854          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.b[1]
LUT5                x030y035z2          0.431    f     6.285       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[1]
net (fo=12)                             0.977          7.262          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_166,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.c[0]
LUT4                x027y039z0          0.251    r     7.513       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.f[0]
net (fo=29)                             2.614         10.127          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[16]_syn_3.ce
reg                 x020y051z3          0.087    r    10.214               
--------------------------------------------------------------------  ---------------
Arrival                                               10.214               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[16]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.625               

Slack               : -0.625ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[22]_syn_3.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.345ns (cell 2.381ns (28%), net 5.964ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x033y037z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[3]_syn_4.q[1]
net (fo=11)                             0.649          2.664          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.a[1]
LUT4                x033y031z2          0.424    f     3.088       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_341.f[1]
net (fo=2)                              0.459          3.547          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_133,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.a[1]
LUT5                x033y031z1          0.618    f     4.165       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_396.fx[0]
net (fo=1)                              0.508          4.673          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_138,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.a[0]
LUT5                x033y030z2          0.424    f     5.097       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_305.f[0]
net (fo=1)                              0.757          5.854          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_144,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.b[1]
LUT5                x030y035z2          0.431    f     6.285       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_309.f[1]
net (fo=12)                             0.977          7.262          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_166,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.c[0]
LUT4                x027y039z0          0.251    r     7.513       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux26_syn_38.f[0]
net (fo=29)                             2.614         10.127          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[22]_syn_3.ce
reg                 x021y051z3          0.087    r    10.214               
--------------------------------------------------------------------  ---------------
Arrival                                               10.214               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[22]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.625               

Slack               : -0.527ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[132]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.175ns (cell 2.194ns (26%), net 5.981ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=8)                              0.826          2.841          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[13],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.a[1]
LUT4                x026y028z3          0.424    f     3.265       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.f[1]
net (fo=1)                              0.468          3.733          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.a[0]
LUT5                x027y030z2          0.424    f     4.157       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.f[0]
net (fo=2)                              1.116          5.273          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_40,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.c[1]
LUT4                x029y034z1          0.251    r     5.524       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.f[1]
net (fo=3)                              0.631          6.155          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[0]_syn_10,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.b[1]
LUT5                x027y038z3          0.431    f     6.586       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=2)                              0.603          7.189          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_406,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.b[1]
LUT5                x027y039z2          0.431    f     7.620       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.f[1]
net (fo=36)                             2.337          9.957          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[132]_syn_4.ce
reg                 x020y048z3          0.087    r    10.044               
--------------------------------------------------------------------  ---------------
Arrival                                               10.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[132]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.527               

Slack               : -0.527ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[140]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.175ns (cell 2.194ns (26%), net 5.981ns (74%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=8)                              0.826          2.841          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[13],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.a[1]
LUT4                x026y028z3          0.424    f     3.265       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.f[1]
net (fo=1)                              0.468          3.733          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.a[0]
LUT5                x027y030z2          0.424    f     4.157       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.f[0]
net (fo=2)                              1.116          5.273          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_40,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.c[1]
LUT4                x029y034z1          0.251    r     5.524       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.f[1]
net (fo=3)                              0.631          6.155          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[0]_syn_10,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.b[1]
LUT5                x027y038z3          0.431    f     6.586       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=2)                              0.603          7.189          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_406,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.b[1]
LUT5                x027y039z2          0.431    f     7.620       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.f[1]
net (fo=36)                             2.337          9.957          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[140]_syn_4.ce
reg                 x021y047z2          0.087    r    10.044               
--------------------------------------------------------------------  ---------------
Arrival                                               10.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[140]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.527               

Slack               : -0.435ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[171]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.083ns (cell 2.091ns (25%), net 5.992ns (75%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=4  LUT2=1 )
Max Fanout          : 35
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x030y026z2          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[16]_syn_4.q[1]
net (fo=9)                              0.760          2.775          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[16],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_339.d[1]
LUT2                x028y026z1          0.205    r     2.980       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_339.f[1]
net (fo=1)                              0.603          3.583          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/eq1_syn_146,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_307.a[1]
LUT5                x028y027z2          0.424    f     4.007       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_307.f[1]
net (fo=1)                              0.652          4.659          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_196,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.a[0]
LUT5                x030y032z3          0.424    f     5.083       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[10]_syn_4.f[0]
net (fo=3)                              1.067          6.150          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_202,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.b[1]
LUT5                x029y037z0          0.543    f     6.693       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_420.fx[0]
net (fo=2)                              0.651          7.344          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_410,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.d[0]
LUT5                x027y039z2          0.262    r     7.606       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.f[0]
net (fo=35)                             2.259          9.865          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[190],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[171]_syn_4.ce
reg                 x014y046z2          0.087    r     9.952               
--------------------------------------------------------------------  ---------------
Arrival                                                9.952               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[171]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.435               

Slack               : -0.364ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.012ns (cell 2.194ns (27%), net 5.818ns (73%))
Clock Skew          : 0.136ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 36
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x031y027z0          0.146    r     2.015          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[13]_syn_4.q[0]
net (fo=8)                              0.826          2.841          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[13],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.a[1]
LUT4                x026y028z3          0.424    f     3.265       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_343.f[1]
net (fo=1)                              0.468          3.733          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_38,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.a[0]
LUT5                x027y030z2          0.424    f     4.157       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/r_mac_address_b2[46]_syn_369.f[0]
net (fo=2)                              1.116          5.273          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[1]_syn_40,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.c[1]
LUT4                x029y034z1          0.251    r     5.524       3  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[44]_syn_4.f[1]
net (fo=3)                              0.631          6.155          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/index_reg[0]_syn_10,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.b[1]
LUT5                x027y038z3          0.431    f     6.586       4  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_418.f[1]
net (fo=2)                              0.603          7.189          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_406,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.b[1]
LUT5                x027y039z2          0.431    f     7.620       5  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_send_module/ip_request_buffer_reg[31]_syn_4.f[1]
net (fo=36)                             2.174          9.794          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mux25_syn_2[96],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.ce
reg                 x019y048z2          0.087    r     9.881               
--------------------------------------------------------------------  ---------------
Arrival                                                9.881               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[117]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.364               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.300             4.700   u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
    ERAM             8.000             3.300             4.700   u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
    ERAM             8.000             3.300             4.700   u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
    ERAM             8.000             3.300             4.700   u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.037ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[9] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y027z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.q[1]
net (fo=8)                              0.273          1.716          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[8],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.addra[9]
EMB (reg)           x008y027            0.000    f     1.716       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.096ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.441ns (cell 0.109ns (24%), net 0.332ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y035z0          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0]_syn_4.q[1]
net (fo=3)                              0.332          1.775          net: u_udp_rx_buf/app_rx_data[0],  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(21)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2]
EMB (reg)           x008y027            0.000    f     1.775       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.775               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.096               

Slack               : 0.118ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[5] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.463ns (cell 0.109ns (23%), net 0.354ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y034z2          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4]_syn_4.q[0]
net (fo=3)                              0.354          1.797          net: u_udp_rx_buf/app_rx_data[5],  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(21)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[5]
EMB (reg)           x008y027            0.000    f     1.797       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.797               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.118               

Slack               : 0.141ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[9] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x001y050z0          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.q[0]
net (fo=6)                              0.377          1.820          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[7],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[9]
EMB (reg)           x008y045            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.141ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_addr_reg[5]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.addra[8] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_addr_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y059z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_addr_reg[5]_syn_4.q[1]
net (fo=6)                              0.377          1.820          net: u_udp_top/u6_tx_fifo/wr_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(82)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.addra[8]
EMB (reg)           x024y054            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.148ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.493ns (cell 0.109ns (22%), net 0.384ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y046z2          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0]_syn_4.q[0]
net (fo=1)                              0.384          1.827          net: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[1]
EMB (reg)           x008y045            0.000    f     1.827       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.827               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.148               

Slack               : 0.153ns
Begin Point         : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.addra[8] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.498ns (cell 0.109ns (21%), net 0.389ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x010y027z0          0.109    f     1.443          pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress_reg[8]_syn_4.q[0]
net (fo=8)                              0.389          1.832          net: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wraddress[7],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.addra[8]
EMB (reg)           x008y027            0.000    f     1.832       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.832               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.153               

Slack               : 0.175ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[12]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[12]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.204ns (45%), net 0.240ns (55%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[12]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x031y036z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/mac_cache_write_ip_address_reg[12]_syn_4.q[1]
net (fo=9)                              0.240          1.683          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/w_ip_address[12],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[12]_syn_4.mi[1]
reg                 x031y034z2          0.095    f     1.778          net: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache[3][12],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/ip_address_cache_reg[12]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               

Slack               : 0.211ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[5] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.556ns (cell 0.109ns (19%), net 0.447ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x005y033z3          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[3]_syn_4.q[1]
net (fo=3)                              0.447          1.890          net: u_udp_rx_buf/app_rx_data[3],  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(21)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[5]
EMB (reg)           x008y027            0.000    f     1.890       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.211               

Slack               : 0.212ns
Begin Point         : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[1]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.402ns (cell 0.162ns (40%), net 0.240ns (60%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 12
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x037y016z1          0.109    f     1.443          pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg[1]_syn_4.q[1]
net (fo=12)                             0.240          1.683          net: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg_syn_1[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[1]_syn_4.ce
reg                 x037y015z1          0.053    f     1.736               
--------------------------------------------------------------------  ---------------
Arrival                                                1.736               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.212               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.367ns
Fmax           :     157.060MHz

Statistics:
Max            : SWNS      0.299ns, STNS      0.000ns,         0 Viol Endpoints,      1131 Total Endpoints,      2542 Paths Analyzed
Min            : HWNS      0.046ns, HTNS      0.000ns,         0 Viol Endpoints,      1131 Total Endpoints,      2542 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.299ns
Begin Point         : app_fdma_inst/wburst_len_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0]_syn_4.e[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.087ns (cell 2.251ns (36%), net 3.836ns (64%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=4  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[7]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y013z2          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[7]_syn_4.q[0]
net (fo=7)                              1.136          3.151          net: app_fdma_inst/wburst_len[4],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: app_fdma_inst/mux20_syn_257.c[1]
LUT2                x006y010z0          0.251    r     3.402       1  pin: app_fdma_inst/mux20_syn_257.f[1]
net (fo=1)                              0.456          3.858          net: app_fdma_inst/mux20_syn_154,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_259.c[1]
LUT5                x005y011z2          0.348    f     4.206       2  pin: app_fdma_inst/mux20_syn_259.f[1]
net (fo=1)                              0.738          4.944          net: app_fdma_inst/eq4_syn_82,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(107)
                                                                      pin: app_fdma_inst/mux20_syn_259.b[0]
LUT5                x005y011z2          0.431    f     5.375       3  pin: app_fdma_inst/mux20_syn_259.f[0]
net (fo=1)                              0.738          6.113          net: app_fdma_inst/mux20_syn_163,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_302.c[1]
LUT4                x005y011z1          0.251    r     6.364       4  pin: app_fdma_inst/mux20_syn_302.f[1]
net (fo=2)                              0.309          6.673          net: app_fdma_inst/mux20_syn_165,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.a[0]
LUT5                x005y012z3          0.424    f     7.097       5  pin: app_fdma_inst/state_reg[3]_syn_4.f[0]
net (fo=1)                              0.459          7.556          net: app_fdma_inst/wr_en_reg_syn_3,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.e[0]
LUT5 (reg)          x003y011z3          0.400    f     7.956       6  net: app_fdma_inst/state_reg_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                7.956               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.299               

Slack               : 0.773ns
Begin Point         : app_fdma_inst/rburst_len_reg[5]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[1]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.613ns (cell 2.251ns (40%), net 3.362ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/rburst_len_reg[5]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x002y005z1          0.146    r     2.015          pin: app_fdma_inst/rburst_len_reg[5]_syn_4.q[0]
net (fo=4)                              0.777          2.792          net: app_fdma_inst/rburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(148)
                                                                      pin: app_fdma_inst/mux20_syn_290.d[1]
LUT4                x003y006z1          0.205    r     2.997       1  pin: app_fdma_inst/mux20_syn_290.f[1]
net (fo=3)                              0.594          3.591          net: app_fdma_inst/mux20_syn_186,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_264.a[1]
LUT5                x002y006z1          0.618    f     4.209       2  pin: app_fdma_inst/mux20_syn_264.fx[0]
net (fo=2)                              0.770          4.979          net: app_fdma_inst/mux20_syn_196,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_283.a[1]
LUT2                x003y007z1          0.408    f     5.387       3  pin: app_fdma_inst/mux20_syn_283.f[1]
net (fo=1)                              0.456          5.843          net: app_fdma_inst/mux20_syn_202,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[133]_syn_4.c[0]
LUT5                x002y008z2          0.348    f     6.191       4  pin: u_udp_rx_buf/app_rx_data_d_reg[133]_syn_4.f[0]
net (fo=3)                              0.765          6.956          net: app_fdma_inst/mux20_syn_210,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[1]_syn_4.a[0]
LUT4 (reg)          x003y010z0          0.526    f     7.482       5  net: app_fdma_inst/r_next,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(145)
--------------------------------------------------------------------  ---------------
Arrival                                                7.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[1]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.773               

Slack               : 0.961ns
Begin Point         : app_fdma_inst/mux20_syn_281.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[1]_syn_4.b[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.425ns (cell 2.275ns (41%), net 3.150ns (59%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT3=2  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/mux20_syn_281.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y005z2          0.146    r     2.015          pin: app_fdma_inst/mux20_syn_281.q[0]
net (fo=1)                              0.479          2.494          net: app_fdma_inst/fdma_rleft_cnt[9],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(150)
                                                                      pin: app_fdma_inst/mux20_syn_281.b[1]
LUT2                x001y005z2          0.431    f     2.925       1  pin: app_fdma_inst/mux20_syn_281.f[1]
net (fo=2)                              0.307          3.232          net: app_fdma_inst/mux20_syn_111,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/rburst_len_reg[8]_syn_4.a[1]
LUT5                x001y004z1          0.618    f     3.850       2  pin: app_fdma_inst/rburst_len_reg[8]_syn_4.fx[0]
net (fo=9)                              0.670          4.520          net: app_fdma_inst/rburst_len_b2_n,  NOFILE(0)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[101]_syn_4.a[0]
LUT5                x001y007z2          0.424    f     4.944       3  pin: u_udp_rx_buf/app_rx_data_d_reg[101]_syn_4.f[0]
net (fo=2)                              0.750          5.694          net: app_fdma_inst/fdma_rend,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(145)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[93]_syn_4.d[1]
LUT3                x002y011z0          0.205    r     5.899       4  pin: u_udp_rx_buf/app_rx_data_d_reg[93]_syn_4.f[1]
net (fo=3)                              0.944          6.843          net: app_fdma_inst/mux20_syn_212,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[1]_syn_4.b[1]
LUT3 (reg)          x003y010z0          0.451    f     7.294       5  net: app_fdma_inst/state_reg_syn_1[1],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                7.294               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[1]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  0.961               

Slack               : 1.015ns
Begin Point         : u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$R_addr_reg[14]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.399ns (cell 1.881ns (34%), net 3.518ns (66%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT4=4 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y043z2          0.146    r     2.015          pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.525          2.540          net: u_uidbuf_1/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(86)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.a[0]
LUT4                x002y042z1          0.408    f     2.948       1  pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.f[0]
net (fo=4)                              0.323          3.271          net: u_uidbuf_1/add2_syn_39,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.a[0]
LUT4                x002y043z3          0.424    f     3.695       2  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.f[0]
net (fo=5)                              0.594          4.289          net: u_uidbuf_1/add2_syn_51,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[1]
LUT4                x003y043z1          0.408    f     4.697       3  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[1]
net (fo=3)                              0.471          5.168          net: u_uidbuf_1/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[0]
LUT4                x003y043z1          0.408    f     5.576       4  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[0]
net (fo=9)                              1.605          7.181          net: u_uidbuf_1/mux47_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(370)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[14]_syn_4.ce
reg                 x001y045z2          0.087    r     7.268               
--------------------------------------------------------------------  ---------------
Arrival                                                7.268               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[14]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.015               

Slack               : 1.015ns
Begin Point         : u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$R_addr_reg[17]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.399ns (cell 1.881ns (34%), net 3.518ns (66%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT4=4 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y043z2          0.146    r     2.015          pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.525          2.540          net: u_uidbuf_1/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(86)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.a[0]
LUT4                x002y042z1          0.408    f     2.948       1  pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.f[0]
net (fo=4)                              0.323          3.271          net: u_uidbuf_1/add2_syn_39,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.a[0]
LUT4                x002y043z3          0.424    f     3.695       2  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.f[0]
net (fo=5)                              0.594          4.289          net: u_uidbuf_1/add2_syn_51,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[1]
LUT4                x003y043z1          0.408    f     4.697       3  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[1]
net (fo=3)                              0.471          5.168          net: u_uidbuf_1/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[0]
LUT4                x003y043z1          0.408    f     5.576       4  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[0]
net (fo=9)                              1.605          7.181          net: u_uidbuf_1/mux47_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(370)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[17]_syn_4.ce
reg                 x001y044z3          0.087    r     7.268               
--------------------------------------------------------------------  ---------------
Arrival                                                7.268               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[17]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.015               

Slack               : 1.015ns
Begin Point         : u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$R_addr_reg[19]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.399ns (cell 1.881ns (34%), net 3.518ns (66%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT4=4 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y043z2          0.146    r     2.015          pin: u_uidbuf_1/FDMA_READ$R_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.525          2.540          net: u_uidbuf_1/fdma_raddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(86)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.a[0]
LUT4                x002y042z1          0.408    f     2.948       1  pin: u2_ram/u2_wrrd/app_wr_addr_1d_reg[5]_syn_4.f[0]
net (fo=4)                              0.323          3.271          net: u_uidbuf_1/add2_syn_39,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.a[0]
LUT4                x002y043z3          0.424    f     3.695       2  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[4]_syn_4.f[0]
net (fo=5)                              0.594          4.289          net: u_uidbuf_1/add2_syn_51,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(410)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[1]
LUT4                x003y043z1          0.408    f     4.697       3  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[1]
net (fo=3)                              0.471          5.168          net: u_uidbuf_1/FDMA_READ$R_MS_b1[1]_syn_8,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.a[0]
LUT4                x003y043z1          0.408    f     5.576       4  pin: u2_ram/u2_wrrd/app_wr_addr_3d_reg[5]_syn_4.f[0]
net (fo=9)                              1.605          7.181          net: u_uidbuf_1/mux47_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(370)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[19]_syn_4.ce
reg                 x001y044z2          0.087    r     7.268               
--------------------------------------------------------------------  ---------------
Arrival                                                7.268               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$R_addr_reg[19]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.015               

Slack               : 1.068ns
Begin Point         : app_fdma_inst/wburst_len_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[3]_syn_4.a[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.346ns (cell 1.969ns (36%), net 3.377ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[7]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y013z2          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[7]_syn_4.q[0]
net (fo=7)                              1.136          3.151          net: app_fdma_inst/wburst_len[4],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: app_fdma_inst/mux20_syn_257.c[1]
LUT2                x006y010z0          0.251    r     3.402       1  pin: app_fdma_inst/mux20_syn_257.f[1]
net (fo=1)                              0.456          3.858          net: app_fdma_inst/mux20_syn_154,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_259.c[1]
LUT5                x005y011z2          0.348    f     4.206       2  pin: app_fdma_inst/mux20_syn_259.f[1]
net (fo=1)                              0.738          4.944          net: app_fdma_inst/eq4_syn_82,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(107)
                                                                      pin: app_fdma_inst/mux20_syn_259.b[0]
LUT5                x005y011z2          0.431    f     5.375       3  pin: app_fdma_inst/mux20_syn_259.f[0]
net (fo=1)                              0.738          6.113          net: app_fdma_inst/mux20_syn_163,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_302.c[1]
LUT4                x005y011z1          0.251    r     6.364       4  pin: app_fdma_inst/mux20_syn_302.f[1]
net (fo=2)                              0.309          6.673          net: app_fdma_inst/mux20_syn_165,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.a[0]
LUT5 (reg)          x005y012z3          0.542    f     7.215       5  net: app_fdma_inst/fdma_wvalid,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(45)
--------------------------------------------------------------------  ---------------
Arrival                                                7.215               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.068               

Slack               : 1.068ns
Begin Point         : app_fdma_inst/wburst_len_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.346ns (cell 1.969ns (36%), net 3.377ns (64%))
Clock Skew          : 0.036ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[7]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y013z2          0.146    r     2.015          pin: app_fdma_inst/wburst_len_reg[7]_syn_4.q[0]
net (fo=7)                              1.136          3.151          net: app_fdma_inst/wburst_len[4],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: app_fdma_inst/mux20_syn_257.c[1]
LUT2                x006y010z0          0.251    r     3.402       1  pin: app_fdma_inst/mux20_syn_257.f[1]
net (fo=1)                              0.456          3.858          net: app_fdma_inst/mux20_syn_154,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_259.c[1]
LUT5                x005y011z2          0.348    f     4.206       2  pin: app_fdma_inst/mux20_syn_259.f[1]
net (fo=1)                              0.738          4.944          net: app_fdma_inst/eq4_syn_82,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(107)
                                                                      pin: app_fdma_inst/mux20_syn_259.b[0]
LUT5                x005y011z2          0.431    f     5.375       3  pin: app_fdma_inst/mux20_syn_259.f[0]
net (fo=1)                              0.738          6.113          net: app_fdma_inst/mux20_syn_163,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_302.c[1]
LUT4                x005y011z1          0.251    r     6.364       4  pin: app_fdma_inst/mux20_syn_302.f[1]
net (fo=2)                              0.309          6.673          net: app_fdma_inst/mux20_syn_165,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x005y012z3          0.542    f     7.215       5  net: app_fdma_inst/state_reg_syn_1[3],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                7.215               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[3]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.068               

Slack               : 1.104ns
Begin Point         : u_uidbuf_1/FDMA_WRITE_ENABLE$W_addr_reg[10]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$W_bcnt_reg[15]_syn_4.ce (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.310ns (cell 1.605ns (30%), net 3.705ns (70%))
Clock Skew          : 0.036ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$W_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y023z0          0.146    r     2.015          pin: u_uidbuf_1/FDMA_WRITE_ENABLE$W_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.624          2.639          net: u_uidbuf_1/fdma_waddr[10],  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(68)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[28]_syn_4.a[0]
LUT4                x001y024z2          0.424    f     3.063       1  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[28]_syn_4.f[0]
net (fo=3)                              0.307          3.370          net: u_uidbuf_1/add7_syn_39,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(226)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[30]_syn_4.d[1]
LUT4                x002y024z2          0.262    r     3.632       2  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[30]_syn_4.f[1]
net (fo=4)                              0.738          4.370          net: u_uidbuf_1/add7_syn_47,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(226)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[27]_syn_4.a[1]
LUT3                x001y023z2          0.424    f     4.794       3  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[27]_syn_4.f[1]
net (fo=3)                              0.459          5.253          net: u_uidbuf_1/FDMA_WRITE_ENABLE$W_MS_b1[1]_syn_10,  NOFILE(0)
                                                                      pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[27]_syn_4.d[0]
LUT3                x001y023z2          0.262    r     5.515       4  pin: u2_ram/u1_init_ref/sdr_init_cnt_reg[27]_syn_4.f[0]
net (fo=9)                              1.577          7.092          net: u_uidbuf_1/mux9_syn_164,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(186)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$W_bcnt_reg[15]_syn_4.ce
ADDER (reg)         x001y029z0          0.087    r     7.179               
--------------------------------------------------------------------  ---------------
Arrival                                                7.179               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$W_bcnt_reg[15]_syn_4.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.152          8.283               
--------------------------------------------------------------------  ---------------
Required                                               8.283               
--------------------------------------------------------------------  ---------------
Slack                                                  1.104               

Slack               : 1.109ns
Begin Point         : u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/sdr_t_reg_syn_59.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.277ns (cell 1.255ns (23%), net 4.022ns (77%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 14
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x005y022z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.q[1]
net (fo=1)                              0.473          2.488          net: u2_ram/u2_wrrd/app_wr_en_sft[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.c[1]
LUT5                x005y022z2          0.348    f     2.836       1  pin: u2_ram/u2_wrrd/app_wr_en_sft_reg[7]_syn_4.f[1]
net (fo=3)                              0.307          3.143          net: u2_ram/u2_wrrd/rw_vld_n4,  NOFILE(0)
                                                                      pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.a[1]
LUT5                x005y024z1          0.618    f     3.761       2  pin: u2_ram/u2_wrrd/rw_vld_1d_reg_syn_4.fx[0]
net (fo=14)                             3.242          7.003          net: u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.mi[0]
reg                 x039y011z0          0.143    r     7.146          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.146               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk
capture edge                            6.666    r     8.347               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          8.231               
clock uncertainty                      -0.100          8.131               
clock pessimism                         0.124          8.255               
--------------------------------------------------------------------  ---------------
Required                                               8.255               
--------------------------------------------------------------------  ---------------
Slack                                                  1.109               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
    ERAM             6.666             3.300             3.366   u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.046ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wr_addr_reg[0]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y028z2          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.q[0]
net (fo=60)                             0.248          1.691          net: app_fdma_inst/sdr_init_done,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/wr_addr_reg[0]_syn_4.sr
reg                 x003y028z3          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.053ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.339          1.782          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rprst
FIFO (reg)          x008y018            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.053               

Slack               : 0.062ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.457ns (cell 0.109ns (23%), net 0.348ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.109    f     1.443          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.348          1.791          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rst
FIFO (reg)          x032y036            0.000    f     1.791               
--------------------------------------------------------------------  ---------------
Arrival                                                1.791               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.062ns
Begin Point         : u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/wr_addr_reg[11]_syn_4.sr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.444ns (cell 0.196ns (44%), net 0.248ns (56%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y028z2          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_addr_4d_reg[8]_syn_4.q[0]
net (fo=60)                             0.248          1.691          net: app_fdma_inst/sdr_init_done,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(57)
                                                                      pin: app_fdma_inst/wr_addr_reg[11]_syn_4.sr
reg                 x002y027z2          0.087    r     1.778               
--------------------------------------------------------------------  ---------------
Arrival                                                1.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wr_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.062               

Slack               : 0.091ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.109    f     1.443          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.377          1.820          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rst
FIFO (reg)          x032y036            0.000    f     1.820               
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.091               

Slack               : 0.132ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.527ns (cell 0.109ns (20%), net 0.418ns (80%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.418          1.861          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rprst
FIFO (reg)          x008y018            0.000    f     1.861               
--------------------------------------------------------------------  ---------------
Arrival                                                1.861               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.132               

Slack               : 0.151ns
Begin Point         : app_fdma_inst/app_rd_addr_reg[2]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_rd_addr_1d_reg[2]_syn_3.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/app_rd_addr_reg[2]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x002y036z3          0.109    f     1.443          pin: app_fdma_inst/app_rd_addr_reg[2]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: u2_ram/App_rd_addr[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(39)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[2]_syn_3.mi[1]
reg                 x002y035z0          0.095    f     1.754          net: u2_ram/u2_wrrd/app_rd_addr_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.151ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_rd_addr_1d_reg[17]_syn_3.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y035z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[16]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u2_ram/u2_wrrd/app_wr_addr_3d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[17]_syn_3.mi[0]
reg                 x001y036z0          0.095    f     1.754          net: u2_ram/u2_wrrd/app_wr_addr_4d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[17]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.151               

Slack               : 0.160ns
Begin Point         : u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x001y036z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u2_ram/u2_wrrd/app_rd_addr_1d[9],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.mi[1]
reg                 x001y035z2          0.095    f     1.763          net: u2_ram/u2_wrrd/app_rd_addr_2d[9],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_rd_addr_2d_reg[9]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.160               

Slack               : 0.169ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.455          1.898          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)          x008y018            0.000    f     1.898               
--------------------------------------------------------------------  ---------------
Arrival                                                1.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.088          1.729               
--------------------------------------------------------------------  ---------------
Required                                               1.729               
--------------------------------------------------------------------  ---------------
Slack                                                  0.169               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     6.511ns
Fmax           :     153.586MHz

Statistics:
Max            : SWNS      1.489ns, STNS      0.000ns,         0 Viol Endpoints,       683 Total Endpoints,      1472 Paths Analyzed
Min            : HWNS      0.021ns, HTNS      0.000ns,         0 Viol Endpoints,       683 Total Endpoints,      1472 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.489ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[5]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.231ns (cell 2.195ns (35%), net 4.036ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT4=2  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[5]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x020y069z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[5]_syn_4.q[0]
net (fo=5)                              1.360          5.753          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.c[0]
LUT3                x014y069z1          0.251    r     6.004       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.885          6.889          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.a[1]
LUT5                x011y069z2          0.424    f     7.313       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.738          8.051          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.a[1]
LUT4                x011y069z3          0.424    f     8.475       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.594          9.069          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.a[0]
LUT5                x011y068z3          0.424    f     9.493       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.f[0]
net (fo=1)                              0.459          9.952          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.a[1]
LUT4 (reg)          x012y069z0          0.526    f    10.478       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.478               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  1.489               

Slack               : 2.229ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.491ns (cell 1.550ns (28%), net 3.941ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              2.123          6.516          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.d[0]
LUT2                x003y065z2          0.262    r     6.778       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.f[0]
net (fo=5)                              0.761          7.539          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.d[0]
LUT2                x001y064z1          0.205    r     7.744       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.f[0]
net (fo=4)                              0.307          8.051          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_20.d[1]
LUT4                x001y066z1          0.205    r     8.256       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_20.f[1]
net (fo=4)                              0.750          9.006          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_13,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.a[1]
LUT5 (reg)          x003y067z0          0.732    f     9.738       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.738               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.229               

Slack               : 2.329ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.391ns (cell 1.881ns (34%), net 3.510ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              2.123          6.516          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.d[0]
LUT2                x003y065z2          0.262    r     6.778       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.f[0]
net (fo=5)                              0.337          7.115          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.b[1]
LUT3                x003y064z1          0.333    f     7.448       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.f[1]
net (fo=1)                              0.594          8.042          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_18.a[0]
LUT4                x003y065z0          0.408    f     8.450       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_18.f[0]
net (fo=2)                              0.456          8.906          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x005y066z1          0.732    f     9.638       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.638               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.329               

Slack               : 2.346ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.374ns (cell 2.170ns (40%), net 3.204ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x009y068z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.q[0]
net (fo=5)                              0.976          5.369          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.c[0]
LUT4                x015y066z1          0.251    r     5.620       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_SYPabdz8_reg[4]_syn_4.f[0]
net (fo=1)                              0.515          6.135          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[0]
LUT4                x017y067z0          0.408    f     6.543       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=2)                              0.651          7.194          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[0]
LUT4                x015y067z0          0.408    f     7.602       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[0]
net (fo=3)                              0.603          8.205          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.b[1]
LUT4                x012y066z3          0.431    f     8.636       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_gR2N1e7t/al102_SCxeNf1R_reg[2]_syn_4.f[1]
net (fo=1)                              0.459          9.095          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg_syn_5.a[1]
LUT4 (reg)          x012y066z1          0.526    f     9.621       5  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.621               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg_syn_5.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.346               

Slack               : 2.374ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.346ns (cell 1.344ns (25%), net 4.002ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=3  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              2.123          6.516          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.d[0]
LUT2                x003y065z2          0.262    r     6.778       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.f[0]
net (fo=5)                              0.761          7.539          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.d[0]
LUT2                x001y064z1          0.205    r     7.744       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.f[0]
net (fo=4)                              0.615          8.359          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_8.d[1]
LUT2                x002y067z1          0.205    r     8.564       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_8.f[1]
net (fo=2)                              0.503          9.067          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n28,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.a[1]
LUT4 (reg)          x002y067z0          0.526    f     9.593       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[18],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.593               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[13]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.374               

Slack               : 2.582ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_b5[9]_syn_9.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.067ns (cell 1.611ns (31%), net 3.456ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x009y067z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[1]
net (fo=9)                              0.996          5.389          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.b[1]
LUT2                x006y068z3          0.431    f     5.820       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=4)                              0.319          6.139          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.a[0]
LUT4                x005y068z2          0.424    f     6.563       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.f[0]
net (fo=4)                              0.750          7.313          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.d[1]
LUT5                x004y069z2          0.262    r     7.575       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.f[1]
net (fo=3)                              0.471          8.046          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT4                x003y068z2          0.262    r     8.308       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=7)                              0.920          9.228          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_b5[9]_syn_9.sr
reg                 x001y069z0          0.086    r     9.314               
--------------------------------------------------------------------  ---------------
Arrival                                                9.314               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_b5[9]_syn_9.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.582               

Slack               : 2.582ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.067ns (cell 1.611ns (31%), net 3.456ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x009y067z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[1]
net (fo=9)                              0.996          5.389          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.b[1]
LUT2                x006y068z3          0.431    f     5.820       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=4)                              0.319          6.139          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.a[0]
LUT4                x005y068z2          0.424    f     6.563       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.f[0]
net (fo=4)                              0.750          7.313          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.d[1]
LUT5                x004y069z2          0.262    r     7.575       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.f[1]
net (fo=3)                              0.471          8.046          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT4                x003y068z2          0.262    r     8.308       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=7)                              0.920          9.228          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.sr
reg                 x001y069z1          0.086    r     9.314               
--------------------------------------------------------------------  ---------------
Arrival                                                9.314               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.582               

Slack               : 2.614ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.106ns (cell 1.155ns (22%), net 3.951ns (78%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              2.123          6.516          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.d[0]
LUT2                x003y065z2          0.262    r     6.778       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.f[0]
net (fo=5)                              0.761          7.539          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.d[0]
LUT2                x001y064z1          0.205    r     7.744       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.f[0]
net (fo=4)                              1.067          8.811          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.a[1]
LUT4 (reg)          x003y066z3          0.542    f     9.353       3  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.353               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.614               

Slack               : 2.729ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.991ns (cell 1.344ns (26%), net 3.647ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT2=2 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x012y066z2          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[0]_syn_3.q[0]
net (fo=9)                              2.123          6.516          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.d[0]
LUT2                x003y065z2          0.262    r     6.778       1  pin: u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/mac_tx_data_valid_reg_reg[15]_syn_4.f[0]
net (fo=5)                              0.761          7.539          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_3,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.d[0]
LUT2                x001y064z1          0.205    r     7.744       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[12]_syn_6.f[0]
net (fo=4)                              0.307          8.051          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_11,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_20.d[1]
LUT4                x001y066z1          0.205    r     8.256       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_20.f[1]
net (fo=4)                              0.456          8.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_13,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.a[0]
LUT4 (reg)          x003y067z1          0.526    f     9.238       4  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[29],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.238               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[3]_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.702               
clock uncertainty                      -0.100         11.602               
clock pessimism                         0.365         11.967               
--------------------------------------------------------------------  ---------------
Required                                              11.967               
--------------------------------------------------------------------  ---------------
Slack                                                  2.729               

Slack               : 2.745ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_ram/u1_init_ref/Rst_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 4.904ns (cell 1.611ns (32%), net 3.293ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            2.185          2.185          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          2.185          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          2.185          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            2.062          4.247          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.clk
launch edge                             0.000    r     4.247               
--------------------------------------------------------------------  ---------------
clk2q               x009y067z0          0.146    r     4.393          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg_syn_5.q[1]
net (fo=9)                              0.996          5.389          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.b[1]
LUT2                x006y068z3          0.431    f     5.820       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_23.f[1]
net (fo=4)                              0.319          6.139          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.a[0]
LUT4                x005y068z2          0.424    f     6.563       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_tYH4wuIM_reg[3]_syn_4.f[0]
net (fo=4)                              0.750          7.313          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.d[1]
LUT5                x004y069z2          0.262    r     7.575       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_19.f[1]
net (fo=3)                              0.471          8.046          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.d[1]
LUT4                x003y068z2          0.262    r     8.308       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_41.f[1]
net (fo=7)                              0.757          9.065          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u2_ram/u1_init_ref/Rst_syn_4.sr
reg                 x002y069z0          0.086    r     9.151               
--------------------------------------------------------------------  ---------------
Arrival                                                9.151               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.965          1.965          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.965          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.965          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.853          3.818          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u2_ram/u1_init_ref/Rst_syn_4.clk
capture edge                            8.000    r    11.818               
--------------------------------------------------------------------  ---------------
setup                                  -0.187         11.631               
clock uncertainty                      -0.100         11.531               
clock pessimism                         0.365         11.896               
--------------------------------------------------------------------  ---------------
Required                                              11.896               
--------------------------------------------------------------------  ---------------
Slack                                                  2.745               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.021ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.addra[8] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.366ns (cell 0.109ns (29%), net 0.257ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x029y020z2          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[4]_syn_4.q[0]
net (fo=7)                              0.257          3.695          net: u_udp_top/u7_rx_fifo/wr_addr[5],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.addra[8]
EMB (reg)           x032y018            0.000    f     3.695       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.695               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.021               

Slack               : 0.096ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.csa[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.441ns (cell 0.109ns (24%), net 0.332ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x029y022z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[1]
net (fo=7)                              0.332          3.770          net: u_udp_top/u7_rx_fifo/wr_addr[10],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.csa[0]
EMB (reg)           x032y018            0.000    f     3.770               
--------------------------------------------------------------------  ---------------
Arrival                                                3.770               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.096               

Slack               : 0.126ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addra[12] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.471ns (cell 0.109ns (23%), net 0.362ns (77%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x029y022z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=7)                              0.362          3.800          net: u_udp_top/u7_rx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.addra[12]
EMB (reg)           x032y018            0.000    f     3.800       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.800               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.126               

Slack               : 0.162ns
Begin Point         : u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.addra[12] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.507ns (cell 0.109ns (21%), net 0.398ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x029y022z1          0.109    f     3.438          pin: u_udp_top/u7_rx_fifo/wr_addr_reg[10]_syn_4.q[0]
net (fo=7)                              0.398          3.836          net: u_udp_top/u7_rx_fifo/wr_addr[9],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(76)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.addra[12]
EMB (reg)           x032y018            0.000    f     3.836       1       
--------------------------------------------------------------------  ---------------
Arrival                                                3.836               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.200          3.859               
clock uncertainty                       0.100          3.959               
clock pessimism                        -0.285          3.674               
--------------------------------------------------------------------  ---------------
Required                                               3.674               
--------------------------------------------------------------------  ---------------
Slack                                                  0.162               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg_syn_5.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x014y069z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg_syn_5.q[1]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.mi[1]
reg                 x013y069z0          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.q[1]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.mi[1]
reg                 x012y069z2          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x010y068z1          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[16]_syn_4.q[0]
net (fo=2)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[16],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.mi[0]
reg                 x011y068z3          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[17],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[8]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[29]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_3.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[29]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x010y069z2          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[29]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[19],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_3.mi[1]
reg                 x011y069z1          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r[11],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[11]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[7]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[1]_syn_3.mi[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[7]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x012y061z3          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[7]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_ux3UtVE6[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[1]_syn_3.mi[1]
reg                 x013y061z2          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_RXwO_NRE[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_RXwO_NRE_reg[1]_syn_3.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.573          1.573          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.573          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.573          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.756          3.329          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.clk
launch edge                             0.000    r     3.329               
--------------------------------------------------------------------  ---------------
clk2q               x018y068z0          0.109    f     3.438          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.q[0]
net (fo=1)                              0.216          3.654          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.mi[0]
reg                 x019y068z1          0.095    f     3.749          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.749               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            1.729          1.729          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          1.729          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          1.729          pin: u_udp_top/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=252)                            1.930          3.659          net: u_udp_top/u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[3]$al102_0W8IXuYR/al102_SCxeNf1R_reg[1]_syn_4.clk
capture edge                            0.000    r     3.659               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.720               
clock uncertainty                       0.100          3.820               
clock pessimism                        -0.285          3.535               
--------------------------------------------------------------------  ---------------
Required                                               3.535               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.143ns
Fmax           :     162.787MHz

Statistics:
Max            : SWNS      1.857ns, STNS      0.000ns,         0 Viol Endpoints,       495 Total Endpoints,      1164 Paths Analyzed
Min            : HWNS      0.103ns, HTNS      0.000ns,         0 Viol Endpoints,       495 Total Endpoints,      1164 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.857ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.863ns (cell 1.548ns (26%), net 4.315ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              1.437          7.645          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.ce
reg                 x021y058z3          0.087    r     7.732               
--------------------------------------------------------------------  ---------------
Arrival                                                7.732               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.857               

Slack               : 2.020ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.700ns (cell 1.548ns (27%), net 4.152ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              1.274          7.482          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.ce
reg                 x020y058z2          0.087    r     7.569               
--------------------------------------------------------------------  ---------------
Arrival                                                7.569               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.020               

Slack               : 2.146ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.574ns (cell 1.548ns (27%), net 4.026ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              1.148          7.356          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.ce
reg                 x021y058z1          0.087    r     7.443               
--------------------------------------------------------------------  ---------------
Arrival                                                7.443               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.146               

Slack               : 2.346ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.374ns (cell 1.548ns (28%), net 3.826ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              0.948          7.156          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.ce
reg                 x021y059z2          0.087    r     7.243               
--------------------------------------------------------------------  ---------------
Arrival                                                7.243               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.346               

Slack               : 2.472ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.248ns (cell 1.548ns (29%), net 3.700ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              0.822          7.030          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.ce
reg                 x020y059z1          0.087    r     7.117               
--------------------------------------------------------------------  ---------------
Arrival                                                7.117               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.472               

Slack               : 2.494ns
Begin Point         : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.226ns (cell 4.142ns (79%), net 1.084ns (21%))
Clock Skew          : 0.064ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     5.114          pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.dob[8]
net (fo=1)                              0.628          5.742          net: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_20,  ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_n2_syn_6.b[0]
LUT4                x023y056z2          0.431    f     6.173       1  pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_n2_syn_6.f[0]
net (fo=1)                              0.456          6.629          net: u_udp_top/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.c[0]
LUT4 (reg)          x022y058z2          0.466    f     7.095       2  net: u_udp_top/u6_tx_fifo/rd_eof_pipe,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                7.095               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_eof_pipe_reg_syn_5.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.494               

Slack               : 2.568ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.152ns (cell 1.343ns (26%), net 3.809ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             1.700          6.934          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.ce
reg                 x025y054z1          0.087    r     7.021               
--------------------------------------------------------------------  ---------------
Arrival                                                7.021               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_data_pipe_u_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.568               

Slack               : 2.595ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.ceb (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.991ns (cell 1.256ns (25%), net 3.735ns (75%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             1.626          6.860          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.ceb
EMB (reg)           x024y045            0.000    f     6.860               
--------------------------------------------------------------------  ---------------
Arrival                                                6.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_u/inst_syn_11.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  2.595               

Slack               : 2.611ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_10.d[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.109ns (cell 2.368ns (46%), net 2.741ns (54%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  LUT3=3 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x038y063z0          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.q[0]
net (fo=4)                              0.602          2.617          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_14.b[1]
LUT4                x036y063z1          0.333    f     2.950       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_14.f[1]
net (fo=2)                              0.456          3.406          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_16.d[1]
LUT3                x037y064z3          0.262    r     3.668       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_16.f[1]
net (fo=6)                              0.309          3.977          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_18.a[1]
LUT4                x037y063z2          0.424    f     4.401       3  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_18.f[1]
net (fo=2)                              0.309          4.710          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_56,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.a[1]
LUT3                x038y063z0          0.408    f     5.118       4  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.f[1]
net (fo=5)                              0.606          5.724          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_6,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_18.a[0]
LUT4                x037y063z2          0.424    f     6.148       5  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_18.f[0]
net (fo=1)                              0.459          6.607          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_4,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_10.d[1]
LUT3 (reg)          x036y062z3          0.371    r     6.978       6  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_10.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.611               

Slack               : 2.625ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.095ns (cell 1.548ns (30%), net 3.547ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT4=2  LUT3=2 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y061z1          0.146    r     2.015          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_11.q[0]
net (fo=1)                              0.697          2.712          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.d[1]
LUT3                x022y063z2          0.262    r     2.974       1  pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[9]_syn_4.f[1]
net (fo=5)                              0.456          3.430          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[1]
LUT4                x021y062z3          0.424    f     3.854       2  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[1]
net (fo=3)                              0.956          4.810          net: u_udp_top/u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.a[0]
LUT4                x021y062z3          0.424    f     5.234       3  pin: u_udp_top/u6_tx_fifo/rd_state_reg[6]_syn_4.f[0]
net (fo=29)                             0.769          6.003          net: u_udp_top/u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.d[0]
LUT3                x023y063z0          0.205    r     6.208       4  pin: u_udp_top/u7_rx_fifo/wr_gf_pipe_reg[1]_syn_4.f[0]
net (fo=6)                              0.669          6.877          net: u_udp_top/u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.ce
reg                 x021y059z0          0.087    r     6.964               
--------------------------------------------------------------------  ---------------
Arrival                                                6.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[7]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  2.625               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.103ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.addrb[8] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y059z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.q[1]
net (fo=7)                              0.339          1.782          net: u_udp_top/u6_tx_fifo/rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.addrb[8]
EMB (reg)           x024y054            0.000    f     1.782       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_11.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.103               

Slack               : 0.141ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[6] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.486ns (cell 0.109ns (22%), net 0.377ns (78%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y058z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.q[1]
net (fo=7)                              0.377          1.820          net: u_udp_top/u6_tx_fifo/rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(98)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.addrb[6]
EMB (reg)           x024y054            0.000    f     1.820       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.820               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/ramgen_l/inst_syn_1.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.223ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y061z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_start_addr_reg[6]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_start_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(149)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.mi[0]
reg                 x017y061z2          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y063z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_ZWVj2xcx_reg_syn_5.q[0]
net (fo=2)                              0.216          1.659          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.mi[1]
reg                 x033y064z2          0.095    f     1.754          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aPiHorGm_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc_reg_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y062z1          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_apQjG5dG_reg_syn_5.q[0]
net (fo=3)                              0.225          1.668          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_zX_N7ZTz,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc_reg_syn_4.mi[1]
reg                 x034y064z1          0.095    f     1.763          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9ncBqHoc_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.246ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9c8ZvGvq_reg_syn_24.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9c8ZvGvq_reg_syn_24.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y060z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_9c8ZvGvq_reg_syn_24.q[0]
net (fo=7)                              0.232          1.675          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_7o2zmku2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.mi[0]
reg                 x036y062z2          0.095    f     1.770          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_2eMX9bDE[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_4zHKU_x4_reg_syn_8.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.246               

Slack               : 0.264ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.470ns (cell 0.204ns (43%), net 0.266ns (57%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y063z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[0]
net (fo=1)                              0.266          1.709          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_3.mi[0]
reg                 x017y063z0          0.095    f     1.804          net: u_udp_top/u6_tx_fifo/frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(94)
--------------------------------------------------------------------  ---------------
Arrival                                                1.804               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.264               

Slack               : 0.283ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_88Jkhmpi_reg_syn_12.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_pSTEHie2_reg_syn_5.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.161ns (36%), net 0.275ns (64%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 77
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_88Jkhmpi_reg_syn_12.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y061z0          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_88Jkhmpi_reg_syn_12.q[0]
net (fo=77)                             0.275          1.718          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_i_bUap_H_dup_336,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_pSTEHie2_reg_syn_5.sr
reg                 x034y061z2          0.052    f     1.770               
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_pSTEHie2_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.088          1.487               
--------------------------------------------------------------------  ---------------
Required                                               1.487               
--------------------------------------------------------------------  ---------------
Slack                                                  0.283               

Slack               : 0.285ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.c[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z3          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[2]_syn_4.q[0]
net (fo=1)                              0.111          1.554          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0][4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.c[1]
LUT2 (reg)          x028y060z1          0.241    f     1.795       1  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1][4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.285ns
Begin Point         : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[5]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[5]_syn_4.c[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y060z2          0.109    f     1.443          pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0]_reg[5]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[0][5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[5]_syn_4.c[1]
LUT2 (reg)          x028y060z0          0.241    f     1.795       1  net: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1][5],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[1]_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.630ns
Fmax           :     115.875MHz

Statistics:
Max            : SWNS      7.370ns, STNS      0.000ns,         0 Viol Endpoints,       209 Total Endpoints,      1556 Paths Analyzed
Min            : HWNS      0.223ns, HTNS      0.000ns,         0 Viol Endpoints,       209 Total Endpoints,      1556 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.370ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.278ns (cell 4.755ns (57%), net 3.523ns (43%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              2.243          9.925          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.a[0]
LUT5                x035y038z3          0.424    f    10.349       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.f[0]
net (fo=3)                              1.280         11.629          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.d[1]
LUT3 (reg)          x037y031z3          0.371    r    12.000       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               12.000               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  7.370               

Slack               : 7.651ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.997ns (cell 4.933ns (61%), net 3.064ns (39%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              2.259          9.941          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.a[1]
LUT5                x035y038z3          0.424    f    10.365       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.f[1]
net (fo=3)                              0.805         11.170          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[0]
LUT5 (reg)          x037y033z2          0.549    f    11.719       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  7.651               

Slack               : 7.651ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.997ns (cell 4.933ns (61%), net 3.064ns (39%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[1]
net (fo=4)                              2.259          9.941          net: data_888[4],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.a[1]
LUT5                x035y038z3          0.424    f    10.365       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_7.f[1]
net (fo=3)                              0.805         11.170          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.b[1]
LUT4 (reg)          x037y033z2          0.549    f    11.719       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.719               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  7.651               

Slack               : 8.146ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.502ns (cell 5.040ns (67%), net 2.462ns (33%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[3]
net (fo=3)                              1.923          9.605          net: data_888[12],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.c[1]
LUT5                x035y028z2          0.348    f     9.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[1]
net (fo=5)                              0.539         10.492          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.a[1]
LUT5 (reg)          x036y031z1          0.732    f    11.224       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.146               

Slack               : 8.146ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.502ns (cell 5.040ns (67%), net 2.462ns (33%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[3]
net (fo=3)                              1.923          9.605          net: data_888[12],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.c[1]
LUT5                x035y028z2          0.348    f     9.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[1]
net (fo=5)                              0.539         10.492          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.a[1]
LUT5 (reg)          x037y031z1          0.732    f    11.224       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.146               

Slack               : 8.202ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.446ns (cell 4.834ns (64%), net 2.612ns (36%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[3]
net (fo=3)                              1.923          9.605          net: data_888[12],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.c[1]
LUT5                x035y028z2          0.348    f     9.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.f[1]
net (fo=5)                              0.689         10.642          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.a[0]
LUT4 (reg)          x036y031z0          0.526    f    11.168       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.168               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.202               

Slack               : 8.265ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.455ns (cell 4.274ns (57%), net 3.181ns (43%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              3.181         10.863          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.d[0]
LUT3 (reg)          x037y037z1          0.314    r    11.177       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               11.177               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.265               

Slack               : 8.621ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.027ns (cell 4.509ns (64%), net 2.518ns (36%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[3]
net (fo=3)                              2.518         10.200          net: data_888[12],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.b[1]
LUT3 (reg)          x036y029z2          0.549    f    10.749       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.749               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[0]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.621               

Slack               : 8.730ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.990ns (cell 4.103ns (58%), net 2.887ns (42%))
Clock Skew          : 0.064ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.dob[3]
net (fo=4)                              2.887         10.569          net: data_888[6],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.mi[0]
reg                 x037y037z0          0.143    r    10.712          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.712               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.312         19.442               
--------------------------------------------------------------------  ---------------
Required                                              19.442               
--------------------------------------------------------------------  ---------------
Slack                                                  8.730               

Slack               : 8.757ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.891ns (cell 4.965ns (72%), net 1.926ns (28%))
Clock Skew          : 0.136ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x032y036            3.960    f     7.682          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[0]
net (fo=4)                              1.332          9.014          net: data_888[17],  ../../../../source_code/rtl/UDP_Example_Top.v(429)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]_syn_4.c[0]
LUT4                x037y031z2          0.348    f     9.362       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[7]_syn_4.f[0]
net (fo=4)                              0.594          9.956          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_25,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_4.b[1]
LUT5 (reg)          x037y033z1          0.657    f    10.613       2  net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.613               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg_syn_4.clk
capture edge                           16.000    r    19.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.230               
clock uncertainty                      -0.100         19.130               
clock pessimism                         0.240         19.370               
--------------------------------------------------------------------  ---------------
Required                                              19.370               
--------------------------------------------------------------------  ---------------
Slack                                                  8.757               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.223ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y055z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.mi[0]
reg                 x037y053z1          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_19.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_19.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z1          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_19.q[0]
net (fo=2)                              0.216          3.265          net: u_uitpg_1/I_tpg_vs,  ../../../../source_code/rtl/uitpg/uitpg.v(5)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.mi[0]
reg                 x038y040z2          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y055z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.q[0]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.mi[0]
reg                 x037y057z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : uivtc_inst/O_vtc_de_reg_syn_8.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_de_reg_syn_8.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y057z3          0.109    f     3.049          pin: uivtc_inst/O_vtc_de_reg_syn_8.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/VDE_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(21)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.mi[1]
reg                 x037y055z2          0.095    f     3.369          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.369               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.350ns
Begin Point         : uivtc_inst/O_vtc_hs_reg_syn_11.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg_syn_11.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y055z1          0.109    f     3.049          pin: uivtc_inst/O_vtc_hs_reg_syn_11.q[0]
net (fo=1)                              0.322          3.371          net: u_uitpg_1/I_tpg_hs,  ../../../../source_code/rtl/uitpg/uitpg.v(6)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.mi[0]
reg                 x037y055z2          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.351ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.541ns (cell 0.325ns (60%), net 0.216ns (40%))
Clock Skew          : 0.029ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y029z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.d[1]
LUT4 (reg)          x038y030z0          0.216    f     3.481       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.351               

Slack               : 0.355ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y031z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6]_syn_4.q[0]
net (fo=5)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.mi[0]
reg                 x036y027z0          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.355               

Slack               : 0.359ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y037z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]_syn_4.q[0]
net (fo=4)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.mi[1]
reg                 x037y037z1          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.363ns
Begin Point         : uivtc_inst/hcnt_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uivtc_inst/hcnt_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.428ns (79%), net 0.111ns (21%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/hcnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y059z0          0.109    f     3.049          pin: uivtc_inst/hcnt_reg[0]_syn_4.q[0]
net (fo=5)                              0.111          3.160          net: uivtc_inst/hcnt[1],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
                                                                      pin: uivtc_inst/hcnt_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y059z1          0.319    r     3.479       1  net: uivtc_inst/hcnt[2],  ../../../../source_code/rtl/uivtc/uivtc.v(55)
--------------------------------------------------------------------  ---------------
Arrival                                                3.479               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/hcnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.363               

Slack               : 0.368ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.574ns (cell 0.204ns (35%), net 0.370ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x035y028z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4]_syn_4.q[1]
net (fo=5)                              0.370          3.419          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.mi[0]
reg                 x037y022z3          0.095    f     3.514          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.368               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.336ns
Fmax           :     136.314MHz

Statistics:
Max            : SWNS     12.664ns, STNS      0.000ns,         0 Viol Endpoints,       189 Total Endpoints,       647 Paths Analyzed
Min            : HWNS      0.238ns, HTNS      0.000ns,         0 Viol Endpoints,       189 Total Endpoints,       647 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.664ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[24]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.056ns (cell 2.653ns (37%), net 4.403ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=4  LUT5=1  LUT2=1 )
Max Fanout          : 79
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.q[1]
net (fo=79)                             2.080          5.948          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_239,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_41.a[1]
LUT5                x037y068z2          0.424    f     6.372       1  pin: u_uicfg5640/wr_data_b1[24]_syn_41.f[1]
net (fo=1)                              0.307          6.679          net: u_uicfg5640/wr_data_b1[24]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[25]_syn_54.b[0]
LUT4                x036y068z2          0.431    f     7.110       2  pin: u_uicfg5640/wr_data_b1[25]_syn_54.f[0]
net (fo=1)                              0.456          7.566          net: u_uicfg5640/wr_data_b1[24]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_51.a[0]
LUT4                x034y067z3          0.424    f     7.990       3  pin: u_uicfg5640/wr_data_b1[24]_syn_51.f[0]
net (fo=1)                              0.158          8.148          net: u_uicfg5640/wr_data_b1[24]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_51.a[1]
LUT4                x034y067z3          0.424    f     8.572       4  pin: u_uicfg5640/wr_data_b1[24]_syn_51.f[1]
net (fo=1)                              0.456          9.028          net: u_uicfg5640/wr_data_b1[24]_syn_15,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.d[1]
LUT2                x033y068z2          0.262    r     9.290       5  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[1]
net (fo=1)                              0.946         10.236          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[24]_syn_4.a[0]
LUT4 (reg)          x021y068z3          0.542    f    10.778       6  net: u_uicfg5640/wr_data[24],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[24]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.664               

Slack               : 12.697ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[30]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.023ns (cell 2.368ns (33%), net 4.655ns (67%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT4=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=58)                             1.291          5.159          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_50.c[0]
LUT2                x036y069z3          0.348    f     5.507       1  pin: u_uicfg5640/wr_data_b1[27]_syn_50.f[0]
net (fo=7)                              0.919          6.426          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.d[0]
LUT2                x033y068z2          0.262    r     6.688       2  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[0]
net (fo=7)                              1.145          7.833          net: u_uicfg5640/wr_data_b1[19]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_34.a[1]
LUT5                x026y066z0          0.618    f     8.451       3  pin: u_uicfg5640/wr_data_b1[30]_syn_34.fx[0]
net (fo=1)                              0.991          9.442          net: u_uicfg5640/wr_data_b1[30]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_32.d[1]
LUT4                x021y066z2          0.262    r     9.704       4  pin: u_uicfg5640/wr_data_b1[30]_syn_32.f[1]
net (fo=2)                              0.309         10.013          net: u_uicfg5640/wr_data_b1[30]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.a[1]
LUT5 (reg)          x021y067z0          0.732    f    10.745       5  net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.745               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[30]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 12.697               

Slack               : 13.317ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_58.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.431ns (cell 2.473ns (38%), net 3.958ns (62%))
Clock Skew          : 0.036ns
Logic Level         : 6 ( LUT5=3  LUT4=2  LUT1=1 )
Max Fanout          : 21
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x027y067z1          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[1]_syn_13.q[1]
net (fo=21)                             0.809          4.677          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_dup_99,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_52.c[1]
LUT1                x026y069z1          0.251    r     4.928       1  pin: u_uicfg5640/wr_data_b1[8]_syn_52.f[1]
net (fo=17)                             0.485          5.413          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_syn_88,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_35.d[1]
LUT5                x026y069z2          0.262    r     5.675       2  pin: u_uicfg5640/wr_data_b1[10]_syn_35.f[1]
net (fo=4)                              0.468          6.143          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10150,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_31.d[1]
LUT5                x027y068z2          0.262    r     6.405       3  pin: u_uicfg5640/wr_data_b1[10]_syn_31.f[1]
net (fo=10)                             0.625          7.030          net: u_uicfg5640/wr_data_b1[10]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_30.a[1]
LUT5                x030y069z0          0.618    f     7.648       4  pin: u_uicfg5640/wr_data_b1[16]_syn_30.fx[0]
net (fo=1)                              0.725          8.373          net: u_uicfg5640/wr_data_b1[16]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_35.a[1]
LUT4                x033y068z1          0.408    f     8.781       5  pin: u_uicfg5640/wr_data_b1[16]_syn_35.f[1]
net (fo=1)                              0.846          9.627          net: u_uicfg5640/wr_data_b1[16]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_58.a[0]
LUT4 (reg)          x027y069z1          0.526    f    10.153       6  net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.153               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_58.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.340         23.470               
--------------------------------------------------------------------  ---------------
Required                                              23.470               
--------------------------------------------------------------------  ---------------
Slack                                                 13.317               

Slack               : 13.360ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[14]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.360ns (cell 1.729ns (27%), net 4.631ns (73%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=58)                             1.291          5.159          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_50.c[0]
LUT2                x036y069z3          0.348    f     5.507       1  pin: u_uicfg5640/wr_data_b1[27]_syn_50.f[0]
net (fo=7)                              0.919          6.426          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.d[0]
LUT2                x033y068z2          0.262    r     6.688       2  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[0]
net (fo=7)                              1.597          8.285          net: u_uicfg5640/wr_data_b1[19]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[13]_syn_8.b[0]
LUT5                x025y066z3          0.431    f     8.716       3  pin: u_uicfg5640/wr_data_b1[13]_syn_8.f[0]
net (fo=2)                              0.824          9.540          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[14]_syn_4.a[1]
LUT4 (reg)          x022y068z3          0.542    f    10.082       4  net: u_uicfg5640/wr_data[14],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               10.082               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[14]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.360               

Slack               : 13.572ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[26]_syn_4.b[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.148ns (cell 2.193ns (35%), net 3.955ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 79
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.q[1]
net (fo=79)                             2.017          5.885          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_239,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_46.a[1]
LUT5                x037y066z1          0.618    f     6.503       1  pin: u_uicfg5640/wr_data_b1[26]_syn_46.fx[0]
net (fo=1)                              0.505          7.008          net: u_uicfg5640/ui5640reg_inst/sel0_syn_398[2],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_51.a[0]
LUT4                x036y065z2          0.424    f     7.432       2  pin: u_uicfg5640/wr_data_b1[29]_syn_51.f[0]
net (fo=1)                              0.456          7.888          net: u_uicfg5640/wr_data_b1[26]_syn_25,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[26]_syn_55.c[1]
LUT4                x034y065z2          0.348    f     8.236       3  pin: u_uicfg5640/wr_data_b1[26]_syn_55.f[1]
net (fo=2)                              0.977          9.213          net: u_uicfg5640/wr_data_b1[26]_syn_27,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.b[1]
LUT5 (reg)          x023y064z0          0.657    f     9.870       4  net: u_uicfg5640/wr_data[26],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[26]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.572               

Slack               : 13.591ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[12]_syn_4.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.129ns (cell 1.729ns (28%), net 4.400ns (72%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=58)                             1.291          5.159          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_50.c[0]
LUT2                x036y069z3          0.348    f     5.507       1  pin: u_uicfg5640/wr_data_b1[27]_syn_50.f[0]
net (fo=7)                              0.919          6.426          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.d[0]
LUT2                x033y068z2          0.262    r     6.688       2  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[0]
net (fo=7)                              1.597          8.285          net: u_uicfg5640/wr_data_b1[19]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[13]_syn_8.b[0]
LUT5                x025y066z3          0.431    f     8.716       3  pin: u_uicfg5640/wr_data_b1[13]_syn_8.f[0]
net (fo=2)                              0.593          9.309          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.a[0]
LUT4 (reg)          x025y066z2          0.542    f     9.851       4  net: u_uicfg5640/wr_data[13],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.851               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[12]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.591               

Slack               : 13.593ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[19]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.127ns (cell 2.130ns (34%), net 3.997ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 58
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z2          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[2]_syn_14.q[1]
net (fo=58)                             1.291          5.159          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[2]_dup_12,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_50.c[0]
LUT2                x036y069z3          0.348    f     5.507       1  pin: u_uicfg5640/wr_data_b1[27]_syn_50.f[0]
net (fo=7)                              0.919          6.426          net: u_uicfg5640/wr_data_b1[8]_syn_13,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[24]_syn_48.d[0]
LUT2                x033y068z2          0.262    r     6.688       2  pin: u_uicfg5640/wr_data_b1[24]_syn_48.f[0]
net (fo=7)                              0.471          7.159          net: u_uicfg5640/wr_data_b1[19]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_60.a[1]
LUT2                x035y069z0          0.408    f     7.567       3  pin: u_uicfg5640/wr_data_b1[19]_syn_60.f[1]
net (fo=1)                              0.594          8.161          net: u_uicfg5640/wr_data_b1[19]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_72.a[0]
LUT5                x034y069z2          0.424    f     8.585       4  pin: u_uicfg5640/wr_data_b1[17]_syn_72.f[0]
net (fo=1)                              0.722          9.307          net: u_uicfg5640/ui5640reg_inst/sel0_syn_68[11],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_reg[19]_syn_4.a[1]
LUT4 (reg)          x030y068z2          0.542    f     9.849       5  net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.849               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[19]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.593               

Slack               : 13.802ns
Begin Point         : u_uicfg5640/TS_S_reg[0]_syn_7.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.918ns (cell 1.577ns (26%), net 4.341ns (74%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/TS_S_reg[0]_syn_7.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x019y068z3          0.146    r     3.868          pin: u_uicfg5640/TS_S_reg[0]_syn_7.q[1]
net (fo=3)                              0.749          4.617          net: u_uicfg5640/TS_S_reg_syn_1[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(60)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.a[0]
LUT4                x020y070z2          0.424    f     5.041       1  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[0]_syn_4.f[0]
net (fo=30)                             1.319          6.360          net: u_uicfg5640/wr_data_b1[17]_syn_2,  NOFILE(0)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[2]_syn_4.d[1]
LUT3                x025y069z1          0.205    r     6.565       2  pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[2]_syn_4.f[1]
net (fo=26)                             1.817          8.382          net: u_uicfg5640/mux8_syn_189,  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(69)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.b[0]
LUT5                x035y066z3          0.431    f     8.813       3  pin: u_uicfg5640/wr_data_reg[28]_syn_4.f[0]
net (fo=1)                              0.456          9.269          net: u_uicfg5640/wr_data_b1[28]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.d[1]
LUT3 (reg)          x035y066z3          0.371    r     9.640       4  net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.802               

Slack               : 13.914ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27]_syn_4.a[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.806ns (cell 2.157ns (37%), net 3.649ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( LUT5=3  LUT4=1 )
Max Fanout          : 79
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x031y067z3          0.146    r     3.868          pin: u_uicfg5640/REG_INDEX_reg[0]_syn_12.q[1]
net (fo=79)                             2.577          6.445          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0]_dup_239,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_44.a[0]
LUT5                x037y070z2          0.424    f     6.869       1  pin: u_uicfg5640/wr_data_b1[19]_syn_44.f[0]
net (fo=1)                              0.456          7.325          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_52.b[1]
LUT4                x035y069z2          0.431    f     7.756       2  pin: u_uicfg5640/wr_data_b1[27]_syn_52.f[1]
net (fo=1)                              0.309          8.065          net: u_uicfg5640/wr_data_b1[27]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_46.a[1]
LUT5                x036y069z2          0.424    f     8.489       3  pin: u_uicfg5640/wr_data_b1[27]_syn_46.f[1]
net (fo=2)                              0.307          8.796          net: u_uicfg5640/wr_data_b1[27]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.a[1]
LUT5 (reg)          x034y069z1          0.732    f     9.528       4  net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.528               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[27]_syn_4.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.914               

Slack               : 13.926ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_65.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[29]_syn_49.a[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 5.794ns (cell 2.073ns (35%), net 3.721ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT5=3  LUT4=2 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)                             2.062          3.722          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_65.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y067z2          0.146    r     3.868          pin: u_uicfg5640/wr_data_b1[8]_syn_65.q[0]
net (fo=20)                             0.525          4.393          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3]_dup_32,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_66.c[1]
LUT5                x027y066z3          0.348    f     4.741       1  pin: u_uicfg5640/wr_data_b1[17]_syn_66.f[1]
net (fo=8)                              1.258          5.999          net: u_uicfg5640/wr_data_b1[17]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_74.d[1]
LUT4                x028y067z1          0.205    r     6.204       2  pin: u_uicfg5640/wr_data_b1[17]_syn_74.f[1]
net (fo=4)                              0.830          7.034          net: u_uicfg5640/wr_data_b1[17]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_70.a[0]
LUT5                x033y066z2          0.424    f     7.458       3  pin: u_uicfg5640/wr_data_b1[17]_syn_70.f[0]
net (fo=1)                              0.593          8.051          net: u_uicfg5640/wr_data_b1[17]_syn_24,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_70.a[1]
LUT5                x033y066z2          0.424    f     8.475       4  pin: u_uicfg5640/wr_data_b1[17]_syn_70.f[1]
net (fo=1)                              0.515          8.990          net: u_uicfg5640/wr_data_b1[17]_syn_28,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_49.a[0]
LUT4 (reg)          x031y067z1          0.526    f     9.516       5  net: u_uicfg5640/wr_data[17],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                9.516               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)                             1.853          3.346          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_49.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 13.926               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.238ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.196ns (45%), net 0.232ns (55%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=73)                             0.232          3.281          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.ce
reg                 x037y063z3          0.087    r     3.368               
--------------------------------------------------------------------  ---------------
Arrival                                                3.368               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.238               

Slack               : 0.343ns
Begin Point         : u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.549ns (cell 0.325ns (59%), net 0.224ns (41%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x002y069z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.q[0]
net (fo=6)                              0.224          3.273          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.d[1]
LUT2 (reg)          x003y069z1          0.216    f     3.489       1  net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.396ns
Begin Point         : u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.d[1] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.602ns (cell 0.378ns (62%), net 0.224ns (38%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x002y069z3          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/scl_offset_syn_9.q[0]
net (fo=6)                              0.224          3.273          net: u_uicfg5640/uii2c_inst/clkdiv[0],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.d[1]
LUT3 (reg)          x003y069z3          0.269    f     3.542       1  net: u_uicfg5640/uii2c_inst/clkdiv[2],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.542               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.396               

Slack               : 0.399ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28]_syn_4.sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.552ns (cell 0.196ns (35%), net 0.356ns (65%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=73)                             0.356          3.405          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.sr
reg                 x035y066z3          0.087    r     3.492               
--------------------------------------------------------------------  ---------------
Arrival                                                3.492               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.399               

Slack               : 0.408ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8]_syn_12.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4]_syn_4.ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.614ns (cell 0.196ns (31%), net 0.418ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 73
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z0          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[8]_syn_12.q[0]
net (fo=73)                             0.418          3.467          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.ce
reg                 x036y065z0          0.087    r     3.554               
--------------------------------------------------------------------  ---------------
Arrival                                                3.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.408               

Slack               : 0.434ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.495ns (cell 0.378ns (76%), net 0.117ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.117          3.166          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.d[0]
LUT2 (reg)          x037y065z3          0.269    f     3.435       1  net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.435               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.434               

Slack               : 0.449ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.514ns (82%), net 0.111ns (18%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[0]
net (fo=4)                              0.111          3.160          net: u_uicfg5640/rst_cnt[1],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.b[0]
LUT4 (reg)          x037y065z2          0.405    r     3.565       1  net: u_uicfg5640/rst_cnt[3],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.565               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.449               

Slack               : 0.455ns
Begin Point         : u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.b[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.631ns (cell 0.514ns (81%), net 0.117ns (19%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x003y069z1          0.109    f     3.049          pin: u_uicfg5640/uii2c_inst/clkdiv_reg[1]_syn_4.q[1]
net (fo=5)                              0.117          3.166          net: u_uicfg5640/uii2c_inst/clkdiv[1],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.b[0]
LUT4 (reg)          x003y069z3          0.405    r     3.571       1  net: u_uicfg5640/uii2c_inst/clkdiv[3],  ../../../../source_code/rtl/uiov5640cfg/uii2c.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                3.571               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/uii2c_inst/clkdiv_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.455               

Slack               : 0.469ns
Begin Point         : u_uicfg5640/wr_data_b1[8]_syn_56.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_b1[8]_syn_58.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.675ns (cell 0.325ns (48%), net 0.350ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_56.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y069z2          0.109    f     3.049          pin: u_uicfg5640/wr_data_b1[8]_syn_56.q[0]
net (fo=32)                             0.350          3.399          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[7],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_58.d[0]
LUT4 (reg)          x027y069z1          0.216    f     3.615       1  net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                3.615               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_58.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.469               

Slack               : 0.479ns
Begin Point         : u_uicfg5640/rst_cnt_reg[0]_syn_4.clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[8]_syn_14.d[0] (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 0.655ns (cell 0.325ns (49%), net 0.330ns (51%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)                             1.756          2.940          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y065z3          0.109    f     3.049          pin: u_uicfg5640/rst_cnt_reg[0]_syn_4.q[1]
net (fo=5)                              0.330          3.379          net: u_uicfg5640/rst_cnt[0],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.d[0]
LUT3 (reg)          x037y065z1          0.216    f     3.595       1  net: u_uicfg5640/rst_cnt[2],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                3.595               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)                             1.930          3.232          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8]_syn_14.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.479               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.712ns
Fmax           :     584.112MHz

Statistics:
Max            : SWNS      1.488ns, STNS      0.000ns,         0 Viol Endpoints,        61 Total Endpoints,        94 Paths Analyzed
Min            : HWNS      0.230ns, HTNS      0.000ns,         0 Viol Endpoints,        61 Total Endpoints,        94 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.488ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.432ns (cell 0.460ns (32%), net 0.972ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.q[0]
net (fo=20)                             0.972          4.840          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_dup_33,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[0]
LUT3 (reg)          x036y020z0          0.314    r     5.154       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.154               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  1.488               

Slack               : 1.488ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.432ns (cell 0.460ns (32%), net 0.972ns (68%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.q[0]
net (fo=20)                             0.972          4.840          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_dup_33,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.d[1]
LUT3 (reg)          x036y020z0          0.314    r     5.154       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.154               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  1.488               

Slack               : 1.602ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.361ns (cell 0.612ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.749          4.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x037y030z2          0.466    f     5.083       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.602               

Slack               : 1.643ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.277ns (cell 0.517ns (40%), net 0.760ns (60%))
Clock Skew          : 0.064ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y028z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=10)                             0.760          4.628          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.d[0]
LUT3 (reg)          x038y027z3          0.371    r     4.999       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.999               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.312          6.642               
--------------------------------------------------------------------  ---------------
Required                                               6.642               
--------------------------------------------------------------------  ---------------
Slack                                                  1.643               

Slack               : 1.644ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.304ns (cell 0.517ns (39%), net 0.787ns (61%))
Clock Skew          : 0.036ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y028z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=10)                             0.787          4.655          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x037y030z2          0.371    r     5.026       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.026               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.340          6.670               
--------------------------------------------------------------------  ---------------
Required                                               6.670               
--------------------------------------------------------------------  ---------------
Slack                                                  1.644               

Slack               : 1.654ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.c[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.309ns (cell 0.506ns (38%), net 0.803ns (62%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.q[0]
net (fo=1)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.c[1]
LUT3 (reg)          x037y023z0          0.360    r     5.031       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.031               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.654               

Slack               : 1.674ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.986ns (cell 0.146ns (14%), net 0.840ns (86%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y023z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              0.840          4.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)           x040y014            0.000    f     4.708          net: HDMI_CLK_PHDMI_CLK_P,  ../../../../source_code/rtl/UDP_Example_Top.v(45)
--------------------------------------------------------------------  ---------------
Arrival                                                4.708               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.674               

Slack               : 1.711ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D0_P_syn_2.do[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.949ns (cell 0.146ns (15%), net 0.803ns (85%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y017z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[0]
net (fo=2)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[0]
PAD (reg)           x040y023            0.000    f     4.671          net: HDMI_D0_PHDMI_D0_P,  ../../../../source_code/rtl/UDP_Example_Top.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                4.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.711               

Slack               : 1.711ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.949ns (cell 0.146ns (15%), net 0.803ns (85%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x039y014z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y020            0.000    f     4.671          net: HDMI_D1_PHDMI_D1_P,  ../../../../source_code/rtl/UDP_Example_Top.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                4.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.711               

Slack               : 1.711ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.949ns (cell 0.146ns (15%), net 0.803ns (85%))
Clock Skew          : 0.379ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.276          3.722          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y011z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=2)                              0.803          4.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y017            0.000    f     4.671          net: HDMI_D2_PHDMI_D2_P,  ../../../../source_code/rtl/UDP_Example_Top.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                4.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.730          3.031          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            3.200    r     6.231               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          6.170               
clock uncertainty                      -0.100          6.070               
clock pessimism                         0.312          6.382               
--------------------------------------------------------------------  ---------------
Required                                               6.382               
--------------------------------------------------------------------  ---------------
Slack                                                  1.711               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.230ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y025z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[0]
reg                 x038y024z3          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.246ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.204ns (45%), net 0.248ns (55%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.q[0]
net (fo=20)                             0.248          3.297          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_dup_33,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x039y023z3          0.095    f     3.392          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.392               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.246               

Slack               : 0.285ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y022z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.111          3.160          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.c[0]
LUT3 (reg)          x037y022z0          0.241    f     3.401       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.401               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.315ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.452ns (cell 0.196ns (43%), net 0.256ns (57%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y023z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[9]_syn_4.q[0]
net (fo=20)                             0.256          3.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_dup_33,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x037y024z3          0.087    r     3.392               
--------------------------------------------------------------------  ---------------
Arrival                                                3.392               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.263          3.077               
--------------------------------------------------------------------  ---------------
Required                                               3.077               
--------------------------------------------------------------------  ---------------
Slack                                                  0.315               

Slack               : 0.329ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y020z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.331          3.380          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x037y019z0          0.095    f     3.475          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.475               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.330ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y021z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1]
reg                 x038y019z3          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.330               

Slack               : 0.336ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y030z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.q[0]
net (fo=2)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0]
reg                 x037y028z0          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.336               

Slack               : 0.339ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y020z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.mi[0]
reg                 x038y019z2          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  0.339               

Slack               : 0.346ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y027z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.mi[1]
reg                 x038y024z3          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.263          3.130               
--------------------------------------------------------------------  ---------------
Required                                               3.130               
--------------------------------------------------------------------  ---------------
Slack                                                  0.346               

Slack               : 0.347ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.161ns (32%), net 0.339ns (68%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             1.938          2.940          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y028z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg_syn_4.q[0]
net (fo=10)                             0.339          3.388          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.sr
reg                 x038y027z1          0.052    f     3.440               
--------------------------------------------------------------------  ---------------
Arrival                                                3.440               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.008          3.240               
clock uncertainty                       0.100          3.340               
clock pessimism                        -0.247          3.093               
--------------------------------------------------------------------  ---------------
Required                                               3.093               
--------------------------------------------------------------------  ---------------
Slack                                                  0.347               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.691ns
Fmax           :     149.455MHz

Statistics:
Max            : SWNS      1.309ns, STNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        38 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.309ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.383ns (cell 0.918ns (14%), net 5.465ns (86%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.789          8.166          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.sr
reg                 x018y065z0          0.086    r     8.252               
--------------------------------------------------------------------  ---------------
Arrival                                                8.252               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.309               

Slack               : 1.692ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.000ns (cell 0.918ns (15%), net 5.082ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.406          7.783          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.sr
reg                 x017y061z2          0.086    r     7.869               
--------------------------------------------------------------------  ---------------
Arrival                                                7.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.692               

Slack               : 1.747ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.945ns (cell 1.123ns (18%), net 4.822ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 44
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x012y046z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=10)                             0.749          2.764          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/send_dst_mac_address_b[47]_syn_12.c[0]
LUT2                x014y037z3          0.348    f     3.112       1  pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/send_dst_mac_address_b[47]_syn_12.f[0]
net (fo=36)                             2.093          5.205          net: u_udp_rx_buf/app_rx_data_en_syn_dup_240,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_10.b[1]
LUT5                x013y051z0          0.543    f     5.748       2  pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_10.fx[0]
net (fo=44)                             1.980          7.728          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_95,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.sr
reg                 x009y060z3          0.086    r     7.814               
--------------------------------------------------------------------  ---------------
Arrival                                                7.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_16_count_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.747               

Slack               : 1.761ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.931ns (cell 0.918ns (15%), net 5.013ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.337          7.714          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.sr
reg                 x019y063z2          0.086    r     7.800               
--------------------------------------------------------------------  ---------------
Arrival                                                7.800               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.761               

Slack               : 1.798ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.894ns (cell 0.918ns (15%), net 4.976ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.300          7.677          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.sr
reg                 x020y065z2          0.086    r     7.763               
--------------------------------------------------------------------  ---------------
Arrival                                                7.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.798               

Slack               : 1.847ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.845ns (cell 0.918ns (15%), net 4.927ns (85%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.251          7.628          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.sr
reg                 x020y062z1          0.086    r     7.714               
--------------------------------------------------------------------  ---------------
Arrival                                                7.714               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.847               

Slack               : 1.962ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.730ns (cell 0.918ns (16%), net 4.812ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.136          7.513          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.sr
reg                 x020y064z3          0.086    r     7.599               
--------------------------------------------------------------------  ---------------
Arrival                                                7.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.962               

Slack               : 1.962ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.730ns (cell 0.918ns (16%), net 4.812ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.136          7.513          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.sr
reg                 x020y064z2          0.086    r     7.599               
--------------------------------------------------------------------  ---------------
Arrival                                                7.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  1.962               

Slack               : 2.022ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.670ns (cell 0.918ns (16%), net 4.752ns (84%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y047z1          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[2]_syn_4.q[0]
net (fo=11)                             1.524          3.539          net: u_udp_top/soft_reset_cnt[3],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.d[0]
LUT4                x018y038z2          0.262    r     3.801       1  pin: u2_ram/u2_wrrd/app_wr_din_2d_reg[1]_syn_13.f[0]
net (fo=39)                             2.152          5.953          net: u_udp_rx_buf/app_rx_data_en_syn_2,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.a[0]
LUT5                x020y053z3          0.424    f     6.377       2  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             1.076          7.453          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.sr
reg                 x020y059z1          0.086    r     7.539               
--------------------------------------------------------------------  ---------------
Arrival                                                7.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[9]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.022               

Slack               : 2.037ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_22.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.655ns (cell 1.123ns (19%), net 4.532ns (81%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 44
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x012y046z0          0.146    r     2.015          pin: u_udp_top/soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=10)                             0.749          2.764          net: u_udp_top/soft_reset_cnt[5],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/send_dst_mac_address_b[47]_syn_12.c[0]
LUT2                x014y037z3          0.348    f     3.112       1  pin: u_udp_top/u3_udp_ip_protocol_stack/send_buffer/send_dst_mac_address_b[47]_syn_12.f[0]
net (fo=36)                             2.093          5.205          net: u_udp_rx_buf/app_rx_data_en_syn_dup_240,  ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(44)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_10.b[1]
LUT5                x013y051z0          0.543    f     5.748       2  pin: u_udp_top/u4_trimac_block/reset_reg1_reg[0]_syn_10.fx[0]
net (fo=44)                             1.690          7.438          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_95,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_22.sr
reg                 x010y062z0          0.086    r     7.524               
--------------------------------------------------------------------  ---------------
Arrival                                                7.524               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.166          1.681          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_22.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.167          9.561               
--------------------------------------------------------------------  ---------------
Required                                               9.561               
--------------------------------------------------------------------  ---------------
Slack                                                  2.037               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x013y063z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.mi[0]
reg                 x015y063z0          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.806ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_17.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.982ns (cell 0.378ns (38%), net 0.604ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_17.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y036z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_17.q[0]
net (fo=26)                             0.604          2.047          net: u_udp_top/soft_reset_cnt[7]_dup_6,  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT5 (reg)          x027y044z2          0.269    f     2.316       1  net: u_udp_top/u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                2.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.806               

Slack               : 2.052ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.175ns (cell 0.398ns (18%), net 1.777ns (82%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=41)                             1.035          2.478          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_7.c[0]
LUT5                x020y049z2          0.237    r     2.715       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_7.f[0]
net (fo=20)                             0.742          3.457          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_147,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.sr
reg                 x020y056z1          0.052    f     3.509               
--------------------------------------------------------------------  ---------------
Arrival                                                3.509               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_dec_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.052               

Slack               : 2.115ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.238ns (cell 0.398ns (17%), net 1.840ns (83%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 55
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=41)                             0.692          2.135          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[171]_syn_4.c[0]
LUT5                x014y046z2          0.237    r     2.372       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[171]_syn_4.f[0]
net (fo=55)                             1.148          3.520          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_101,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.sr
reg                 x015y062z3          0.052    f     3.572               
--------------------------------------------------------------------  ---------------
Arrival                                                3.572               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.115               

Slack               : 2.358ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.481ns (cell 0.340ns (13%), net 2.141ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=43)                             1.702          3.145          net: u_udp_top/soft_reset_cnt[7],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.d[0]
LUT5                x020y053z3          0.179    f     3.324       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             0.439          3.763          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.sr
reg                 x020y058z2          0.052    f     3.815               
--------------------------------------------------------------------  ---------------
Arrival                                                3.815               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.358               

Slack               : 2.380ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.503ns (cell 0.398ns (15%), net 2.105ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=41)                             1.737          3.180          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.c[0]
LUT5                x022y053z2          0.237    r     3.417       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.f[0]
net (fo=24)                             0.368          3.785          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_138,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.sr
reg                 x021y059z2          0.052    f     3.837               
--------------------------------------------------------------------  ---------------
Arrival                                                3.837               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.380               

Slack               : 2.474ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.597ns (cell 0.340ns (13%), net 2.257ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=43)                             1.702          3.145          net: u_udp_top/soft_reset_cnt[7],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.d[0]
LUT5                x020y053z3          0.179    f     3.324       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             0.555          3.879          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.sr
reg                 x020y059z3          0.052    f     3.931               
--------------------------------------------------------------------  ---------------
Arrival                                                3.931               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg1_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.474               

Slack               : 2.474ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.597ns (cell 0.340ns (13%), net 2.257ns (87%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 49
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[0]
net (fo=43)                             1.702          3.145          net: u_udp_top/soft_reset_cnt[7],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.d[0]
LUT5                x020y053z3          0.179    f     3.324       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[149]_syn_8.f[0]
net (fo=49)                             0.555          3.879          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_148,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_4.sr
reg                 x020y060z3          0.052    f     3.931               
--------------------------------------------------------------------  ---------------
Arrival                                                3.931               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_state_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.474               

Slack               : 2.489ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.612ns (cell 0.398ns (15%), net 2.214ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=41)                             1.737          3.180          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.c[0]
LUT5                x022y053z2          0.237    r     3.417       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.f[0]
net (fo=24)                             0.477          3.894          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_138,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.sr
reg                 x021y058z3          0.052    f     3.946               
--------------------------------------------------------------------  ---------------
Arrival                                                3.946               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.489               

Slack               : 2.497ns
Begin Point         : u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.620ns (cell 0.398ns (15%), net 2.222ns (85%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 41
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y040z1          0.109    f     1.443          pin: u_udp_top/soft_reset_cnt_reg[6]_syn_4.q[1]
net (fo=41)                             1.737          3.180          net: u_udp_top/soft_reset_cnt[6],  ../../../../source_code/rtl/ETH/udp_top.v(113)
                                                                      pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.c[0]
LUT5                x022y053z2          0.237    r     3.417       1  pin: u_udp_top/u3_udp_ip_protocol_stack/arp_layer/ip_mac_addr_pairs_cache_module/mac_address_cache_reg[131]_syn_8.f[0]
net (fo=24)                             0.485          3.902          net: u_udp_top/u7_rx_fifo/wr_sreset_dup_138,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_4.sr
reg                 x021y060z3          0.052    f     3.954               
--------------------------------------------------------------------  ---------------
Arrival                                                3.954               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.230          1.467          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_bram_u_reg_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.008          1.475               
clock uncertainty                       0.100          1.575               
clock pessimism                        -0.118          1.457               
--------------------------------------------------------------------  ---------------
Required                                               1.457               
--------------------------------------------------------------------  ---------------
Slack                                                  2.497               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.583ns
Fmax           :     631.712MHz

Statistics:
Max            : SWNS      1.617ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.617ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.346ns (cell 0.597ns (44%), net 0.749ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.749          4.617          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.b[0]
LUT3 (reg)          x036y025z0          0.451    f     5.068       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.617               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y030z2          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y029z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x037y029z2          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.666ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.297ns (cell 0.695ns (53%), net 0.602ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[1]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x037y021z3          0.549    f     5.019       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.019               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.666               

Slack               : 1.741ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.222ns (cell 0.597ns (48%), net 0.625ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.625          4.493          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y022z0          0.451    f     4.944       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.944               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.741               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x037y030z0          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z0          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[0]
LUT3 (reg)          x037y021z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z3          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x036y020z0          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.764ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x037y024z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.602          4.470          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y023z1          0.451    f     4.921       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.921               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.764               

Slack               : 1.795ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.168ns (cell 0.695ns (59%), net 0.473ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x036y022z1          0.146    r     3.868          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.473          4.341          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[7]_syn_4.b[0]
LUT3 (reg)          x036y022z2          0.549    f     4.890       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.045          3.346          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            3.200    r     6.546               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.430               
clock uncertainty                      -0.100          6.330               
clock pessimism                         0.355          6.685               
--------------------------------------------------------------------  ---------------
Required                                               6.685               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg_syn_5.q[1]
net (fo=2)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.mi[0]
reg                 x037y030z1          0.095    f     3.360          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z2          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x037y022z1          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y023z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.322          3.371          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1]
reg                 x037y022z1          0.095    f     3.466          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.360ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y031z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[3]_syn_4.q[0]
net (fo=1)                              0.332          3.381          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x037y030z3          0.095    f     3.476          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.476               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y030z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.341          3.390          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.mi[0]
reg                 x037y029z3          0.095    f     3.485          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.485               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.435ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x037y025z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.407          3.456          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[1]
reg                 x037y024z3          0.095    f     3.551          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.551               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.466ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.642ns (cell 0.204ns (31%), net 0.438ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y021z3          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.438          3.487          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.mi[0]
reg                 x037y024z3          0.095    f     3.582          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.582               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.466               

Slack               : 0.468ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.644ns (cell 0.428ns (66%), net 0.216ns (34%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y022z0          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7]_syn_4.q[1]
net (fo=1)                              0.216          3.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x037y022z0          0.319    r     3.584       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.584               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y026z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.b[1]
LUT3 (reg)          x038y025z1          0.319    r     3.593       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.477ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x036y021z1          0.109    f     3.049          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.225          3.274          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x037y021z1          0.319    r     3.593       1  net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.593               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=40)                             2.130          3.232          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.407ns
Fmax           :     710.732MHz

Statistics:
Max            : SWNS      6.593ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.244ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.593ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_uicfg5640/wr_data_b1[30]_syn_32.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.170ns (cell 0.289ns (24%), net 0.881ns (76%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x025y063z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.881          2.896          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_32.mi[0]
reg                 x021y066z2          0.143    r     3.039          net: u_udp_top/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                3.039               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_32.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.593               

Slack               : 6.851ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x015y063z0          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg1_syn_10.q[1]
net (fo=2)                              0.623          2.638          net: u_udp_top/u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.mi[1]
reg                 x012y062z3          0.143    r     2.781          net: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                2.781               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_txfer_tog_reg_reg[0]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.851               

Slack               : 6.851ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y064z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[0]_syn_4.q[1]
net (fo=1)                              0.623          2.638          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[0]
reg                 x018y063z1          0.143    r     2.781          net: u_udp_top/u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.781               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.851               

Slack               : 6.854ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y065z2          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[1]
net (fo=1)                              0.620          2.635          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[0]
reg                 x018y064z3          0.143    r     2.778          net: u_udp_top/u6_tx_fifo/wr_rd_addr[11],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.778               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.854               

Slack               : 6.872ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x015y062z3          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.602          2.617          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0]
reg                 x015y063z2          0.143    r     2.760          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.872               

Slack               : 6.992ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y065z0          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.482          2.497          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0]
reg                 x017y063z2          0.143    r     2.640          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.640               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.992               

Slack               : 6.995ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x017y061z2          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.479          2.494          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x018y063z1          0.143    r     2.637          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.637               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.995               

Slack               : 6.998ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.765ns (cell 0.289ns (37%), net 0.476ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y065z2          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.476          2.491          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x018y064z3          0.143    r     2.634          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.634               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.998               

Slack               : 7.001ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x020y062z1          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.473          2.488          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x018y062z2          0.143    r     2.631          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  7.001               

Slack               : 7.001ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x017y061z2          0.146    r     2.015          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.473          2.488          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1]
reg                 x017y063z2          0.143    r     2.631          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                2.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  7.001               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y065z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.mi[0]
reg                 x019y065z1          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[7]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.244ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y064z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.q[1]
net (fo=1)                              0.216          1.659          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[1]
reg                 x019y064z3          0.095    f     1.754          net: u_udp_top/u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.244               

Slack               : 0.253ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y062z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[1]
reg                 x018y062z2          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y064z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[8]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.mi[0]
reg                 x019y064z3          0.095    f     1.763          net: u_udp_top/u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y062z1          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.322          1.765          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.mi[0]
reg                 x018y062z2          0.095    f     1.860          net: u_udp_top/u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.350ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y061z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.322          1.765          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1]
reg                 x017y063z2          0.095    f     1.860          net: u_udp_top/u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x020y065z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.331          1.774          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.mi[1]
reg                 x018y064z3          0.095    f     1.869          net: u_udp_top/u6_tx_fifo/wr_rd_addr[10],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[10]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.360ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.536ns (cell 0.204ns (38%), net 0.332ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y061z2          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.332          1.775          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.mi[1]
reg                 x018y063z1          0.095    f     1.870          net: u_udp_top/u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.870               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.360               

Slack               : 0.369ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y065z0          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[5]_syn_3.q[1]
net (fo=1)                              0.341          1.784          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[0]
reg                 x017y063z2          0.095    f     1.879          net: u_udp_top/u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               

Slack               : 0.435ns
Begin Point         : u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y062z3          0.109    f     1.443          pin: u_udp_top/u6_tx_fifo/rd_addr_txfer_reg[4]_syn_3.q[0]
net (fo=1)                              0.407          1.850          net: u_udp_top/u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.mi[0]
reg                 x015y063z2          0.095    f     1.945          net: u_udp_top/u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_top/u6_tx_fifo/wr_rd_addr_reg[4]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     29.668ns
Fmax           :     33.706MHz

Statistics:
Max            : SWNS     -1.143ns, STNS     -3.193ns,         4 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.097ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.143ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.775ns (cell 1.370ns (36%), net 2.405ns (64%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.146    r    48.677          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.492         49.169          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.a[0]
LUT1                x031y038z1          0.408    f    49.577       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.f[0]
net (fo=1)                              0.591         50.168          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.a[0]
LUT1                x031y038z0          0.408    f    50.576       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.f[0]
net (fo=1)                              0.671         51.247          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.a[0]
LUT1                x033y039z0          0.408    f    51.655       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.f[0]
net (fo=1)                              0.651         52.306          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y036            0.000    f    52.306               
--------------------------------------------------------------------  ---------------
Arrival                                               52.306               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.143               

Slack               : -0.738ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.370ns (cell 1.370ns (40%), net 2.000ns (60%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.146    r    48.677          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.496         49.173          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x030y037z0          0.408    f    49.581       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.594         50.175          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.a[0]
LUT1                x031y037z0          0.408    f    50.583       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.f[0]
net (fo=1)                              0.316         50.899          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.a[0]
LUT1                x031y037z1          0.408    f    51.307       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.f[0]
net (fo=1)                              0.594         51.901          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf3,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y036            0.000    f    51.901               
--------------------------------------------------------------------  ---------------
Arrival                                               51.901               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.738               

Slack               : -0.719ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.351ns (cell 1.370ns (40%), net 1.981ns (60%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y042z3          0.146    r    48.677          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.q[0]
net (fo=4)                              0.552         49.229          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x009y043z1          0.408    f    49.637       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.526         50.163          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x007y045z0          0.408    f    50.571       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.309         50.880          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x007y044z1          0.408    f    51.288       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.594         51.882          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f    51.882               
--------------------------------------------------------------------  ---------------
Arrival                                               51.882               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.719               

Slack               : -0.593ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 3.225ns (cell 1.370ns (42%), net 1.855ns (58%))
Clock Skew          : 1.644ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk
launch edge                            46.662    r    48.531               
--------------------------------------------------------------------  ---------------
clk2q               x007y042z3          0.146    r    48.677          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.q[0]
net (fo=4)                              0.342         49.019          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x006y042z0          0.408    f    49.427       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.468         49.895          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x007y040z1          0.408    f    50.303       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              0.307         50.610          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x007y041z0          0.408    f    51.018       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.738         51.756          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y036            0.000    f    51.756               
--------------------------------------------------------------------  ---------------
Arrival                                               51.756               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.665          3.158          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.857          1.301          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.301          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.301          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.045          3.346          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    51.346               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         51.096               
clock uncertainty                      -0.100         50.996               
clock pessimism                         0.167         51.163               
--------------------------------------------------------------------  ---------------
Required                                              51.163               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.593               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.097ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.227ns (cell 0.955ns (42%), net 1.272ns (58%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y042z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.q[0]
net (fo=4)                              0.224          1.667          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.a[0]
LUT1                x006y042z0          0.282    r     1.949       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_8.f[0]
net (fo=1)                              0.328          2.277          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.a[0]
LUT1                x007y040z1          0.282    r     2.559       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf0_syn_1.f[0]
net (fo=1)                              0.219          2.778          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.a[0]
LUT1                x007y041z0          0.282    r     3.060       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf20_syn_1.f[0]
net (fo=1)                              0.501          3.561          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf30,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)          x008y036            0.000    f     3.561               
--------------------------------------------------------------------  ---------------
Arrival                                                3.561               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.097               

Slack               : 0.159ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.289ns (cell 0.955ns (41%), net 1.334ns (59%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.109    f     1.443          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.348          1.791          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.a[0]
LUT1                x030y037z0          0.282    r     2.073       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_9.f[0]
net (fo=1)                              0.390          2.463          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.a[0]
LUT1                x031y037z0          0.282    r     2.745       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf_syn_1.f[0]
net (fo=1)                              0.206          2.951          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.a[0]
LUT1                x031y037z1          0.282    r     3.233       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf2_syn_1.f[0]
net (fo=1)                              0.390          3.623          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf3,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)          x032y036            0.000    f     3.623               
--------------------------------------------------------------------  ---------------
Arrival                                                3.623               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.159               

Slack               : 0.175ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.305ns (cell 0.955ns (41%), net 1.350ns (59%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y042z3          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[7]_syn_4.q[0]
net (fo=4)                              0.380          1.823          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.a[0]
LUT1                x009y043z1          0.282    r     2.105       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_7.f[0]
net (fo=1)                              0.372          2.477          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.a[0]
LUT1                x007y045z0          0.282    r     2.759       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf_syn_1.f[0]
net (fo=1)                              0.208          2.967          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.a[0]
LUT1                x007y044z1          0.282    r     3.249       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf2_syn_1.f[0]
net (fo=1)                              0.390          3.639          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_holdbuf3,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)          x008y036            0.000    f     3.639               
--------------------------------------------------------------------  ---------------
Arrival                                                3.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.175               

Slack               : 0.486ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.616ns (cell 0.955ns (36%), net 1.661ns (64%))
Clock Skew          : 1.780ns
Logic Level         : 3 ( LUT1=3 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y038z3          0.109    f     1.443          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg_syn_9.q[1]
net (fo=4)                              0.339          1.782          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.a[0]
LUT1                x031y038z1          0.282    r     2.064       1  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_syn_10.f[0]
net (fo=1)                              0.428          2.492          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.a[0]
LUT1                x031y038z0          0.282    r     2.774       2  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf0_syn_1.f[0]
net (fo=1)                              0.464          3.238          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.a[0]
LUT1                x033y039z0          0.282    r     3.520       3  pin: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf20_syn_1.f[0]
net (fo=1)                              0.430          3.950          net: u_uidbuf_1/FDMA_READ$d2f_fifo_rst_dup_6_holdbuf30,  NOFILE(0)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)          x032y036            0.000    f     3.950               
--------------------------------------------------------------------  ---------------
Arrival                                                3.950               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.765          3.067          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.965          1.102          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.102          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.102          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.130          3.232          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
removal                                 0.250          3.482               
clock uncertainty                       0.100          3.582               
clock pessimism                        -0.118          3.464               
--------------------------------------------------------------------  ---------------
Required                                               3.464               
--------------------------------------------------------------------  ---------------
Slack                                                  0.486               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     6.962ns
Fmax           :     143.637MHz

Statistics:
Max            : SWNS      0.173ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.083ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.173ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.790ns (cell 0.146ns (18%), net 0.644ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.644          9.325          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y018            0.000    f     9.325               
--------------------------------------------------------------------  ---------------
Arrival                                                9.325               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.173               

Slack               : 0.173ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.790ns (cell 0.146ns (18%), net 0.644ns (82%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.644          9.325          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x008y018            0.000    f     9.325               
--------------------------------------------------------------------  ---------------
Arrival                                                9.325               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.173               

Slack               : 0.325ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.638ns (cell 0.146ns (22%), net 0.492ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.492          9.173          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y018            0.000    f     9.173               
--------------------------------------------------------------------  ---------------
Arrival                                                9.173               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.325               

Slack               : 0.325ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.334ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk/pll_inst.clkc[0] rising@6.666ns }
Data Path Delay     : 0.638ns (cell 0.146ns (22%), net 0.492ns (78%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             6.666    r     8.535               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.146    r     8.681          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.492          9.173          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x008y018            0.000    f     9.173               
--------------------------------------------------------------------  ---------------
Arrival                                                9.173               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.166          1.681          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.167          9.498               
--------------------------------------------------------------------  ---------------
Required                                               9.498               
--------------------------------------------------------------------  ---------------
Slack                                                  0.325               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.083ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.339          1.782          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rst
FIFO (reg)          x008y018            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.083               

Slack               : 0.083ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.448ns (cell 0.109ns (24%), net 0.339ns (76%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.339          1.782          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.rst
FIFO (reg)          x008y018            0.000    f     1.782               
--------------------------------------------------------------------  ---------------
Arrival                                                1.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_3.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.083               

Slack               : 0.199ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.455          1.898          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rst
FIFO (reg)          x008y018            0.000    f     1.898               
--------------------------------------------------------------------  ---------------
Arrival                                                1.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.199               

Slack               : 0.199ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.109ns (19%), net 0.455ns (81%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.938          1.334          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x007y021z1          0.109    f     1.443          pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[22]_syn_4.q[0]
net (fo=8)                              0.455          1.898          net: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.rst
FIFO (reg)          x008y018            0.000    f     1.898               
--------------------------------------------------------------------  ---------------
Arrival                                                1.898               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.230          1.467          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_4.clkw
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.250          1.717               
clock uncertainty                       0.100          1.817               
clock pessimism                        -0.118          1.699               
--------------------------------------------------------------------  ---------------
Required                                               1.699               
--------------------------------------------------------------------  ---------------
Slack                                                  0.199               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     18.118ns
Fmax           :     55.194MHz

Statistics:
Max            : SWNS     -2.285ns, STNS     -3.807ns,         2 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      1.956ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.285ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.525ns (cell 1.199ns (78%), net 0.326ns (22%))
Clock Skew          : 1.874ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.650    f    36.372          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.326         36.698          net: u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.b[0]
LUT5 (reg)          x007y044z2          0.549    f    37.247       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               37.247               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.285               

Slack               : -1.522ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_19.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.762ns (cell 0.289ns (37%), net 0.473ns (63%))
Clock Skew          : 1.874ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.853          3.513          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -2.067          1.446          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.446          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.446          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             2.276          3.722          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_19.clk
launch edge                            32.000    r    35.722               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z1          0.146    r    35.868          pin: uivtc_inst/O_vtc_vs_reg_syn_19.q[0]
net (fo=2)                              0.473         36.341          net: u_uitpg_1/I_tpg_vs,  ../../../../source_code/rtl/uitpg/uitpg.v(5)
                                                                      pin: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x038y041z3          0.143    r    36.484          net: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               36.484               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.522               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.956ns
Begin Point         : uivtc_inst/O_vtc_vs_reg_syn_19.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 1.591ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg_syn_19.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x038y041z1          0.109    f     3.049          pin: uivtc_inst/O_vtc_vs_reg_syn_19.q[0]
net (fo=2)                              0.322          3.371          net: u_uitpg_1/I_tpg_vs,  ../../../../source_code/rtl/uitpg/uitpg.v(5)
                                                                      pin: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.mi[0]
reg                 x038y041z3          0.095    f     3.466          net: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                3.466               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r2_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.956               

Slack               : 2.571ns
Begin Point         : u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.141ns (cell 0.925ns (81%), net 0.216ns (19%))
Clock Skew          : 1.591ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y000            1.606          2.790          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                 x000y000           -1.788          1.002          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          1.002          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                x001y001z2          0.000          1.002          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=95)                             1.938          2.940          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y036            0.520    f     3.460          pin: u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.216          3.676          net: u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.b[0]
LUT5 (reg)          x007y044z2          0.405    r     4.081       1  net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                4.081               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_3d_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  2.571               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     4.888ns
Fmax           :     204.583MHz

Statistics:
Max            : SWNS      0.778ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.387ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.778ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.943ns (cell 0.146ns (15%), net 0.797ns (85%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z2          0.146    r     2.015          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=8)                              0.797          2.812          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     2.812               
--------------------------------------------------------------------  ---------------
Arrival                                                2.812               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
recovery                                0.030          3.523               
clock uncertainty                      -0.100          3.423               
clock pessimism                         0.167          3.590               
--------------------------------------------------------------------  ---------------
Required                                               3.590               
--------------------------------------------------------------------  ---------------
Slack                                                  0.778               

Slack               : 1.154ns
Begin Point         : u_uicfg5640/wr_data_b1[16]_syn_37.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.476ns (cell 0.146ns (30%), net 0.330ns (70%))
Clock Skew          : 0.209ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.410          1.869          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_37.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.146    r     2.015          pin: u_uicfg5640/wr_data_b1[16]_syn_37.q[0]
net (fo=1)                              0.330          2.345          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     2.345          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.345               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              1.978          1.493          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     3.493               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          3.432               
clock uncertainty                      -0.100          3.332               
clock pessimism                         0.167          3.499               
--------------------------------------------------------------------  ---------------
Required                                               3.499               
--------------------------------------------------------------------  ---------------
Slack                                                  1.154               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.387ns
Begin Point         : u_uicfg5640/wr_data_b1[16]_syn_37.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.334ns (cell 0.109ns (32%), net 0.225ns (68%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_37.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y070z3          0.109    f     1.443          pin: u_uicfg5640/wr_data_b1[16]_syn_37.q[0]
net (fo=1)                              0.225          1.668          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     1.668          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.668               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -4.701               
clock uncertainty                       0.100         -4.601               
clock pessimism                        -0.118         -4.719               
--------------------------------------------------------------------  ---------------
Required                                              -4.719               
--------------------------------------------------------------------  ---------------
Slack                                                  6.387               

Slack               : 6.482ns
Begin Point         : u_uicfg5640/wr_data_b1[31]_syn_30.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 6.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.659ns (cell 0.109ns (16%), net 0.550ns (84%))
Clock Skew          : 0.150ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: u_udp_top/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=185)                            2.029          1.334          net: u_udp_top/temac_clk,  ../../../../source_code/rtl/ETH/udp_top.v(102)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_30.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z2          0.109    f     1.443          pin: u_uicfg5640/wr_data_b1[31]_syn_30.q[0]
net (fo=8)                              0.550          1.993          net: u_udp_top/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     1.993               
--------------------------------------------------------------------  ---------------
Arrival                                                1.993               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              2.065          1.302          net: u_udp_top/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -4.698               
--------------------------------------------------------------------  ---------------
removal                                 0.227         -4.471               
clock uncertainty                       0.100         -4.371               
clock pessimism                        -0.118         -4.489               
--------------------------------------------------------------------  ---------------
Required                                              -4.489               
--------------------------------------------------------------------  ---------------
Slack                                                  6.482               


----------------------------------------------------------------------------------------------------
Path Group     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     10.024ns
Fmax           :     99.761MHz

Statistics:
Max            : SWNS     -0.670ns, STNS     -0.670ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.435ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.670ns
Begin Point         : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 1.763ns (cell 1.307ns (74%), net 0.456ns (26%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.650    f    34.519          pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.456         34.975          net: u_uidbuf_1/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.b[0]
LUT5 (reg)          x007y023z0          0.657    f    35.632       1  net: u_uidbuf_1/fdma_wareq,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(69)
--------------------------------------------------------------------  ---------------
Arrival                                               35.632               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.670               

Slack               : 0.202ns
Begin Point         : u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.410          1.869          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y012z0          0.146    r    34.015          pin: u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.q[0]
net (fo=1)                              0.602         34.617          net: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x010y011z2          0.143    r    34.760          net: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               34.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.045          1.681          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                           33.330    r    35.011               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         34.895               
clock uncertainty                      -0.100         34.795               
clock pessimism                         0.167         34.962               
--------------------------------------------------------------------  ---------------
Required                                              34.962               
--------------------------------------------------------------------  ---------------
Slack                                                  0.202               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.435ns
Begin Point         : u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.clk (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x010y012z0          0.109    f     1.443          pin: u_udp_rx_buf/app_rx_data_d_reg[805]_syn_3.q[0]
net (fo=1)                              0.407          1.850          net: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.mi[1]
reg                 x010y011z2          0.095    f     1.945          net: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$fs_cap_W0/vs_i_r1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 1.125ns
Begin Point         : u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw (rising edge triggered by clock u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.b[0] (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.301ns (cell 0.987ns (75%), net 0.314ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x040y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=2437)                           2.029          1.334          net: u_udp_top/udp_clk,  ../../../../source_code/rtl/ETH/udp_top.v(104)
                                                                      pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkw
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)        x008y018            0.520    f     1.854          pin: u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.afull_flag
net (fo=2)                              0.314          2.168          net: u_uidbuf_1/FDMA_WRITE_ENABLE$W_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(131)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.b[0]
LUT5 (reg)          x007y023z0          0.467    r     2.635       1  net: u_uidbuf_1/fdma_wareq,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(69)
--------------------------------------------------------------------  ---------------
Arrival                                                2.635               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.130          1.467          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[16]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.125               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     10.878ns
Fmax           :     91.929MHz

Statistics:
Max            : SWNS     -2.106ns, STNS    -62.588ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.334ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[31] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_26.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[31],  NOFILE(0)
                                                                      pin: sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.106ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[30] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.883ns (cell 8.193ns (92%), net 0.690ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.q[0]
net (fo=5)                              0.690          2.705          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_27.ts
PAD                 x040y005            3.047    f     5.752       1  pin: sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          5.752          net: dq[30],  NOFILE(0)
                                                                      pin: sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                5.752               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.106               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[29] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_29.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_29.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[29],  NOFILE(0)
                                                                      pin: sdram.dq[29]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.065ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[28] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.842ns (cell 8.193ns (92%), net 0.649ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z0          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_59.q[0]
net (fo=5)                              0.649          2.664          net: u2_ram/u2_wrrd/sdr_t_dup_7,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_30.ts
PAD                 x040y008            3.047    f     5.711       1  pin: sdram_syn_30.bpad
net (fo=0)          x020y036            0.000          5.711          net: dq[28],  NOFILE(0)
                                                                      pin: sdram.dq[28]
--------------------------------------------------------------------  ---------------
Arrival                                                5.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.065               

Slack               : -2.059ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[4] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.836ns (cell 8.193ns (92%), net 0.643ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z1          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.q[0]
net (fo=6)                              0.643          2.658          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_43.ts
PAD                 x000y053            3.047    f     5.705       1  pin: sdram_syn_43.bpad
net (fo=0)          x020y036            0.000          5.705          net: dq[4],  NOFILE(0)
                                                                      pin: sdram.dq[4]
--------------------------------------------------------------------  ---------------
Arrival                                                5.705               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.059               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[5] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y056z1          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_3.q[0]
net (fo=6)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_15,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_49.ts
PAD                 x000y053            3.047    f     5.701       1  pin: sdram_syn_49.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[5],  NOFILE(0)
                                                                      pin: sdram.dq[5]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[12] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.q[0]
net (fo=4)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_11,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_52.ts
PAD                 x040y050            3.047    f     5.701       1  pin: sdram_syn_52.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[12],  NOFILE(0)
                                                                      pin: sdram.dq[12]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.055ns
Begin Point         : u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[13] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.832ns (cell 8.193ns (92%), net 0.639ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x039y053z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/app_wr_din_6d_reg[12]_syn_4.q[0]
net (fo=4)                              0.639          2.654          net: u2_ram/u2_wrrd/sdr_t_dup_11,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_53.ts
PAD                 x040y050            3.047    f     5.701       1  pin: sdram_syn_53.bpad
net (fo=0)          x020y036            0.000          5.701          net: dq[13],  NOFILE(0)
                                                                      pin: sdram.dq[13]
--------------------------------------------------------------------  ---------------
Arrival                                                5.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.055               

Slack               : -2.047ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_41.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.824ns (cell 8.193ns (92%), net 0.631ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_41.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y016z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_41.q[0]
net (fo=3)                              0.631          2.646          net: u2_ram/u2_wrrd/sdr_t_dup_21,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_20.ts
PAD                 x000y014            3.047    f     5.693       1  pin: sdram_syn_20.bpad
net (fo=0)          x020y036            0.000          5.693          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                5.693               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.047               

Slack               : -2.045ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg_syn_41.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.822ns (cell 8.193ns (92%), net 0.629ns (8%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: u_clk/bufg_feedback.clko
net (fo=549)                            2.276          1.869          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg_syn_41.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x001y016z2          0.146    r     2.015          pin: u2_ram/u2_wrrd/sdr_t_reg_syn_41.q[0]
net (fo=3)                              0.629          2.644          net: u2_ram/u2_wrrd/sdr_t_dup_21,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_21.ts
PAD                 x000y014            3.047    f     5.691       1  pin: sdram_syn_21.bpad
net (fo=0)          x020y036            0.000          5.691          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                5.691               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     8.579               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          3.579               
clock uncertainty                      -0.100          3.479               
clock pessimism                         0.167          3.646               
--------------------------------------------------------------------  ---------------
Required                                               3.646               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.045               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.334ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.766          pin: sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.766          pin: sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.766          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.766          pin: sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.766          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.766          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.766          pin: sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.766          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.766          pin: sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               

Slack               : 3.334ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     1.493               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.766          pin: sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.766          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r     2.499               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          1.499               
clock uncertainty                       0.100          1.599               
clock pessimism                        -0.167          1.432               
--------------------------------------------------------------------  ---------------
Required                                               1.432               
--------------------------------------------------------------------  ---------------
Slack                                                  3.334               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -7.232ns, STNS   -231.424ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      7.763ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.232ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[0]
net (fo=0)                              0.000         14.165          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[6]
net (fo=0)                              0.000         14.165          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[7]
net (fo=0)                              0.000         14.165          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[1]
net (fo=0)                              0.000         14.165          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[23]
net (fo=0)                              0.000         14.165          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[22]
net (fo=0)                              0.000         14.165          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[21]
net (fo=0)                              0.000         14.165          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[20]
net (fo=0)                              0.000         14.165          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[19]
net (fo=0)                              0.000         14.165          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               

Slack               : -7.232ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.660          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     9.165               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.165          pin: sdram.dq[18]
net (fo=0)                              0.000         14.165          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    15.618          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               15.618               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.493          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.857          1.493          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     8.159               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.319               
clock uncertainty                      -0.100          8.219               
clock pessimism                         0.167          8.386               
--------------------------------------------------------------------  ---------------
Required                                               8.386               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.232               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.763ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[0]
net (fo=0)                              0.000          8.230          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[6]
net (fo=0)                              0.000          8.230          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[7]
net (fo=0)                              0.000          8.230          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[1]
net (fo=0)                              0.000          8.230          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[23]
net (fo=0)                              0.000          8.230          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[22]
net (fo=0)                              0.000          8.230          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[21]
net (fo=0)                              0.000          8.230          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[20]
net (fo=0)                              0.000          8.230          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[19]
net (fo=0)                              0.000          8.230          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               

Slack               : 7.763ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.184          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     7.230               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.230          pin: sdram.dq[18]
net (fo=0)                              0.000          8.230          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.208          net: u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_50_syn_2.di
net (fo=71)         x000y071            0.000          1.302          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: u_clk/bufg_feedback.clko
net (fo=549)                            1.965          1.302          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  7.763               




