

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 05:17:37 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    77613|    77613| 0.776 ms | 0.776 ms |  77613|  77613|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                    |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2                    |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 3                    |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 3.1                 |       12|       12|         1|          -|          -|    12|    no    |
        |- l_max_Q_h_i6              |     3096|     3096|       258|          -|          -|    12|    no    |
        | + l_j6                     |      256|      256|         4|          -|          -|    64|    no    |
        |- l_max_K_h_i7              |     3096|     3096|       258|          -|          -|    12|    no    |
        | + l_j7                     |      256|      256|         4|          -|          -|    64|    no    |
        |- l_Q_h_to_int_i8           |    19236|    19236|      1603|          -|          -|    12|    no    |
        | + l_j8                     |     1600|     1600|        25|          -|          -|    64|    no    |
        |- l_K_h_to_int_i9           |    19236|    19236|      1603|          -|          -|    12|    no    |
        | + l_j9                     |     1600|     1600|        25|          -|          -|    64|    no    |
        |- l_gemm_i10                |    27960|    27960|      2330|          -|          -|    12|    no    |
        | + l_j10                    |     2328|     2328|       194|          -|          -|    12|    no    |
        |  ++ l_S_k_4_k1             |      192|      192|         3|          -|          -|    64|    no    |
        |- l_outp_to_float_norm_i11  |     4788|     4788|       399|          -|          -|    12|    no    |
        | + l_j11                    |      396|      396|        33|          -|          -|    12|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 109
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 5 4 
6 --> 7 11 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 16 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 43 
17 --> 18 
18 --> 19 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 18 
43 --> 44 70 
44 --> 45 
45 --> 46 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 45 
70 --> 71 75 
71 --> 72 70 
72 --> 73 71 
73 --> 74 
74 --> 72 
75 --> 76 
76 --> 77 
77 --> 78 75 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%max_Q_h = alloca [12 x float], align 16" [kernel.cpp:144]   --->   Operation 110 'alloca' 'max_Q_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%max_K_h = alloca [12 x float], align 16" [kernel.cpp:148]   --->   Operation 111 'alloca' 'max_K_h' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%q_Q_h_V = alloca [768 x i12], align 2" [kernel.cpp:152]   --->   Operation 112 'alloca' 'q_Q_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%q_K_h_V = alloca [768 x i12], align 2" [kernel.cpp:153]   --->   Operation 113 'alloca' 'q_K_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%q_outp1 = alloca [144 x i32], align 4" [kernel.cpp:154]   --->   Operation 114 'alloca' 'q_outp1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:145]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%v81_0 = phi i4 [ 0, %0 ], [ %v81, %2 ]"   --->   Operation 116 'phi' 'v81_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln145 = icmp eq i4 %v81_0, -4" [kernel.cpp:145]   --->   Operation 117 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.73ns)   --->   "%v81 = add i4 %v81_0, 1" [kernel.cpp:145]   --->   Operation 119 'add' 'v81' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.preheader81.preheader, label %2" [kernel.cpp:145]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i4 %v81_0 to i64" [kernel.cpp:146]   --->   Operation 121 'zext' 'zext_ln146' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%max_Q_h_addr = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln146" [kernel.cpp:146]   --->   Operation 122 'getelementptr' 'max_Q_h_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %max_Q_h_addr, align 4" [kernel.cpp:146]   --->   Operation 123 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:145]   --->   Operation 124 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader81" [kernel.cpp:149]   --->   Operation 125 'br' <Predicate = (icmp_ln145)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%v83_0 = phi i4 [ %v83, %3 ], [ 0, %.preheader81.preheader ]"   --->   Operation 126 'phi' 'v83_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp eq i4 %v83_0, -4" [kernel.cpp:149]   --->   Operation 127 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 128 'speclooptripcount' 'empty_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.73ns)   --->   "%v83 = add i4 %v83_0, 1" [kernel.cpp:149]   --->   Operation 129 'add' 'v83' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %.preheader80.preheader, label %3" [kernel.cpp:149]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i4 %v83_0 to i64" [kernel.cpp:150]   --->   Operation 131 'zext' 'zext_ln150' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%max_K_h_addr = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln150" [kernel.cpp:150]   --->   Operation 132 'getelementptr' 'max_K_h_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %max_K_h_addr, align 4" [kernel.cpp:150]   --->   Operation 133 'store' <Predicate = (!icmp_ln149)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader81" [kernel.cpp:149]   --->   Operation 134 'br' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader80" [kernel.cpp:155]   --->   Operation 135 'br' <Predicate = (icmp_ln149)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%v87_0 = phi i4 [ %v87, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]"   --->   Operation 136 'phi' 'v87_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln155 = icmp eq i4 %v87_0, -4" [kernel.cpp:155]   --->   Operation 137 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%empty_476 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 138 'speclooptripcount' 'empty_476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.73ns)   --->   "%v87 = add i4 %v87_0, 1" [kernel.cpp:155]   --->   Operation 139 'add' 'v87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.preheader78.preheader, label %.preheader79.preheader" [kernel.cpp:155]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v87_0, i4 0)" [kernel.cpp:157]   --->   Operation 141 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i8 %tmp_111 to i9" [kernel.cpp:157]   --->   Operation 142 'zext' 'zext_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v87_0, i2 0)" [kernel.cpp:157]   --->   Operation 143 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln157_7 = zext i6 %tmp_112 to i9" [kernel.cpp:157]   --->   Operation 144 'zext' 'zext_ln157_7' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.91ns)   --->   "%sub_ln157 = sub i9 %zext_ln157, %zext_ln157_7" [kernel.cpp:157]   --->   Operation 145 'sub' 'sub_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (1.76ns)   --->   "br label %.preheader79" [kernel.cpp:156]   --->   Operation 146 'br' <Predicate = (!icmp_ln155)> <Delay = 1.76>
ST_4 : Operation 147 [1/1] (1.76ns)   --->   "br label %.preheader78" [kernel.cpp:160]   --->   Operation 147 'br' <Predicate = (icmp_ln155)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%v88_0 = phi i4 [ %v88, %4 ], [ 0, %.preheader79.preheader ]"   --->   Operation 148 'phi' 'v88_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (1.30ns)   --->   "%icmp_ln156 = icmp eq i4 %v88_0, -4" [kernel.cpp:156]   --->   Operation 149 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 150 'speclooptripcount' 'empty_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (1.73ns)   --->   "%v88 = add i4 %v88_0, 1" [kernel.cpp:156]   --->   Operation 151 'add' 'v88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %.preheader80.loopexit, label %4" [kernel.cpp:156]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln157_8 = zext i4 %v88_0 to i9" [kernel.cpp:157]   --->   Operation 153 'zext' 'zext_ln157_8' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.82ns)   --->   "%add_ln157 = add i9 %sub_ln157, %zext_ln157_8" [kernel.cpp:157]   --->   Operation 154 'add' 'add_ln157' <Predicate = (!icmp_ln156)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i9 %add_ln157 to i64" [kernel.cpp:157]   --->   Operation 155 'sext' 'sext_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%q_outp1_addr = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln157" [kernel.cpp:157]   --->   Operation 156 'getelementptr' 'q_outp1_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_outp1_addr, align 4" [kernel.cpp:157]   --->   Operation 157 'store' <Predicate = (!icmp_ln156)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader79" [kernel.cpp:156]   --->   Operation 158 'br' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader80"   --->   Operation 159 'br' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ %i6, %l_max_Q_h_i6_end ], [ 0, %.preheader78.preheader ]"   --->   Operation 160 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.30ns)   --->   "%icmp_ln160 = icmp eq i4 %i6_0, -4" [kernel.cpp:160]   --->   Operation 161 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_478 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 162 'speclooptripcount' 'empty_478' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.73ns)   --->   "%i6 = add i4 %i6_0, 1" [kernel.cpp:160]   --->   Operation 163 'add' 'i6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln160, label %.preheader77.preheader, label %l_max_Q_h_i6_begin" [kernel.cpp:160]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str13) nounwind" [kernel.cpp:160]   --->   Operation 165 'specloopname' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [kernel.cpp:160]   --->   Operation 166 'specregionbegin' 'tmp' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %i6_0 to i64" [kernel.cpp:162]   --->   Operation 167 'zext' 'zext_ln162' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_113 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i6_0, i6 0)" [kernel.cpp:162]   --->   Operation 168 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i10 %tmp_113 to i11" [kernel.cpp:173]   --->   Operation 169 'zext' 'zext_ln173' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%max_Q_h_addr_1 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln162" [kernel.cpp:173]   --->   Operation 170 'getelementptr' 'max_Q_h_addr_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:161]   --->   Operation 171 'br' <Predicate = (!icmp_ln160)> <Delay = 1.76>
ST_6 : Operation 172 [1/1] (1.76ns)   --->   "br label %.preheader77" [kernel.cpp:185]   --->   Operation 172 'br' <Predicate = (icmp_ln160)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 4.98>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %l_max_Q_h_i6_begin ], [ %j6, %11 ]"   --->   Operation 173 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (1.48ns)   --->   "%icmp_ln161 = icmp eq i7 %j6_0, -64" [kernel.cpp:161]   --->   Operation 174 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%empty_479 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 175 'speclooptripcount' 'empty_479' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.87ns)   --->   "%j6 = add i7 %j6_0, 1" [kernel.cpp:161]   --->   Operation 176 'add' 'j6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %l_max_Q_h_i6_end, label %6" [kernel.cpp:161]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i7 %j6_0 to i11" [kernel.cpp:162]   --->   Operation 178 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.73ns)   --->   "%add_ln162 = add i11 %zext_ln173, %zext_ln162_1" [kernel.cpp:162]   --->   Operation 179 'add' 'add_ln162' <Predicate = (!icmp_ln161)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i11 %add_ln162 to i64" [kernel.cpp:162]   --->   Operation 180 'zext' 'zext_ln162_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%v77_addr = getelementptr [768 x float]* %v77, i64 0, i64 %zext_ln162_2" [kernel.cpp:162]   --->   Operation 181 'getelementptr' 'v77_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (3.25ns)   --->   "%v91 = load float* %v77_addr, align 4" [kernel.cpp:162]   --->   Operation 182 'load' 'v91' <Predicate = (!icmp_ln161)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%empty_480 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)" [kernel.cpp:184]   --->   Operation 183 'specregionend' 'empty_480' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "br label %.preheader78" [kernel.cpp:160]   --->   Operation 184 'br' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.68>
ST_8 : Operation 185 [1/2] (3.25ns)   --->   "%v91 = load float* %v77_addr, align 4" [kernel.cpp:162]   --->   Operation 185 'load' 'v91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 186 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp oge float %v91, 0.000000e+00" [kernel.cpp:163]   --->   Operation 186 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/2] (2.32ns)   --->   "%v93 = load float* %max_Q_h_addr_1, align 4" [kernel.cpp:173]   --->   Operation 187 'load' 'v93' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 9 <SV = 7> <Delay = 7.75>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str14) nounwind" [kernel.cpp:161]   --->   Operation 188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln163 = bitcast float %v91 to i32" [kernel.cpp:163]   --->   Operation 189 'bitcast' 'bitcast_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln163, i32 23, i32 30)" [kernel.cpp:163]   --->   Operation 190 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %bitcast_ln163 to i23" [kernel.cpp:163]   --->   Operation 191 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.55ns)   --->   "%icmp_ln163 = icmp ne i8 %tmp_78, -1" [kernel.cpp:163]   --->   Operation 192 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (2.44ns)   --->   "%icmp_ln163_1 = icmp eq i23 %trunc_ln163, 0" [kernel.cpp:163]   --->   Operation 193 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%or_ln163 = or i1 %icmp_ln163_1, %icmp_ln163" [kernel.cpp:163]   --->   Operation 194 'or' 'or_ln163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp oge float %v91, 0.000000e+00" [kernel.cpp:163]   --->   Operation 195 'fcmp' 'tmp_79' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln163 = and i1 %or_ln163, %tmp_79" [kernel.cpp:163]   --->   Operation 196 'and' 'and_ln163' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/2] (2.32ns)   --->   "%v93 = load float* %max_Q_h_addr_1, align 4" [kernel.cpp:173]   --->   Operation 197 'load' 'v93' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %and_ln163, label %7, label %9" [kernel.cpp:164]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln175 = xor i32 %bitcast_ln163, -2147483648" [kernel.cpp:175]   --->   Operation 199 'xor' 'xor_ln175' <Predicate = (!and_ln163)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%v99 = bitcast i32 %xor_ln175 to float" [kernel.cpp:175]   --->   Operation 200 'bitcast' 'v99' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln176 = bitcast float %v93 to i32" [kernel.cpp:176]   --->   Operation 201 'bitcast' 'bitcast_ln176' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln176, i32 23, i32 30)" [kernel.cpp:176]   --->   Operation 202 'partselect' 'tmp_82' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %bitcast_ln176 to i23" [kernel.cpp:176]   --->   Operation 203 'trunc' 'trunc_ln176' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln175, i32 23, i32 30)" [kernel.cpp:176]   --->   Operation 204 'partselect' 'tmp_83' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln176 = icmp ne i8 %tmp_82, -1" [kernel.cpp:176]   --->   Operation 205 'icmp' 'icmp_ln176' <Predicate = (!and_ln163)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln176_1 = icmp eq i23 %trunc_ln176, 0" [kernel.cpp:176]   --->   Operation 206 'icmp' 'icmp_ln176_1' <Predicate = (!and_ln163)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln176_2 = icmp ne i8 %tmp_83, -1" [kernel.cpp:176]   --->   Operation 207 'icmp' 'icmp_ln176_2' <Predicate = (!and_ln163)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [2/2] (5.43ns)   --->   "%tmp_84 = fcmp olt float %v93, %v99" [kernel.cpp:176]   --->   Operation 208 'fcmp' 'tmp_84' <Predicate = (!and_ln163)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln167 = bitcast float %v93 to i32" [kernel.cpp:167]   --->   Operation 209 'bitcast' 'bitcast_ln167' <Predicate = (and_ln163)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln167, i32 23, i32 30)" [kernel.cpp:167]   --->   Operation 210 'partselect' 'tmp_80' <Predicate = (and_ln163)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %bitcast_ln167 to i23" [kernel.cpp:167]   --->   Operation 211 'trunc' 'trunc_ln167' <Predicate = (and_ln163)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (1.55ns)   --->   "%icmp_ln167 = icmp ne i8 %tmp_80, -1" [kernel.cpp:167]   --->   Operation 212 'icmp' 'icmp_ln167' <Predicate = (and_ln163)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (2.44ns)   --->   "%icmp_ln167_1 = icmp eq i23 %trunc_ln167, 0" [kernel.cpp:167]   --->   Operation 213 'icmp' 'icmp_ln167_1' <Predicate = (and_ln163)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [2/2] (5.43ns)   --->   "%tmp_81 = fcmp olt float %v93, %v91" [kernel.cpp:167]   --->   Operation 214 'fcmp' 'tmp_81' <Predicate = (and_ln163)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.40>
ST_10 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node v100)   --->   "%or_ln176 = or i1 %icmp_ln176_1, %icmp_ln176" [kernel.cpp:176]   --->   Operation 215 'or' 'or_ln176' <Predicate = (!and_ln163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node v100)   --->   "%or_ln176_1 = or i1 %icmp_ln163_1, %icmp_ln176_2" [kernel.cpp:176]   --->   Operation 216 'or' 'or_ln176_1' <Predicate = (!and_ln163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node v100)   --->   "%and_ln176 = and i1 %or_ln176, %or_ln176_1" [kernel.cpp:176]   --->   Operation 217 'and' 'and_ln176' <Predicate = (!and_ln163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (5.43ns)   --->   "%tmp_84 = fcmp olt float %v93, %v99" [kernel.cpp:176]   --->   Operation 218 'fcmp' 'tmp_84' <Predicate = (!and_ln163)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%v100 = and i1 %and_ln176, %tmp_84" [kernel.cpp:176]   --->   Operation 219 'and' 'v100' <Predicate = (!and_ln163)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %v100, label %10, label %._crit_edge82" [kernel.cpp:177]   --->   Operation 220 'br' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (2.32ns)   --->   "store float %v99, float* %max_Q_h_addr_1, align 4" [kernel.cpp:180]   --->   Operation 221 'store' <Predicate = (!and_ln163 & v100)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [kernel.cpp:181]   --->   Operation 222 'br' <Predicate = (!and_ln163 & v100)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 223 'br' <Predicate = (!and_ln163)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node v95)   --->   "%or_ln167 = or i1 %icmp_ln167_1, %icmp_ln167" [kernel.cpp:167]   --->   Operation 224 'or' 'or_ln167' <Predicate = (and_ln163)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/2] (5.43ns)   --->   "%tmp_81 = fcmp olt float %v93, %v91" [kernel.cpp:167]   --->   Operation 225 'fcmp' 'tmp_81' <Predicate = (and_ln163)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.97ns) (out node of the LUT)   --->   "%v95 = and i1 %or_ln167, %tmp_81" [kernel.cpp:167]   --->   Operation 226 'and' 'v95' <Predicate = (and_ln163)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %v95, label %8, label %._crit_edge" [kernel.cpp:168]   --->   Operation 227 'br' <Predicate = (and_ln163)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (2.32ns)   --->   "store float %v91, float* %max_Q_h_addr_1, align 4" [kernel.cpp:170]   --->   Operation 228 'store' <Predicate = (and_ln163 & v95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:171]   --->   Operation 229 'br' <Predicate = (and_ln163 & v95)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "br label %11" [kernel.cpp:172]   --->   Operation 230 'br' <Predicate = (and_ln163)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:161]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.76>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%i7_0 = phi i4 [ %i7, %l_max_K_h_i7_end ], [ 0, %.preheader77.preheader ]"   --->   Operation 232 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (1.30ns)   --->   "%icmp_ln185 = icmp eq i4 %i7_0, -4" [kernel.cpp:185]   --->   Operation 233 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 234 'speclooptripcount' 'empty_481' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (1.73ns)   --->   "%i7 = add i4 %i7_0, 1" [kernel.cpp:185]   --->   Operation 235 'add' 'i7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.preheader76.preheader, label %l_max_K_h_i7_begin" [kernel.cpp:185]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str15) nounwind" [kernel.cpp:185]   --->   Operation 237 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [kernel.cpp:185]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i4 %i7_0 to i64" [kernel.cpp:187]   --->   Operation 239 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i7_0, i6 0)" [kernel.cpp:187]   --->   Operation 240 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i10 %tmp_114 to i11" [kernel.cpp:198]   --->   Operation 241 'zext' 'zext_ln198' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%max_K_h_addr_1 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln187" [kernel.cpp:198]   --->   Operation 242 'getelementptr' 'max_K_h_addr_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:186]   --->   Operation 243 'br' <Predicate = (!icmp_ln185)> <Delay = 1.76>
ST_11 : Operation 244 [1/1] (1.76ns)   --->   "br label %.preheader76" [kernel.cpp:210]   --->   Operation 244 'br' <Predicate = (icmp_ln185)> <Delay = 1.76>

State 12 <SV = 6> <Delay = 4.98>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%j7_0 = phi i7 [ 0, %l_max_K_h_i7_begin ], [ %j7, %18 ]"   --->   Operation 245 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (1.48ns)   --->   "%icmp_ln186 = icmp eq i7 %j7_0, -64" [kernel.cpp:186]   --->   Operation 246 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%empty_482 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 247 'speclooptripcount' 'empty_482' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (1.87ns)   --->   "%j7 = add i7 %j7_0, 1" [kernel.cpp:186]   --->   Operation 248 'add' 'j7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %l_max_K_h_i7_end, label %13" [kernel.cpp:186]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i7 %j7_0 to i11" [kernel.cpp:187]   --->   Operation 250 'zext' 'zext_ln187_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.73ns)   --->   "%add_ln187 = add i11 %zext_ln198, %zext_ln187_1" [kernel.cpp:187]   --->   Operation 251 'add' 'add_ln187' <Predicate = (!icmp_ln186)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i11 %add_ln187 to i64" [kernel.cpp:187]   --->   Operation 252 'zext' 'zext_ln187_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%v78_addr = getelementptr [768 x float]* %v78, i64 0, i64 %zext_ln187_2" [kernel.cpp:187]   --->   Operation 253 'getelementptr' 'v78_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_12 : Operation 254 [2/2] (3.25ns)   --->   "%v105 = load float* %v78_addr, align 4" [kernel.cpp:187]   --->   Operation 254 'load' 'v105' <Predicate = (!icmp_ln186)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%empty_483 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_s)" [kernel.cpp:209]   --->   Operation 255 'specregionend' 'empty_483' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader77" [kernel.cpp:185]   --->   Operation 256 'br' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 8.68>
ST_13 : Operation 257 [1/2] (3.25ns)   --->   "%v105 = load float* %v78_addr, align 4" [kernel.cpp:187]   --->   Operation 257 'load' 'v105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 258 [2/2] (5.43ns)   --->   "%tmp_86 = fcmp oge float %v105, 0.000000e+00" [kernel.cpp:188]   --->   Operation 258 'fcmp' 'tmp_86' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [2/2] (2.32ns)   --->   "%v107 = load float* %max_K_h_addr_1, align 4" [kernel.cpp:198]   --->   Operation 259 'load' 'v107' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 14 <SV = 8> <Delay = 7.75>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind" [kernel.cpp:186]   --->   Operation 260 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast float %v105 to i32" [kernel.cpp:188]   --->   Operation 261 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln188, i32 23, i32 30)" [kernel.cpp:188]   --->   Operation 262 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %bitcast_ln188 to i23" [kernel.cpp:188]   --->   Operation 263 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (1.55ns)   --->   "%icmp_ln188 = icmp ne i8 %tmp_85, -1" [kernel.cpp:188]   --->   Operation 264 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (2.44ns)   --->   "%icmp_ln188_1 = icmp eq i23 %trunc_ln188, 0" [kernel.cpp:188]   --->   Operation 265 'icmp' 'icmp_ln188_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%or_ln188 = or i1 %icmp_ln188_1, %icmp_ln188" [kernel.cpp:188]   --->   Operation 266 'or' 'or_ln188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/2] (5.43ns)   --->   "%tmp_86 = fcmp oge float %v105, 0.000000e+00" [kernel.cpp:188]   --->   Operation 267 'fcmp' 'tmp_86' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %or_ln188, %tmp_86" [kernel.cpp:188]   --->   Operation 268 'and' 'and_ln188' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/2] (2.32ns)   --->   "%v107 = load float* %max_K_h_addr_1, align 4" [kernel.cpp:198]   --->   Operation 269 'load' 'v107' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %and_ln188, label %14, label %16" [kernel.cpp:189]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.99ns)   --->   "%xor_ln200 = xor i32 %bitcast_ln188, -2147483648" [kernel.cpp:200]   --->   Operation 271 'xor' 'xor_ln200' <Predicate = (!and_ln188)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%v113 = bitcast i32 %xor_ln200 to float" [kernel.cpp:200]   --->   Operation 272 'bitcast' 'v113' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast float %v107 to i32" [kernel.cpp:201]   --->   Operation 273 'bitcast' 'bitcast_ln201' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)" [kernel.cpp:201]   --->   Operation 274 'partselect' 'tmp_89' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %bitcast_ln201 to i23" [kernel.cpp:201]   --->   Operation 275 'trunc' 'trunc_ln201' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln200, i32 23, i32 30)" [kernel.cpp:201]   --->   Operation 276 'partselect' 'tmp_90' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln201 = icmp ne i8 %tmp_89, -1" [kernel.cpp:201]   --->   Operation 277 'icmp' 'icmp_ln201' <Predicate = (!and_ln188)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0" [kernel.cpp:201]   --->   Operation 278 'icmp' 'icmp_ln201_1' <Predicate = (!and_ln188)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (1.55ns)   --->   "%icmp_ln201_2 = icmp ne i8 %tmp_90, -1" [kernel.cpp:201]   --->   Operation 279 'icmp' 'icmp_ln201_2' <Predicate = (!and_ln188)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [2/2] (5.43ns)   --->   "%tmp_91 = fcmp olt float %v107, %v113" [kernel.cpp:201]   --->   Operation 280 'fcmp' 'tmp_91' <Predicate = (!and_ln188)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln192 = bitcast float %v107 to i32" [kernel.cpp:192]   --->   Operation 281 'bitcast' 'bitcast_ln192' <Predicate = (and_ln188)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln192, i32 23, i32 30)" [kernel.cpp:192]   --->   Operation 282 'partselect' 'tmp_87' <Predicate = (and_ln188)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i32 %bitcast_ln192 to i23" [kernel.cpp:192]   --->   Operation 283 'trunc' 'trunc_ln192' <Predicate = (and_ln188)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (1.55ns)   --->   "%icmp_ln192 = icmp ne i8 %tmp_87, -1" [kernel.cpp:192]   --->   Operation 284 'icmp' 'icmp_ln192' <Predicate = (and_ln188)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (2.44ns)   --->   "%icmp_ln192_1 = icmp eq i23 %trunc_ln192, 0" [kernel.cpp:192]   --->   Operation 285 'icmp' 'icmp_ln192_1' <Predicate = (and_ln188)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [2/2] (5.43ns)   --->   "%tmp_88 = fcmp olt float %v107, %v105" [kernel.cpp:192]   --->   Operation 286 'fcmp' 'tmp_88' <Predicate = (and_ln188)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.40>
ST_15 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node v114)   --->   "%or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201" [kernel.cpp:201]   --->   Operation 287 'or' 'or_ln201' <Predicate = (!and_ln188)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node v114)   --->   "%or_ln201_1 = or i1 %icmp_ln188_1, %icmp_ln201_2" [kernel.cpp:201]   --->   Operation 288 'or' 'or_ln201_1' <Predicate = (!and_ln188)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node v114)   --->   "%and_ln201 = and i1 %or_ln201, %or_ln201_1" [kernel.cpp:201]   --->   Operation 289 'and' 'and_ln201' <Predicate = (!and_ln188)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/2] (5.43ns)   --->   "%tmp_91 = fcmp olt float %v107, %v113" [kernel.cpp:201]   --->   Operation 290 'fcmp' 'tmp_91' <Predicate = (!and_ln188)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%v114 = and i1 %and_ln201, %tmp_91" [kernel.cpp:201]   --->   Operation 291 'and' 'v114' <Predicate = (!and_ln188)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %v114, label %17, label %._crit_edge84" [kernel.cpp:202]   --->   Operation 292 'br' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (2.32ns)   --->   "store float %v113, float* %max_K_h_addr_1, align 4" [kernel.cpp:205]   --->   Operation 293 'store' <Predicate = (!and_ln188 & v114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge84" [kernel.cpp:206]   --->   Operation 294 'br' <Predicate = (!and_ln188 & v114)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 295 'br' <Predicate = (!and_ln188)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node v109)   --->   "%or_ln192 = or i1 %icmp_ln192_1, %icmp_ln192" [kernel.cpp:192]   --->   Operation 296 'or' 'or_ln192' <Predicate = (and_ln188)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/2] (5.43ns)   --->   "%tmp_88 = fcmp olt float %v107, %v105" [kernel.cpp:192]   --->   Operation 297 'fcmp' 'tmp_88' <Predicate = (and_ln188)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%v109 = and i1 %or_ln192, %tmp_88" [kernel.cpp:192]   --->   Operation 298 'and' 'v109' <Predicate = (and_ln188)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %v109, label %15, label %._crit_edge83" [kernel.cpp:193]   --->   Operation 299 'br' <Predicate = (and_ln188)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (2.32ns)   --->   "store float %v105, float* %max_K_h_addr_1, align 4" [kernel.cpp:195]   --->   Operation 300 'store' <Predicate = (and_ln188 & v109)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge83" [kernel.cpp:196]   --->   Operation 301 'br' <Predicate = (and_ln188 & v109)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "br label %18" [kernel.cpp:197]   --->   Operation 302 'br' <Predicate = (and_ln188)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:186]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 2.32>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%i8_0 = phi i4 [ %i8, %l_Q_h_to_int_i8_end ], [ 0, %.preheader76.preheader ]"   --->   Operation 304 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (1.30ns)   --->   "%icmp_ln210 = icmp eq i4 %i8_0, -4" [kernel.cpp:210]   --->   Operation 305 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 306 'speclooptripcount' 'empty_484' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (1.73ns)   --->   "%i8 = add i4 %i8_0, 1" [kernel.cpp:210]   --->   Operation 307 'add' 'i8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %.preheader75.preheader, label %l_Q_h_to_int_i8_begin" [kernel.cpp:210]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i4 %i8_0 to i64" [kernel.cpp:212]   --->   Operation 309 'zext' 'zext_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%max_Q_h_addr_2 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln212" [kernel.cpp:214]   --->   Operation 310 'getelementptr' 'max_Q_h_addr_2' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_16 : Operation 311 [2/2] (2.32ns)   --->   "%v121 = load float* %max_Q_h_addr_2, align 4" [kernel.cpp:214]   --->   Operation 311 'load' 'v121' <Predicate = (!icmp_ln210)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_16 : Operation 312 [1/1] (1.76ns)   --->   "br label %.preheader75" [kernel.cpp:220]   --->   Operation 312 'br' <Predicate = (icmp_ln210)> <Delay = 1.76>

State 17 <SV = 7> <Delay = 2.32>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind" [kernel.cpp:210]   --->   Operation 313 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str17)" [kernel.cpp:210]   --->   Operation 314 'specregionbegin' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i8_0, i6 0)" [kernel.cpp:212]   --->   Operation 315 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i10 %tmp_115 to i11" [kernel.cpp:214]   --->   Operation 316 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/2] (2.32ns)   --->   "%v121 = load float* %max_Q_h_addr_2, align 4" [kernel.cpp:214]   --->   Operation 317 'load' 'v121' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_17 : Operation 318 [1/1] (1.76ns)   --->   "br label %19" [kernel.cpp:211]   --->   Operation 318 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 8> <Delay = 4.98>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%j8_0 = phi i7 [ 0, %l_Q_h_to_int_i8_begin ], [ %j8, %_ifconv ]"   --->   Operation 319 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (1.48ns)   --->   "%icmp_ln211 = icmp eq i7 %j8_0, -64" [kernel.cpp:211]   --->   Operation 320 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 321 'speclooptripcount' 'empty_485' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (1.87ns)   --->   "%j8 = add i7 %j8_0, 1" [kernel.cpp:211]   --->   Operation 322 'add' 'j8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %l_Q_h_to_int_i8_end, label %_ifconv" [kernel.cpp:211]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i7 %j8_0 to i11" [kernel.cpp:212]   --->   Operation 324 'zext' 'zext_ln212_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (1.73ns)   --->   "%add_ln212 = add i11 %zext_ln214, %zext_ln212_1" [kernel.cpp:212]   --->   Operation 325 'add' 'add_ln212' <Predicate = (!icmp_ln211)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln212_2 = zext i11 %add_ln212 to i64" [kernel.cpp:212]   --->   Operation 326 'zext' 'zext_ln212_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%v77_addr_1 = getelementptr [768 x float]* %v77, i64 0, i64 %zext_ln212_2" [kernel.cpp:212]   --->   Operation 327 'getelementptr' 'v77_addr_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 328 [2/2] (3.25ns)   --->   "%v119 = load float* %v77_addr_1, align 4" [kernel.cpp:213]   --->   Operation 328 'load' 'v119' <Predicate = (!icmp_ln211)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str17, i32 %tmp_34)" [kernel.cpp:219]   --->   Operation 329 'specregionend' 'empty_486' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader76" [kernel.cpp:210]   --->   Operation 330 'br' <Predicate = (icmp_ln211)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 3.25>
ST_19 : Operation 331 [1/2] (3.25ns)   --->   "%v119 = load float* %v77_addr_1, align 4" [kernel.cpp:213]   --->   Operation 331 'load' 'v119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 20 <SV = 10> <Delay = 5.70>
ST_20 : Operation 332 [4/4] (5.70ns)   --->   "%v120 = fmul float %v119, 2.047000e+03" [kernel.cpp:213]   --->   Operation 332 'fmul' 'v120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 5.70>
ST_21 : Operation 333 [3/4] (5.70ns)   --->   "%v120 = fmul float %v119, 2.047000e+03" [kernel.cpp:213]   --->   Operation 333 'fmul' 'v120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.70>
ST_22 : Operation 334 [2/4] (5.70ns)   --->   "%v120 = fmul float %v119, 2.047000e+03" [kernel.cpp:213]   --->   Operation 334 'fmul' 'v120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 5.70>
ST_23 : Operation 335 [1/4] (5.70ns)   --->   "%v120 = fmul float %v119, 2.047000e+03" [kernel.cpp:213]   --->   Operation 335 'fmul' 'v120' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 6.07>
ST_24 : Operation 336 [16/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 336 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 6.07>
ST_25 : Operation 337 [15/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 337 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 6.07>
ST_26 : Operation 338 [14/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 338 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 6.07>
ST_27 : Operation 339 [13/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 339 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 6.07>
ST_28 : Operation 340 [12/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 340 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 6.07>
ST_29 : Operation 341 [11/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 341 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 6.07>
ST_30 : Operation 342 [10/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 342 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 6.07>
ST_31 : Operation 343 [9/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 343 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 6.07>
ST_32 : Operation 344 [8/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 344 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 6.07>
ST_33 : Operation 345 [7/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 345 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 6.07>
ST_34 : Operation 346 [6/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 346 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 25> <Delay = 6.07>
ST_35 : Operation 347 [5/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 347 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 6.07>
ST_36 : Operation 348 [4/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 348 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 6.07>
ST_37 : Operation 349 [3/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 349 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 28> <Delay = 6.07>
ST_38 : Operation 350 [2/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 350 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 29> <Delay = 6.07>
ST_39 : Operation 351 [1/16] (6.07ns)   --->   "%v122 = fdiv float %v120, %v121" [kernel.cpp:215]   --->   Operation 351 'fdiv' 'v122' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 30> <Delay = 8.66>
ST_40 : Operation 352 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %v122 to i32" [kernel.cpp:216]   --->   Operation 352 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [kernel.cpp:216]   --->   Operation 353 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:216]   --->   Operation 354 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [kernel.cpp:216]   --->   Operation 355 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 356 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [kernel.cpp:216]   --->   Operation 356 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [kernel.cpp:216]   --->   Operation 357 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 358 [1/1] (0.00ns)   --->   "%v123_V = trunc i32 %reg_V to i12" [kernel.cpp:216]   --->   Operation 358 'trunc' 'v123_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%tmp_36 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [kernel.cpp:216]   --->   Operation 359 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 360 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [kernel.cpp:216]   --->   Operation 360 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 361 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [kernel.cpp:216]   --->   Operation 361 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [kernel.cpp:216]   --->   Operation 362 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [kernel.cpp:216]   --->   Operation 363 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 364 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [kernel.cpp:216]   --->   Operation 364 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 365 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [kernel.cpp:216]   --->   Operation 365 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 366 [1/1] (1.82ns)   --->   "%sh_amt_16 = sub i9 0, %sh_amt" [kernel.cpp:216]   --->   Operation 366 'sub' 'sh_amt_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 367 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_16, 12" [kernel.cpp:216]   --->   Operation 367 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%lshr_ln286 = lshr i24 %tmp_36, %sext_ln281" [kernel.cpp:216]   --->   Operation 368 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%v123_V_1 = trunc i24 %lshr_ln286 to i12" [kernel.cpp:216]   --->   Operation 369 'trunc' 'v123_V_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 370 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [kernel.cpp:216]   --->   Operation 370 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [kernel.cpp:216]   --->   Operation 371 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 372 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [kernel.cpp:216]   --->   Operation 372 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node v123_V_3)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [kernel.cpp:216]   --->   Operation 373 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 374 [1/1] (4.20ns) (out node of the LUT)   --->   "%v123_V_3 = select i1 %and_ln285, i12 %v123_V_1, i12 0" [kernel.cpp:216]   --->   Operation 374 'select' 'v123_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [kernel.cpp:216]   --->   Operation 375 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [kernel.cpp:216]   --->   Operation 376 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [kernel.cpp:216]   --->   Operation 377 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 7.78>
ST_41 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node v123_V_5)   --->   "%sext_ln294 = sext i9 %sh_amt_16 to i32" [kernel.cpp:216]   --->   Operation 378 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_41 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node v123_V_6)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:216]   --->   Operation 379 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node v123_V_6)   --->   "%select_ln288 = select i1 %tmp_93, i12 -1, i12 0" [kernel.cpp:216]   --->   Operation 380 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node v123_V_5)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i12" [kernel.cpp:216]   --->   Operation 381 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_41 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node v123_V_5)   --->   "%shl_ln297 = shl i12 %v123_V, %sext_ln294cast" [kernel.cpp:216]   --->   Operation 382 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node v123_V_5)   --->   "%v123_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v123_V_3" [kernel.cpp:216]   --->   Operation 383 'select' 'v123_V_4' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 384 [1/1] (3.56ns) (out node of the LUT)   --->   "%v123_V_5 = select i1 %icmp_ln278, i12 0, i12 %v123_V_4" [kernel.cpp:216]   --->   Operation 384 'select' 'v123_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node v123_V_6)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [kernel.cpp:216]   --->   Operation 385 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node v123_V_6)   --->   "%and_ln285_16 = and i1 %and_ln284, %xor_ln285" [kernel.cpp:216]   --->   Operation 386 'and' 'and_ln285_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 387 [1/1] (0.99ns) (out node of the LUT)   --->   "%v123_V_6 = select i1 %and_ln285_16, i12 %select_ln288, i12 %v123_V_5" [kernel.cpp:216]   --->   Operation 387 'select' 'v123_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node v123_V_7)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [kernel.cpp:216]   --->   Operation 388 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node v123_V_7)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [kernel.cpp:216]   --->   Operation 389 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%v123_V_7 = select i1 %and_ln282, i12 %v123_V, i12 %v123_V_6" [kernel.cpp:216]   --->   Operation 390 'select' 'v123_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 391 [1/1] (1.54ns)   --->   "%v123_V_8 = sub i12 0, %v123_V_7" [kernel.cpp:216]   --->   Operation 391 'sub' 'v123_V_8' <Predicate = (p_Result_89)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 392 [1/1] (0.69ns)   --->   "%v123_V_9 = select i1 %p_Result_89, i12 %v123_V_8, i12 %v123_V_7" [kernel.cpp:216]   --->   Operation 392 'select' 'v123_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 32> <Delay = 3.25>
ST_42 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str18) nounwind" [kernel.cpp:211]   --->   Operation 393 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 394 [1/1] (0.00ns)   --->   "%q_Q_h_V_addr_1 = getelementptr [768 x i12]* %q_Q_h_V, i64 0, i64 %zext_ln212_2" [kernel.cpp:217]   --->   Operation 394 'getelementptr' 'q_Q_h_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 395 [1/1] (3.25ns)   --->   "store i12 %v123_V_9, i12* %q_Q_h_V_addr_1, align 2" [kernel.cpp:217]   --->   Operation 395 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_42 : Operation 396 [1/1] (0.00ns)   --->   "br label %19" [kernel.cpp:211]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 7> <Delay = 2.32>
ST_43 : Operation 397 [1/1] (0.00ns)   --->   "%i9_0 = phi i4 [ %i9, %l_K_h_to_int_i9_end ], [ 0, %.preheader75.preheader ]"   --->   Operation 397 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 398 [1/1] (1.30ns)   --->   "%icmp_ln220 = icmp eq i4 %i9_0, -4" [kernel.cpp:220]   --->   Operation 398 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 399 [1/1] (0.00ns)   --->   "%empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 399 'speclooptripcount' 'empty_487' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 400 [1/1] (1.73ns)   --->   "%i9 = add i4 %i9_0, 1" [kernel.cpp:220]   --->   Operation 400 'add' 'i9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 401 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %.preheader74.preheader, label %l_K_h_to_int_i9_begin" [kernel.cpp:220]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i4 %i9_0 to i64" [kernel.cpp:222]   --->   Operation 402 'zext' 'zext_ln222' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_43 : Operation 403 [1/1] (0.00ns)   --->   "%max_K_h_addr_2 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln222" [kernel.cpp:224]   --->   Operation 403 'getelementptr' 'max_K_h_addr_2' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_43 : Operation 404 [2/2] (2.32ns)   --->   "%v128 = load float* %max_K_h_addr_2, align 4" [kernel.cpp:224]   --->   Operation 404 'load' 'v128' <Predicate = (!icmp_ln220)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_43 : Operation 405 [1/1] (1.76ns)   --->   "br label %.preheader74" [kernel.cpp:230]   --->   Operation 405 'br' <Predicate = (icmp_ln220)> <Delay = 1.76>

State 44 <SV = 8> <Delay = 2.32>
ST_44 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str19) nounwind" [kernel.cpp:220]   --->   Operation 406 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str19)" [kernel.cpp:220]   --->   Operation 407 'specregionbegin' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i9_0, i6 0)" [kernel.cpp:222]   --->   Operation 408 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %tmp_116 to i11" [kernel.cpp:224]   --->   Operation 409 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 410 [1/2] (2.32ns)   --->   "%v128 = load float* %max_K_h_addr_2, align 4" [kernel.cpp:224]   --->   Operation 410 'load' 'v128' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_44 : Operation 411 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:221]   --->   Operation 411 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 9> <Delay = 4.98>
ST_45 : Operation 412 [1/1] (0.00ns)   --->   "%j9_0 = phi i7 [ 0, %l_K_h_to_int_i9_begin ], [ %j9, %_ifconv24 ]"   --->   Operation 412 'phi' 'j9_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 413 [1/1] (1.48ns)   --->   "%icmp_ln221 = icmp eq i7 %j9_0, -64" [kernel.cpp:221]   --->   Operation 413 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 414 [1/1] (0.00ns)   --->   "%empty_488 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 414 'speclooptripcount' 'empty_488' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 415 [1/1] (1.87ns)   --->   "%j9 = add i7 %j9_0, 1" [kernel.cpp:221]   --->   Operation 415 'add' 'j9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %l_K_h_to_int_i9_end, label %_ifconv24" [kernel.cpp:221]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i7 %j9_0 to i11" [kernel.cpp:222]   --->   Operation 417 'zext' 'zext_ln222_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_45 : Operation 418 [1/1] (1.73ns)   --->   "%add_ln222 = add i11 %zext_ln224, %zext_ln222_1" [kernel.cpp:222]   --->   Operation 418 'add' 'add_ln222' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln222_2 = zext i11 %add_ln222 to i64" [kernel.cpp:222]   --->   Operation 419 'zext' 'zext_ln222_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%v78_addr_1 = getelementptr [768 x float]* %v78, i64 0, i64 %zext_ln222_2" [kernel.cpp:222]   --->   Operation 420 'getelementptr' 'v78_addr_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_45 : Operation 421 [2/2] (3.25ns)   --->   "%v126 = load float* %v78_addr_1, align 4" [kernel.cpp:223]   --->   Operation 421 'load' 'v126' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%empty_490 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str19, i32 %tmp_35)" [kernel.cpp:229]   --->   Operation 422 'specregionend' 'empty_490' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (0.00ns)   --->   "br label %.preheader75" [kernel.cpp:220]   --->   Operation 423 'br' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 46 <SV = 10> <Delay = 3.25>
ST_46 : Operation 424 [1/2] (3.25ns)   --->   "%v126 = load float* %v78_addr_1, align 4" [kernel.cpp:223]   --->   Operation 424 'load' 'v126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 47 <SV = 11> <Delay = 5.70>
ST_47 : Operation 425 [4/4] (5.70ns)   --->   "%v127 = fmul float %v126, 2.047000e+03" [kernel.cpp:223]   --->   Operation 425 'fmul' 'v127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 12> <Delay = 5.70>
ST_48 : Operation 426 [3/4] (5.70ns)   --->   "%v127 = fmul float %v126, 2.047000e+03" [kernel.cpp:223]   --->   Operation 426 'fmul' 'v127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 13> <Delay = 5.70>
ST_49 : Operation 427 [2/4] (5.70ns)   --->   "%v127 = fmul float %v126, 2.047000e+03" [kernel.cpp:223]   --->   Operation 427 'fmul' 'v127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 14> <Delay = 5.70>
ST_50 : Operation 428 [1/4] (5.70ns)   --->   "%v127 = fmul float %v126, 2.047000e+03" [kernel.cpp:223]   --->   Operation 428 'fmul' 'v127' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 15> <Delay = 6.07>
ST_51 : Operation 429 [16/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 429 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 16> <Delay = 6.07>
ST_52 : Operation 430 [15/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 430 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 17> <Delay = 6.07>
ST_53 : Operation 431 [14/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 431 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 18> <Delay = 6.07>
ST_54 : Operation 432 [13/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 432 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 19> <Delay = 6.07>
ST_55 : Operation 433 [12/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 433 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 20> <Delay = 6.07>
ST_56 : Operation 434 [11/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 434 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 21> <Delay = 6.07>
ST_57 : Operation 435 [10/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 435 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 22> <Delay = 6.07>
ST_58 : Operation 436 [9/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 436 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 23> <Delay = 6.07>
ST_59 : Operation 437 [8/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 437 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 6.07>
ST_60 : Operation 438 [7/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 438 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 25> <Delay = 6.07>
ST_61 : Operation 439 [6/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 439 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 26> <Delay = 6.07>
ST_62 : Operation 440 [5/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 440 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 27> <Delay = 6.07>
ST_63 : Operation 441 [4/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 441 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 28> <Delay = 6.07>
ST_64 : Operation 442 [3/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 442 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 29> <Delay = 6.07>
ST_65 : Operation 443 [2/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 443 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 30> <Delay = 6.07>
ST_66 : Operation 444 [1/16] (6.07ns)   --->   "%v129 = fdiv float %v127, %v128" [kernel.cpp:225]   --->   Operation 444 'fdiv' 'v129' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 31> <Delay = 8.66>
ST_67 : Operation 445 [1/1] (0.00ns)   --->   "%reg_V_6 = bitcast float %v129 to i32" [kernel.cpp:226]   --->   Operation 445 'bitcast' 'reg_V_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln262_6 = trunc i32 %reg_V_6 to i31" [kernel.cpp:226]   --->   Operation 446 'trunc' 'trunc_ln262_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_6, i32 31)" [kernel.cpp:226]   --->   Operation 447 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 448 [1/1] (0.00ns)   --->   "%p_Result_s_489 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_6, i32 23, i32 30)" [kernel.cpp:226]   --->   Operation 448 'partselect' 'p_Result_s_489' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 449 [1/1] (0.00ns)   --->   "%exp_V_6 = zext i8 %p_Result_s_489 to i9" [kernel.cpp:226]   --->   Operation 449 'zext' 'exp_V_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%trunc_ln270_6 = trunc i32 %reg_V_6 to i23" [kernel.cpp:226]   --->   Operation 450 'trunc' 'trunc_ln270_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 451 [1/1] (0.00ns)   --->   "%v130_V = trunc i32 %reg_V_6 to i12" [kernel.cpp:226]   --->   Operation 451 'trunc' 'v130_V' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%tmp_38 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_6)" [kernel.cpp:226]   --->   Operation 452 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 453 [1/1] (2.47ns)   --->   "%icmp_ln278_6 = icmp eq i31 %trunc_ln262_6, 0" [kernel.cpp:226]   --->   Operation 453 'icmp' 'icmp_ln278_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 454 [1/1] (1.82ns)   --->   "%sh_amt_17 = sub i9 150, %exp_V_6" [kernel.cpp:226]   --->   Operation 454 'sub' 'sh_amt_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%sext_ln281_6 = sext i9 %sh_amt_17 to i24" [kernel.cpp:226]   --->   Operation 455 'sext' 'sext_ln281_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 456 [1/1] (1.55ns)   --->   "%icmp_ln282_6 = icmp eq i8 %p_Result_s_489, -106" [kernel.cpp:226]   --->   Operation 456 'icmp' 'icmp_ln282_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 457 [1/1] (1.66ns)   --->   "%icmp_ln284_6 = icmp sgt i9 %sh_amt_17, 0" [kernel.cpp:226]   --->   Operation 457 'icmp' 'icmp_ln284_6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 458 [1/1] (1.66ns)   --->   "%icmp_ln285_6 = icmp slt i9 %sh_amt_17, 25" [kernel.cpp:226]   --->   Operation 458 'icmp' 'icmp_ln285_6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 459 [1/1] (1.82ns)   --->   "%sh_amt_18 = sub i9 0, %sh_amt_17" [kernel.cpp:226]   --->   Operation 459 'sub' 'sh_amt_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 460 [1/1] (1.66ns)   --->   "%icmp_ln295_6 = icmp slt i9 %sh_amt_18, 12" [kernel.cpp:226]   --->   Operation 460 'icmp' 'icmp_ln295_6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%lshr_ln286_6 = lshr i24 %tmp_38, %sext_ln281_6" [kernel.cpp:226]   --->   Operation 461 'lshr' 'lshr_ln286_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%v130_V_1 = trunc i24 %lshr_ln286_6 to i12" [kernel.cpp:226]   --->   Operation 462 'trunc' 'v130_V_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 463 [1/1] (0.97ns)   --->   "%or_ln282_6 = or i1 %icmp_ln278_6, %icmp_ln282_6" [kernel.cpp:226]   --->   Operation 463 'or' 'or_ln282_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_6)   --->   "%xor_ln282_6 = xor i1 %or_ln282_6, true" [kernel.cpp:226]   --->   Operation 464 'xor' 'xor_ln282_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 465 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_6 = and i1 %icmp_ln284_6, %xor_ln282_6" [kernel.cpp:226]   --->   Operation 465 'and' 'and_ln284_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node v130_V_3)   --->   "%and_ln285_17 = and i1 %and_ln284_6, %icmp_ln285_6" [kernel.cpp:226]   --->   Operation 466 'and' 'and_ln285_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 467 [1/1] (4.20ns) (out node of the LUT)   --->   "%v130_V_3 = select i1 %and_ln285_17, i12 %v130_V_1, i12 0" [kernel.cpp:226]   --->   Operation 467 'select' 'v130_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_6)   --->   "%or_ln284_6 = or i1 %or_ln282_6, %icmp_ln284_6" [kernel.cpp:226]   --->   Operation 468 'or' 'or_ln284_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_6)   --->   "%xor_ln284_6 = xor i1 %or_ln284_6, true" [kernel.cpp:226]   --->   Operation 469 'xor' 'xor_ln284_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 470 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_6 = and i1 %icmp_ln295_6, %xor_ln284_6" [kernel.cpp:226]   --->   Operation 470 'and' 'and_ln295_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 32> <Delay = 7.78>
ST_68 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node v130_V_5)   --->   "%sext_ln294_6 = sext i9 %sh_amt_18 to i32" [kernel.cpp:226]   --->   Operation 471 'sext' 'sext_ln294_6' <Predicate = (and_ln295_6 & !icmp_ln278_6)> <Delay = 0.00>
ST_68 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node v130_V_6)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_6, i32 31)" [kernel.cpp:226]   --->   Operation 472 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node v130_V_6)   --->   "%select_ln288_6 = select i1 %tmp_95, i12 -1, i12 0" [kernel.cpp:226]   --->   Operation 473 'select' 'select_ln288_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node v130_V_5)   --->   "%sext_ln294_6cast = trunc i32 %sext_ln294_6 to i12" [kernel.cpp:226]   --->   Operation 474 'trunc' 'sext_ln294_6cast' <Predicate = (and_ln295_6 & !icmp_ln278_6)> <Delay = 0.00>
ST_68 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node v130_V_5)   --->   "%shl_ln297_6 = shl i12 %v130_V, %sext_ln294_6cast" [kernel.cpp:226]   --->   Operation 475 'shl' 'shl_ln297_6' <Predicate = (and_ln295_6 & !icmp_ln278_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node v130_V_5)   --->   "%v130_V_4 = select i1 %and_ln295_6, i12 %shl_ln297_6, i12 %v130_V_3" [kernel.cpp:226]   --->   Operation 476 'select' 'v130_V_4' <Predicate = (!icmp_ln278_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 477 [1/1] (3.56ns) (out node of the LUT)   --->   "%v130_V_5 = select i1 %icmp_ln278_6, i12 0, i12 %v130_V_4" [kernel.cpp:226]   --->   Operation 477 'select' 'v130_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node v130_V_6)   --->   "%xor_ln285_6 = xor i1 %icmp_ln285_6, true" [kernel.cpp:226]   --->   Operation 478 'xor' 'xor_ln285_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node v130_V_6)   --->   "%and_ln285_18 = and i1 %and_ln284_6, %xor_ln285_6" [kernel.cpp:226]   --->   Operation 479 'and' 'and_ln285_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 480 [1/1] (0.99ns) (out node of the LUT)   --->   "%v130_V_6 = select i1 %and_ln285_18, i12 %select_ln288_6, i12 %v130_V_5" [kernel.cpp:226]   --->   Operation 480 'select' 'v130_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node v130_V_7)   --->   "%xor_ln278_6 = xor i1 %icmp_ln278_6, true" [kernel.cpp:226]   --->   Operation 481 'xor' 'xor_ln278_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node v130_V_7)   --->   "%and_ln282_6 = and i1 %icmp_ln282_6, %xor_ln278_6" [kernel.cpp:226]   --->   Operation 482 'and' 'and_ln282_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%v130_V_7 = select i1 %and_ln282_6, i12 %v130_V, i12 %v130_V_6" [kernel.cpp:226]   --->   Operation 483 'select' 'v130_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 484 [1/1] (1.54ns)   --->   "%v130_V_8 = sub i12 0, %v130_V_7" [kernel.cpp:226]   --->   Operation 484 'sub' 'v130_V_8' <Predicate = (p_Result_90)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 485 [1/1] (0.69ns)   --->   "%v130_V_9 = select i1 %p_Result_90, i12 %v130_V_8, i12 %v130_V_7" [kernel.cpp:226]   --->   Operation 485 'select' 'v130_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 33> <Delay = 3.25>
ST_69 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str20) nounwind" [kernel.cpp:221]   --->   Operation 486 'specloopname' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 487 [1/1] (0.00ns)   --->   "%q_K_h_V_addr_1 = getelementptr [768 x i12]* %q_K_h_V, i64 0, i64 %zext_ln222_2" [kernel.cpp:227]   --->   Operation 487 'getelementptr' 'q_K_h_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 488 [1/1] (3.25ns)   --->   "store i12 %v130_V_9, i12* %q_K_h_V_addr_1, align 2" [kernel.cpp:227]   --->   Operation 488 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_69 : Operation 489 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:221]   --->   Operation 489 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 8> <Delay = 1.91>
ST_70 : Operation 490 [1/1] (0.00ns)   --->   "%i10_0 = phi i4 [ %i10, %l_gemm_i10_end ], [ 0, %.preheader74.preheader ]"   --->   Operation 490 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 491 [1/1] (1.30ns)   --->   "%icmp_ln230 = icmp eq i4 %i10_0, -4" [kernel.cpp:230]   --->   Operation 491 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 492 [1/1] (0.00ns)   --->   "%empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 492 'speclooptripcount' 'empty_491' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 493 [1/1] (1.73ns)   --->   "%i10 = add i4 %i10_0, 1" [kernel.cpp:230]   --->   Operation 493 'add' 'i10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 494 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.preheader.preheader, label %l_gemm_i10_begin" [kernel.cpp:230]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str21) nounwind" [kernel.cpp:230]   --->   Operation 495 'specloopname' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str21)" [kernel.cpp:230]   --->   Operation 496 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_117 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i10_0, i6 0)" [kernel.cpp:233]   --->   Operation 497 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i10 %tmp_117 to i11" [kernel.cpp:238]   --->   Operation 498 'zext' 'zext_ln238' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i10_0, i4 0)" [kernel.cpp:238]   --->   Operation 499 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i8 %tmp_118 to i9" [kernel.cpp:238]   --->   Operation 500 'zext' 'zext_ln238_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_119 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i10_0, i2 0)" [kernel.cpp:238]   --->   Operation 501 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln238_2 = zext i6 %tmp_119 to i9" [kernel.cpp:238]   --->   Operation 502 'zext' 'zext_ln238_2' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_70 : Operation 503 [1/1] (1.91ns)   --->   "%sub_ln238 = sub i9 %zext_ln238_1, %zext_ln238_2" [kernel.cpp:238]   --->   Operation 503 'sub' 'sub_ln238' <Predicate = (!icmp_ln230)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 504 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:231]   --->   Operation 504 'br' <Predicate = (!icmp_ln230)> <Delay = 1.76>
ST_70 : Operation 505 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:245]   --->   Operation 505 'br' <Predicate = (icmp_ln230)> <Delay = 1.76>

State 71 <SV = 9> <Delay = 1.82>
ST_71 : Operation 506 [1/1] (0.00ns)   --->   "%j10_0 = phi i4 [ 0, %l_gemm_i10_begin ], [ %j10, %l_j10_end ]"   --->   Operation 506 'phi' 'j10_0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 507 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp eq i4 %j10_0, -4" [kernel.cpp:231]   --->   Operation 507 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 508 [1/1] (0.00ns)   --->   "%empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 508 'speclooptripcount' 'empty_492' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 509 [1/1] (1.73ns)   --->   "%j10 = add i4 %j10_0, 1" [kernel.cpp:231]   --->   Operation 509 'add' 'j10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %l_gemm_i10_end, label %l_j10_begin" [kernel.cpp:231]   --->   Operation 510 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str22) nounwind" [kernel.cpp:231]   --->   Operation 511 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str22)" [kernel.cpp:231]   --->   Operation 512 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i4 %j10_0 to i9" [kernel.cpp:234]   --->   Operation 513 'zext' 'zext_ln234' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_122 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j10_0, i6 0)" [kernel.cpp:234]   --->   Operation 514 'bitconcatenate' 'tmp_122' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln238_3 = zext i10 %tmp_122 to i11" [kernel.cpp:238]   --->   Operation 515 'zext' 'zext_ln238_3' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 516 [1/1] (1.82ns)   --->   "%add_ln238 = add i9 %zext_ln234, %sub_ln238" [kernel.cpp:238]   --->   Operation 516 'add' 'add_ln238' <Predicate = (!icmp_ln231)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i9 %add_ln238 to i64" [kernel.cpp:238]   --->   Operation 517 'sext' 'sext_ln238' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 518 [1/1] (0.00ns)   --->   "%q_outp1_addr_1 = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln238" [kernel.cpp:238]   --->   Operation 518 'getelementptr' 'q_outp1_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (1.76ns)   --->   "br label %22" [kernel.cpp:232]   --->   Operation 519 'br' <Predicate = (!icmp_ln231)> <Delay = 1.76>
ST_71 : Operation 520 [1/1] (0.00ns)   --->   "%empty_495 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str21, i32 %tmp_37)" [kernel.cpp:244]   --->   Operation 520 'specregionend' 'empty_495' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_71 : Operation 521 [1/1] (0.00ns)   --->   "br label %.preheader74" [kernel.cpp:230]   --->   Operation 521 'br' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 72 <SV = 10> <Delay = 4.98>
ST_72 : Operation 522 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ 0, %l_j10_begin ], [ %k1, %23 ]"   --->   Operation 522 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 523 [1/1] (1.48ns)   --->   "%icmp_ln232 = icmp eq i7 %k1_0, -64" [kernel.cpp:232]   --->   Operation 523 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 524 [1/1] (0.00ns)   --->   "%empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 524 'speclooptripcount' 'empty_493' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 525 [1/1] (1.87ns)   --->   "%k1 = add i7 %k1_0, 1" [kernel.cpp:232]   --->   Operation 525 'add' 'k1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 526 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %l_j10_end, label %23" [kernel.cpp:232]   --->   Operation 526 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i7 %k1_0 to i11" [kernel.cpp:233]   --->   Operation 527 'zext' 'zext_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 528 [1/1] (1.73ns)   --->   "%add_ln233 = add i11 %zext_ln238, %zext_ln233" [kernel.cpp:233]   --->   Operation 528 'add' 'add_ln233' <Predicate = (!icmp_ln232)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i11 %add_ln233 to i64" [kernel.cpp:233]   --->   Operation 529 'zext' 'zext_ln233_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 530 [1/1] (0.00ns)   --->   "%q_Q_h_V_addr = getelementptr [768 x i12]* %q_Q_h_V, i64 0, i64 %zext_ln233_1" [kernel.cpp:233]   --->   Operation 530 'getelementptr' 'q_Q_h_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 531 [1/1] (1.73ns)   --->   "%add_ln234 = add i11 %zext_ln238_3, %zext_ln233" [kernel.cpp:234]   --->   Operation 531 'add' 'add_ln234' <Predicate = (!icmp_ln232)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln234_1 = zext i11 %add_ln234 to i64" [kernel.cpp:234]   --->   Operation 532 'zext' 'zext_ln234_1' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 533 [1/1] (0.00ns)   --->   "%q_K_h_V_addr = getelementptr [768 x i12]* %q_K_h_V, i64 0, i64 %zext_ln234_1" [kernel.cpp:234]   --->   Operation 533 'getelementptr' 'q_K_h_V_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 534 [2/2] (3.25ns)   --->   "%v134_V = load i12* %q_Q_h_V_addr, align 2" [kernel.cpp:233]   --->   Operation 534 'load' 'v134_V' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_72 : Operation 535 [2/2] (3.25ns)   --->   "%v135_V = load i12* %q_K_h_V_addr, align 2" [kernel.cpp:234]   --->   Operation 535 'load' 'v135_V' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_72 : Operation 536 [2/2] (3.25ns)   --->   "%v139 = load i32* %q_outp1_addr_1, align 4" [kernel.cpp:238]   --->   Operation 536 'load' 'v139' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_72 : Operation 537 [1/1] (0.00ns)   --->   "%empty_494 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str22, i32 %tmp_40)" [kernel.cpp:243]   --->   Operation 537 'specregionend' 'empty_494' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_72 : Operation 538 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:231]   --->   Operation 538 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 73 <SV = 11> <Delay = 3.25>
ST_73 : Operation 539 [1/2] (3.25ns)   --->   "%v134_V = load i12* %q_Q_h_V_addr, align 2" [kernel.cpp:233]   --->   Operation 539 'load' 'v134_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_73 : Operation 540 [1/2] (3.25ns)   --->   "%v135_V = load i12* %q_K_h_V_addr, align 2" [kernel.cpp:234]   --->   Operation 540 'load' 'v135_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_73 : Operation 541 [1/2] (3.25ns)   --->   "%v139 = load i32* %q_outp1_addr_1, align 4" [kernel.cpp:238]   --->   Operation 541 'load' 'v139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 74 <SV = 12> <Delay = 9.63>
ST_74 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str23) nounwind" [kernel.cpp:232]   --->   Operation 542 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i12 %v134_V to i24" [kernel.cpp:237]   --->   Operation 543 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i12 %v135_V to i24" [kernel.cpp:237]   --->   Operation 544 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 545 [1/1] (3.36ns) (grouped into DSP with root node v141)   --->   "%v138_V = mul i24 %sext_ln68_6, %sext_ln68" [kernel.cpp:237]   --->   Operation 545 'mul' 'v138_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 546 [1/1] (0.00ns) (grouped into DSP with root node v141)   --->   "%v140 = sext i24 %v138_V to i32" [kernel.cpp:239]   --->   Operation 546 'sext' 'v140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 547 [1/1] (3.02ns) (root node of the DSP)   --->   "%v141 = add nsw i32 %v140, %v139" [kernel.cpp:240]   --->   Operation 547 'add' 'v141' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 548 [1/1] (3.25ns)   --->   "store i32 %v141, i32* %q_outp1_addr_1, align 4" [kernel.cpp:241]   --->   Operation 548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_74 : Operation 549 [1/1] (0.00ns)   --->   "br label %22" [kernel.cpp:232]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 9> <Delay = 2.32>
ST_75 : Operation 550 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ %i11, %l_outp_to_float_norm_i11_end ], [ 0, %.preheader.preheader ]"   --->   Operation 550 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 551 [1/1] (1.30ns)   --->   "%icmp_ln245 = icmp eq i4 %i11_0, -4" [kernel.cpp:245]   --->   Operation 551 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 552 [1/1] (0.00ns)   --->   "%empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 552 'speclooptripcount' 'empty_496' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 553 [1/1] (1.73ns)   --->   "%i11 = add i4 %i11_0, 1" [kernel.cpp:245]   --->   Operation 553 'add' 'i11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %26, label %l_outp_to_float_norm_i11_begin" [kernel.cpp:245]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i4 %i11_0 to i64" [kernel.cpp:247]   --->   Operation 555 'zext' 'zext_ln247' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_75 : Operation 556 [1/1] (0.00ns)   --->   "%max_Q_h_addr_3 = getelementptr inbounds [12 x float]* %max_Q_h, i64 0, i64 %zext_ln247" [kernel.cpp:248]   --->   Operation 556 'getelementptr' 'max_Q_h_addr_3' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_75 : Operation 557 [2/2] (2.32ns)   --->   "%v145 = load float* %max_Q_h_addr_3, align 4" [kernel.cpp:248]   --->   Operation 557 'load' 'v145' <Predicate = (!icmp_ln245)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_75 : Operation 558 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:257]   --->   Operation 558 'ret' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 76 <SV = 10> <Delay = 2.32>
ST_76 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str24) nounwind" [kernel.cpp:245]   --->   Operation 559 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str24)" [kernel.cpp:245]   --->   Operation 560 'specregionbegin' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i11_0, i4 0)" [kernel.cpp:254]   --->   Operation 561 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %tmp_120 to i9" [kernel.cpp:254]   --->   Operation 562 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_121 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i11_0, i2 0)" [kernel.cpp:254]   --->   Operation 563 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i6 %tmp_121 to i9" [kernel.cpp:254]   --->   Operation 564 'zext' 'zext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 565 [1/1] (1.91ns)   --->   "%sub_ln254 = sub i9 %zext_ln254, %zext_ln254_1" [kernel.cpp:254]   --->   Operation 565 'sub' 'sub_ln254' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 566 [1/2] (2.32ns)   --->   "%v145 = load float* %max_Q_h_addr_3, align 4" [kernel.cpp:248]   --->   Operation 566 'load' 'v145' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_76 : Operation 567 [1/1] (1.76ns)   --->   "br label %24" [kernel.cpp:246]   --->   Operation 567 'br' <Predicate = true> <Delay = 1.76>

State 77 <SV = 11> <Delay = 5.07>
ST_77 : Operation 568 [1/1] (0.00ns)   --->   "%j11_0 = phi i4 [ 0, %l_outp_to_float_norm_i11_begin ], [ %j11, %25 ]"   --->   Operation 568 'phi' 'j11_0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 569 [1/1] (1.30ns)   --->   "%icmp_ln246 = icmp eq i4 %j11_0, -4" [kernel.cpp:246]   --->   Operation 569 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 570 [1/1] (0.00ns)   --->   "%empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 570 'speclooptripcount' 'empty_497' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 571 [1/1] (1.73ns)   --->   "%j11 = add i4 %j11_0, 1" [kernel.cpp:246]   --->   Operation 571 'add' 'j11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %l_outp_to_float_norm_i11_end, label %25" [kernel.cpp:246]   --->   Operation 572 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln254_2 = zext i4 %j11_0 to i9" [kernel.cpp:254]   --->   Operation 573 'zext' 'zext_ln254_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_77 : Operation 574 [1/1] (1.82ns)   --->   "%add_ln254 = add i9 %sub_ln254, %zext_ln254_2" [kernel.cpp:254]   --->   Operation 574 'add' 'add_ln254' <Predicate = (!icmp_ln246)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i9 %add_ln254 to i64" [kernel.cpp:254]   --->   Operation 575 'sext' 'sext_ln254' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_77 : Operation 576 [1/1] (0.00ns)   --->   "%q_outp1_addr_2 = getelementptr [144 x i32]* %q_outp1, i64 0, i64 %sext_ln254" [kernel.cpp:247]   --->   Operation 576 'getelementptr' 'q_outp1_addr_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_77 : Operation 577 [2/2] (3.25ns)   --->   "%v144 = load i32* %q_outp1_addr_2, align 4" [kernel.cpp:247]   --->   Operation 577 'load' 'v144' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_77 : Operation 578 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str24, i32 %tmp_39)" [kernel.cpp:256]   --->   Operation 578 'specregionend' 'empty_498' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_77 : Operation 579 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:245]   --->   Operation 579 'br' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 78 <SV = 12> <Delay = 3.25>
ST_78 : Operation 580 [1/2] (3.25ns)   --->   "%v144 = load i32* %q_outp1_addr_2, align 4" [kernel.cpp:247]   --->   Operation 580 'load' 'v144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 79 <SV = 13> <Delay = 6.41>
ST_79 : Operation 581 [6/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 581 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 14> <Delay = 6.41>
ST_80 : Operation 582 [5/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 582 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 15> <Delay = 6.41>
ST_81 : Operation 583 [4/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 583 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 16> <Delay = 6.41>
ST_82 : Operation 584 [3/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 584 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 17> <Delay = 6.41>
ST_83 : Operation 585 [2/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 585 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 18> <Delay = 6.41>
ST_84 : Operation 586 [1/6] (6.41ns)   --->   "%v146 = sitofp i32 %v144 to float" [kernel.cpp:249]   --->   Operation 586 'sitofp' 'v146' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 19> <Delay = 5.70>
ST_85 : Operation 587 [4/4] (5.70ns)   --->   "%v147 = fmul float %v146, %v145" [kernel.cpp:250]   --->   Operation 587 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 20> <Delay = 5.70>
ST_86 : Operation 588 [3/4] (5.70ns)   --->   "%v147 = fmul float %v146, %v145" [kernel.cpp:250]   --->   Operation 588 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 21> <Delay = 5.70>
ST_87 : Operation 589 [2/4] (5.70ns)   --->   "%v147 = fmul float %v146, %v145" [kernel.cpp:250]   --->   Operation 589 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 22> <Delay = 5.70>
ST_88 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %j11_0 to i64" [kernel.cpp:247]   --->   Operation 590 'zext' 'zext_ln247_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 591 [1/4] (5.70ns)   --->   "%v147 = fmul float %v146, %v145" [kernel.cpp:250]   --->   Operation 591 'fmul' 'v147' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 592 [1/1] (0.00ns)   --->   "%max_K_h_addr_3 = getelementptr inbounds [12 x float]* %max_K_h, i64 0, i64 %zext_ln247_1" [kernel.cpp:251]   --->   Operation 592 'getelementptr' 'max_K_h_addr_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 593 [2/2] (2.32ns)   --->   "%v148 = load float* %max_K_h_addr_3, align 4" [kernel.cpp:251]   --->   Operation 593 'load' 'v148' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 89 <SV = 23> <Delay = 8.02>
ST_89 : Operation 594 [1/2] (2.32ns)   --->   "%v148 = load float* %max_K_h_addr_3, align 4" [kernel.cpp:251]   --->   Operation 594 'load' 'v148' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_89 : Operation 595 [4/4] (5.70ns)   --->   "%v149 = fmul float %v147, %v148" [kernel.cpp:253]   --->   Operation 595 'fmul' 'v149' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 24> <Delay = 5.70>
ST_90 : Operation 596 [3/4] (5.70ns)   --->   "%v149 = fmul float %v147, %v148" [kernel.cpp:253]   --->   Operation 596 'fmul' 'v149' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 25> <Delay = 5.70>
ST_91 : Operation 597 [2/4] (5.70ns)   --->   "%v149 = fmul float %v147, %v148" [kernel.cpp:253]   --->   Operation 597 'fmul' 'v149' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 26> <Delay = 5.70>
ST_92 : Operation 598 [1/4] (5.70ns)   --->   "%v149 = fmul float %v147, %v148" [kernel.cpp:253]   --->   Operation 598 'fmul' 'v149' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 27> <Delay = 6.07>
ST_93 : Operation 599 [16/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 599 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 28> <Delay = 6.07>
ST_94 : Operation 600 [15/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 600 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 29> <Delay = 6.07>
ST_95 : Operation 601 [14/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 601 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 30> <Delay = 6.07>
ST_96 : Operation 602 [13/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 602 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 31> <Delay = 6.07>
ST_97 : Operation 603 [12/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 603 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 32> <Delay = 6.07>
ST_98 : Operation 604 [11/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 604 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 33> <Delay = 6.07>
ST_99 : Operation 605 [10/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 605 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 34> <Delay = 6.07>
ST_100 : Operation 606 [9/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 606 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 35> <Delay = 6.07>
ST_101 : Operation 607 [8/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 607 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 36> <Delay = 6.07>
ST_102 : Operation 608 [7/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 608 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 37> <Delay = 6.07>
ST_103 : Operation 609 [6/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 609 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 38> <Delay = 6.07>
ST_104 : Operation 610 [5/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 610 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 39> <Delay = 6.07>
ST_105 : Operation 611 [4/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 611 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 40> <Delay = 6.07>
ST_106 : Operation 612 [3/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 612 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 41> <Delay = 6.07>
ST_107 : Operation 613 [2/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 613 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 42> <Delay = 6.07>
ST_108 : Operation 614 [1/16] (6.07ns)   --->   "%v150 = fdiv float %v149, 0x417FF80080000000" [kernel.cpp:253]   --->   Operation 614 'fdiv' 'v150' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 43> <Delay = 3.25>
ST_109 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str25) nounwind" [kernel.cpp:246]   --->   Operation 615 'specloopname' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 616 [1/1] (0.00ns)   --->   "%v79_addr = getelementptr [144 x float]* %v79, i64 0, i64 %sext_ln254" [kernel.cpp:254]   --->   Operation 616 'getelementptr' 'v79_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 617 [1/1] (3.25ns)   --->   "store float %v150, float* %v79_addr, align 4" [kernel.cpp:254]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_109 : Operation 618 [1/1] (0.00ns)   --->   "br label %24" [kernel.cpp:246]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v81') with incoming values : ('v81', kernel.cpp:145) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v81') with incoming values : ('v81', kernel.cpp:145) [11]  (0 ns)
	'getelementptr' operation ('max_Q_h_addr', kernel.cpp:146) [18]  (0 ns)
	'store' operation ('store_ln146', kernel.cpp:146) of constant 0 on array 'max_Q_h', kernel.cpp:144 [19]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v83') with incoming values : ('v83', kernel.cpp:149) [24]  (0 ns)
	'getelementptr' operation ('max_K_h_addr', kernel.cpp:150) [31]  (0 ns)
	'store' operation ('store_ln150', kernel.cpp:150) of constant 0 on array 'max_K_h', kernel.cpp:148 [32]  (2.32 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v87') with incoming values : ('v87', kernel.cpp:155) [37]  (0 ns)
	'sub' operation ('sub_ln157', kernel.cpp:157) [47]  (1.92 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v88') with incoming values : ('v88', kernel.cpp:156) [50]  (0 ns)
	'add' operation ('add_ln157', kernel.cpp:157) [57]  (1.82 ns)
	'getelementptr' operation ('q_outp1_addr', kernel.cpp:157) [59]  (0 ns)
	'store' operation ('store_ln157', kernel.cpp:157) of constant 0 on array 'q_outp1', kernel.cpp:154 [60]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j6') with incoming values : ('j6', kernel.cpp:161) [81]  (1.77 ns)

 <State 7>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j6') with incoming values : ('j6', kernel.cpp:161) [81]  (0 ns)
	'add' operation ('add_ln162', kernel.cpp:162) [89]  (1.73 ns)
	'getelementptr' operation ('v77_addr', kernel.cpp:162) [91]  (0 ns)
	'load' operation ('v91', kernel.cpp:162) on array 'v77' [92]  (3.25 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('v91', kernel.cpp:162) on array 'v77' [92]  (3.25 ns)
	'fcmp' operation ('tmp_79', kernel.cpp:163) [99]  (5.43 ns)

 <State 9>: 7.75ns
The critical path consists of the following:
	'load' operation ('v97', kernel.cpp:173) on array 'max_Q_h', kernel.cpp:144 [101]  (2.32 ns)
	'fcmp' operation ('tmp_81', kernel.cpp:167) [131]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_84', kernel.cpp:176) [116]  (5.43 ns)
	'and' operation ('v100', kernel.cpp:176) [117]  (0.978 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j7') with incoming values : ('j7', kernel.cpp:186) [161]  (1.77 ns)

 <State 12>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j7') with incoming values : ('j7', kernel.cpp:186) [161]  (0 ns)
	'add' operation ('add_ln187', kernel.cpp:187) [169]  (1.73 ns)
	'getelementptr' operation ('v78_addr', kernel.cpp:187) [171]  (0 ns)
	'load' operation ('v105', kernel.cpp:187) on array 'v78' [172]  (3.25 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('v105', kernel.cpp:187) on array 'v78' [172]  (3.25 ns)
	'fcmp' operation ('tmp_86', kernel.cpp:188) [179]  (5.43 ns)

 <State 14>: 7.75ns
The critical path consists of the following:
	'load' operation ('v111', kernel.cpp:198) on array 'max_K_h', kernel.cpp:148 [181]  (2.32 ns)
	'fcmp' operation ('tmp_88', kernel.cpp:192) [211]  (5.43 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_91', kernel.cpp:201) [196]  (5.43 ns)
	'and' operation ('v114', kernel.cpp:201) [197]  (0.978 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i8') with incoming values : ('i8', kernel.cpp:210) [227]  (0 ns)
	'getelementptr' operation ('max_Q_h_addr_2', kernel.cpp:214) [238]  (0 ns)
	'load' operation ('v121', kernel.cpp:214) on array 'max_Q_h', kernel.cpp:144 [239]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('v121', kernel.cpp:214) on array 'max_Q_h', kernel.cpp:144 [239]  (2.32 ns)

 <State 18>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j8') with incoming values : ('j8', kernel.cpp:211) [242]  (0 ns)
	'add' operation ('add_ln212', kernel.cpp:212) [250]  (1.73 ns)
	'getelementptr' operation ('v77_addr_1', kernel.cpp:212) [252]  (0 ns)
	'load' operation ('v119', kernel.cpp:213) on array 'v77' [254]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('v119', kernel.cpp:213) on array 'v77' [254]  (3.25 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v120', kernel.cpp:213) [255]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v120', kernel.cpp:213) [255]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v120', kernel.cpp:213) [255]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v120', kernel.cpp:213) [255]  (5.7 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v122', kernel.cpp:215) [256]  (6.08 ns)

 <State 40>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:216) [266]  (1.82 ns)
	'icmp' operation ('icmp_ln284', kernel.cpp:216) [269]  (1.66 ns)
	'and' operation ('and_ln284', kernel.cpp:216) [282]  (0.978 ns)
	'and' operation ('and_ln285', kernel.cpp:216) [283]  (0 ns)
	'select' operation ('v123.V', kernel.cpp:216) [284]  (4.2 ns)

 <State 41>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v123.V', kernel.cpp:216) [279]  (0 ns)
	'select' operation ('v123.V', kernel.cpp:216) [288]  (0 ns)
	'select' operation ('v123.V', kernel.cpp:216) [289]  (3.57 ns)
	'select' operation ('v123.V', kernel.cpp:216) [292]  (0.993 ns)
	'select' operation ('v123.V', kernel.cpp:216) [295]  (0.978 ns)
	'sub' operation ('v123.V', kernel.cpp:216) [296]  (1.55 ns)
	'select' operation ('v123.V', kernel.cpp:216) [297]  (0.697 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_Q_h_V_addr_1', kernel.cpp:217) [253]  (0 ns)
	'store' operation ('store_ln217', kernel.cpp:217) of variable 'v123.V', kernel.cpp:216 on array 'q_Q_h.V', kernel.cpp:152 [298]  (3.25 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i9') with incoming values : ('i9', kernel.cpp:220) [306]  (0 ns)
	'getelementptr' operation ('max_K_h_addr_2', kernel.cpp:224) [317]  (0 ns)
	'load' operation ('v128', kernel.cpp:224) on array 'max_K_h', kernel.cpp:148 [318]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'load' operation ('v128', kernel.cpp:224) on array 'max_K_h', kernel.cpp:148 [318]  (2.32 ns)

 <State 45>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j9') with incoming values : ('j9', kernel.cpp:221) [321]  (0 ns)
	'add' operation ('add_ln222', kernel.cpp:222) [329]  (1.73 ns)
	'getelementptr' operation ('v78_addr_1', kernel.cpp:222) [331]  (0 ns)
	'load' operation ('v126', kernel.cpp:223) on array 'v78' [333]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('v126', kernel.cpp:223) on array 'v78' [333]  (3.25 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v127', kernel.cpp:223) [334]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v127', kernel.cpp:223) [334]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v127', kernel.cpp:223) [334]  (5.7 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v127', kernel.cpp:223) [334]  (5.7 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 53>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 54>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v129', kernel.cpp:225) [335]  (6.08 ns)

 <State 67>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:226) [345]  (1.82 ns)
	'icmp' operation ('icmp_ln284_6', kernel.cpp:226) [348]  (1.66 ns)
	'and' operation ('and_ln284_6', kernel.cpp:226) [361]  (0.978 ns)
	'and' operation ('and_ln285_17', kernel.cpp:226) [362]  (0 ns)
	'select' operation ('v130.V', kernel.cpp:226) [363]  (4.2 ns)

 <State 68>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v130.V', kernel.cpp:226) [358]  (0 ns)
	'select' operation ('v130.V', kernel.cpp:226) [367]  (0 ns)
	'select' operation ('v130.V', kernel.cpp:226) [368]  (3.57 ns)
	'select' operation ('v130.V', kernel.cpp:226) [371]  (0.993 ns)
	'select' operation ('v130.V', kernel.cpp:226) [374]  (0.978 ns)
	'sub' operation ('v130.V', kernel.cpp:226) [375]  (1.55 ns)
	'select' operation ('v130.V', kernel.cpp:226) [376]  (0.697 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_K_h_V_addr_1', kernel.cpp:227) [332]  (0 ns)
	'store' operation ('store_ln227', kernel.cpp:227) of variable 'v130.V', kernel.cpp:226 on array 'q_K_h.V', kernel.cpp:153 [377]  (3.25 ns)

 <State 70>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i10') with incoming values : ('i10', kernel.cpp:230) [385]  (0 ns)
	'sub' operation ('sub_ln238', kernel.cpp:238) [399]  (1.92 ns)

 <State 71>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j10') with incoming values : ('j10', kernel.cpp:231) [402]  (0 ns)
	'add' operation ('add_ln238', kernel.cpp:238) [413]  (1.82 ns)

 <State 72>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k1') with incoming values : ('k1', kernel.cpp:232) [418]  (0 ns)
	'add' operation ('add_ln233', kernel.cpp:233) [426]  (1.73 ns)
	'getelementptr' operation ('q_Q_h_V_addr', kernel.cpp:233) [428]  (0 ns)
	'load' operation ('v134.V', kernel.cpp:233) on array 'q_Q_h.V', kernel.cpp:152 [432]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'load' operation ('v134.V', kernel.cpp:233) on array 'q_Q_h.V', kernel.cpp:152 [432]  (3.25 ns)

 <State 74>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[439] ('v138.V', kernel.cpp:237) [436]  (3.36 ns)
	'add' operation of DSP[439] ('v141', kernel.cpp:240) [439]  (3.02 ns)
	'store' operation ('store_ln241', kernel.cpp:241) of variable 'v141', kernel.cpp:240 on array 'q_outp1', kernel.cpp:154 [440]  (3.25 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i11') with incoming values : ('i11', kernel.cpp:245) [451]  (0 ns)
	'getelementptr' operation ('max_Q_h_addr_3', kernel.cpp:248) [465]  (0 ns)
	'load' operation ('v145', kernel.cpp:248) on array 'max_Q_h', kernel.cpp:144 [466]  (2.32 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'load' operation ('v145', kernel.cpp:248) on array 'max_Q_h', kernel.cpp:144 [466]  (2.32 ns)

 <State 77>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j11') with incoming values : ('j11', kernel.cpp:246) [469]  (0 ns)
	'add' operation ('add_ln254', kernel.cpp:254) [478]  (1.82 ns)
	'getelementptr' operation ('q_outp1_addr_2', kernel.cpp:247) [481]  (0 ns)
	'load' operation ('v144', kernel.cpp:247) on array 'q_outp1', kernel.cpp:154 [482]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('v144', kernel.cpp:247) on array 'q_outp1', kernel.cpp:154 [482]  (3.25 ns)

 <State 79>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 80>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 81>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 82>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 83>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 84>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v146', kernel.cpp:249) [483]  (6.41 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', kernel.cpp:250) [484]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', kernel.cpp:250) [484]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', kernel.cpp:250) [484]  (5.7 ns)

 <State 88>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v147', kernel.cpp:250) [484]  (5.7 ns)

 <State 89>: 8.02ns
The critical path consists of the following:
	'load' operation ('v148', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [486]  (2.32 ns)
	'fmul' operation ('v149', kernel.cpp:253) [487]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v149', kernel.cpp:253) [487]  (5.7 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v149', kernel.cpp:253) [487]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v149', kernel.cpp:253) [487]  (5.7 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 96>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 99>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 100>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 101>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 103>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 104>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 106>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 107>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 108>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v150', kernel.cpp:253) [488]  (6.08 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v79_addr', kernel.cpp:254) [480]  (0 ns)
	'store' operation ('store_ln254', kernel.cpp:254) of variable 'v150', kernel.cpp:253 on array 'v79' [489]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
