
ADCtest2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d64  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08008e70  08008e70  00009e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008edc  08008edc  0000a184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008edc  08008edc  0000a184  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008edc  08008edc  0000a184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008edc  08008edc  00009edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ee0  08008ee0  00009ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  08008ee4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000147c  20000184  08009068  0000a184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001600  08009068  0000a600  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ade  00000000  00000000  0000a1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000379e  00000000  00000000  0001dc8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00021430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc4  00000000  00000000  00022648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac8c  00000000  00000000  0002340c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016a0e  00000000  00000000  0003e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000922d0  00000000  00000000  00054aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6d76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a18  00000000  00000000  000e6dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000eb7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000184 	.word	0x20000184
 8000128:	00000000 	.word	0x00000000
 800012c:	08008e58 	.word	0x08008e58

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000188 	.word	0x20000188
 8000148:	08008e58 	.word	0x08008e58

0800014c <HAL_ADC_ConvCpltCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint8_t u=0;
 8000154:	2300      	movs	r3, #0
 8000156:	73fb      	strb	r3, [r7, #15]
	for(u=0;u>NUM_CHANNELS;u++){
 8000158:	2300      	movs	r3, #0
 800015a:	73fb      	strb	r3, [r7, #15]
 800015c:	e00c      	b.n	8000178 <HAL_ADC_ConvCpltCallback+0x2c>
		casts.u16[0]=adcBuffer[u];
 800015e:	7bfb      	ldrb	r3, [r7, #15]
 8000160:	4a09      	ldr	r2, [pc, #36]	@ (8000188 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000162:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000166:	4b09      	ldr	r3, [pc, #36]	@ (800018c <HAL_ADC_ConvCpltCallback+0x40>)
 8000168:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(casts.u8, 2);
 800016a:	2102      	movs	r1, #2
 800016c:	4807      	ldr	r0, [pc, #28]	@ (800018c <HAL_ADC_ConvCpltCallback+0x40>)
 800016e:	f008 fa5b 	bl	8008628 <CDC_Transmit_FS>
	for(u=0;u>NUM_CHANNELS;u++){
 8000172:	7bfb      	ldrb	r3, [r7, #15]
 8000174:	3301      	adds	r3, #1
 8000176:	73fb      	strb	r3, [r7, #15]
 8000178:	7bfb      	ldrb	r3, [r7, #15]
 800017a:	2b08      	cmp	r3, #8
 800017c:	d8ef      	bhi.n	800015e <HAL_ADC_ConvCpltCallback+0x12>
	}

}
 800017e:	bf00      	nop
 8000180:	bf00      	nop
 8000182:	3710      	adds	r7, #16
 8000184:	46bd      	mov	sp, r7
 8000186:	bd80      	pop	{r7, pc}
 8000188:	20000420 	.word	0x20000420
 800018c:	20000434 	.word	0x20000434

08000190 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000190:	b480      	push	{r7}
 8000192:	b083      	sub	sp, #12
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
	IS10MS=TRUE;
 8000198:	4a04      	ldr	r2, [pc, #16]	@ (80001ac <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800019a:	7813      	ldrb	r3, [r2, #0]
 800019c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80001a0:	7013      	strb	r3, [r2, #0]
}
 80001a2:	bf00      	nop
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	20000430 	.word	0x20000430

080001b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t counter=0;
 80001b6:	2300      	movs	r3, #0
 80001b8:	71fb      	strb	r3, [r7, #7]
	uint8_t DMAcounter=0;
 80001ba:	2300      	movs	r3, #0
 80001bc:	71bb      	strb	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001be:	f000 fb3d 	bl	800083c <HAL_Init>

  /* USER CODE BEGIN Init */
  CDC_AttachRxData(&datafromUSB);
 80001c2:	4829      	ldr	r0, [pc, #164]	@ (8000268 <main+0xb8>)
 80001c4:	f008 fa56 	bl	8008674 <CDC_AttachRxData>
  datosComSerie.indexReadRx = 0;
 80001c8:	4b28      	ldr	r3, [pc, #160]	@ (800026c <main+0xbc>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	711a      	strb	r2, [r3, #4]
  datosComSerie.indexWriteRx =0;
 80001ce:	4b27      	ldr	r3, [pc, #156]	@ (800026c <main+0xbc>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	70da      	strb	r2, [r3, #3]
  myFlags.allFlags=0;
 80001d4:	4b26      	ldr	r3, [pc, #152]	@ (8000270 <main+0xc0>)
 80001d6:	2200      	movs	r2, #0
 80001d8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001da:	f000 f853 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001de:	f000 f99d 	bl	800051c <MX_GPIO_Init>
  MX_ADC1_Init();
 80001e2:	f000 f8ad 	bl	8000340 <MX_ADC1_Init>
  MX_TIM2_Init();
 80001e6:	f000 f94d 	bl	8000484 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80001ea:	f008 f901 	bl	80083f0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80001ee:	4821      	ldr	r0, [pc, #132]	@ (8000274 <main+0xc4>)
 80001f0:	f003 fe5a 	bl	8003ea8 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 80001f4:	4820      	ldr	r0, [pc, #128]	@ (8000278 <main+0xc8>)
 80001f6:	f000 fc5b 	bl	8000ab0 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adcBuffer, 8);
 80001fa:	2208      	movs	r2, #8
 80001fc:	491f      	ldr	r1, [pc, #124]	@ (800027c <main+0xcc>)
 80001fe:	481e      	ldr	r0, [pc, #120]	@ (8000278 <main+0xc8>)
 8000200:	f000 fd04 	bl	8000c0c <HAL_ADC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(IS10MS){
 8000204:	4b1a      	ldr	r3, [pc, #104]	@ (8000270 <main+0xc0>)
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800020c:	b2db      	uxtb	r3, r3
 800020e:	2b00      	cmp	r3, #0
 8000210:	d0f8      	beq.n	8000204 <main+0x54>
		if(counter>10){
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	2b0a      	cmp	r3, #10
 8000216:	d901      	bls.n	800021c <main+0x6c>
			counter=0;
 8000218:	2300      	movs	r3, #0
 800021a:	71fb      	strb	r3, [r7, #7]
		}
		if(DMAcounter>100){
 800021c:	79bb      	ldrb	r3, [r7, #6]
 800021e:	2b64      	cmp	r3, #100	@ 0x64
 8000220:	d90b      	bls.n	800023a <main+0x8a>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, 8);
 8000222:	2208      	movs	r2, #8
 8000224:	4915      	ldr	r1, [pc, #84]	@ (800027c <main+0xcc>)
 8000226:	4814      	ldr	r0, [pc, #80]	@ (8000278 <main+0xc8>)
 8000228:	f000 fcf0 	bl	8000c0c <HAL_ADC_Start_DMA>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800022c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000230:	4813      	ldr	r0, [pc, #76]	@ (8000280 <main+0xd0>)
 8000232:	f001 fbdb 	bl	80019ec <HAL_GPIO_TogglePin>
			DMAcounter=0;
 8000236:	2300      	movs	r3, #0
 8000238:	71bb      	strb	r3, [r7, #6]
		}
		IS10MS=!IS10MS;
 800023a:	4b0d      	ldr	r3, [pc, #52]	@ (8000270 <main+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000242:	b2db      	uxtb	r3, r3
 8000244:	2b00      	cmp	r3, #0
 8000246:	bf0c      	ite	eq
 8000248:	2301      	moveq	r3, #1
 800024a:	2300      	movne	r3, #0
 800024c:	b2d9      	uxtb	r1, r3
 800024e:	4a08      	ldr	r2, [pc, #32]	@ (8000270 <main+0xc0>)
 8000250:	7813      	ldrb	r3, [r2, #0]
 8000252:	f361 1386 	bfi	r3, r1, #6, #1
 8000256:	7013      	strb	r3, [r2, #0]
		counter++;
 8000258:	79fb      	ldrb	r3, [r7, #7]
 800025a:	3301      	adds	r3, #1
 800025c:	71fb      	strb	r3, [r7, #7]
		DMAcounter++;
 800025e:	79bb      	ldrb	r3, [r7, #6]
 8000260:	3301      	adds	r3, #1
 8000262:	71bb      	strb	r3, [r7, #6]
	if(IS10MS){
 8000264:	e7ce      	b.n	8000204 <main+0x54>
 8000266:	bf00      	nop
 8000268:	080005b5 	.word	0x080005b5
 800026c:	20000218 	.word	0x20000218
 8000270:	20000430 	.word	0x20000430
 8000274:	200001d0 	.word	0x200001d0
 8000278:	200001a0 	.word	0x200001a0
 800027c:	20000420 	.word	0x20000420
 8000280:	40011000 	.word	0x40011000

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b094      	sub	sp, #80	@ 0x50
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800028e:	2228      	movs	r2, #40	@ 0x28
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f008 fdb4 	bl	8008e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	f107 0314 	add.w	r3, r7, #20
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	605a      	str	r2, [r3, #4]
 80002a2:	609a      	str	r2, [r3, #8]
 80002a4:	60da      	str	r2, [r3, #12]
 80002a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
 80002b2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002b4:	2301      	movs	r3, #1
 80002b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c2:	2301      	movs	r3, #1
 80002c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c6:	2302      	movs	r3, #2
 80002c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002d0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002da:	4618      	mov	r0, r3
 80002dc:	f003 f900 	bl	80034e0 <HAL_RCC_OscConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002e6:	f000 f993 	bl	8000610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ea:	230f      	movs	r3, #15
 80002ec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ee:	2302      	movs	r3, #2
 80002f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000300:	f107 0314 	add.w	r3, r7, #20
 8000304:	2102      	movs	r1, #2
 8000306:	4618      	mov	r0, r3
 8000308:	f003 fb6c 	bl	80039e4 <HAL_RCC_ClockConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000312:	f000 f97d 	bl	8000610 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000316:	2312      	movs	r3, #18
 8000318:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800031a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800031e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000320:	2300      	movs	r3, #0
 8000322:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000324:	1d3b      	adds	r3, r7, #4
 8000326:	4618      	mov	r0, r3
 8000328:	f003 fcb8 	bl	8003c9c <HAL_RCCEx_PeriphCLKConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000332:	f000 f96d 	bl	8000610 <Error_Handler>
  }
}
 8000336:	bf00      	nop
 8000338:	3750      	adds	r7, #80	@ 0x50
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
	...

08000340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b084      	sub	sp, #16
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000350:	4b4a      	ldr	r3, [pc, #296]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000352:	4a4b      	ldr	r2, [pc, #300]	@ (8000480 <MX_ADC1_Init+0x140>)
 8000354:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000356:	4b49      	ldr	r3, [pc, #292]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000358:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800035c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800035e:	4b47      	ldr	r3, [pc, #284]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000360:	2200      	movs	r2, #0
 8000362:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000364:	4b45      	ldr	r3, [pc, #276]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000366:	2200      	movs	r2, #0
 8000368:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800036a:	4b44      	ldr	r3, [pc, #272]	@ (800047c <MX_ADC1_Init+0x13c>)
 800036c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000370:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000372:	4b42      	ldr	r3, [pc, #264]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000374:	2200      	movs	r2, #0
 8000376:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 8000378:	4b40      	ldr	r3, [pc, #256]	@ (800047c <MX_ADC1_Init+0x13c>)
 800037a:	2208      	movs	r2, #8
 800037c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800037e:	483f      	ldr	r0, [pc, #252]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000380:	f000 fabe 	bl	8000900 <HAL_ADC_Init>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800038a:	f000 f941 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800038e:	2300      	movs	r3, #0
 8000390:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000392:	2301      	movs	r3, #1
 8000394:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000396:	2307      	movs	r3, #7
 8000398:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800039a:	1d3b      	adds	r3, r7, #4
 800039c:	4619      	mov	r1, r3
 800039e:	4837      	ldr	r0, [pc, #220]	@ (800047c <MX_ADC1_Init+0x13c>)
 80003a0:	f000 fdec 	bl	8000f7c <HAL_ADC_ConfigChannel>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80003aa:	f000 f931 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003ae:	2301      	movs	r3, #1
 80003b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003b2:	2302      	movs	r3, #2
 80003b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	4619      	mov	r1, r3
 80003ba:	4830      	ldr	r0, [pc, #192]	@ (800047c <MX_ADC1_Init+0x13c>)
 80003bc:	f000 fdde 	bl	8000f7c <HAL_ADC_ConfigChannel>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80003c6:	f000 f923 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80003ca:	2302      	movs	r3, #2
 80003cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003ce:	2303      	movs	r3, #3
 80003d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	4619      	mov	r1, r3
 80003d6:	4829      	ldr	r0, [pc, #164]	@ (800047c <MX_ADC1_Init+0x13c>)
 80003d8:	f000 fdd0 	bl	8000f7c <HAL_ADC_ConfigChannel>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003e2:	f000 f915 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80003e6:	2303      	movs	r3, #3
 80003e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80003ea:	2304      	movs	r3, #4
 80003ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	4619      	mov	r1, r3
 80003f2:	4822      	ldr	r0, [pc, #136]	@ (800047c <MX_ADC1_Init+0x13c>)
 80003f4:	f000 fdc2 	bl	8000f7c <HAL_ADC_ConfigChannel>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80003fe:	f000 f907 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000402:	2304      	movs	r3, #4
 8000404:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000406:	2305      	movs	r3, #5
 8000408:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	4619      	mov	r1, r3
 800040e:	481b      	ldr	r0, [pc, #108]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000410:	f000 fdb4 	bl	8000f7c <HAL_ADC_ConfigChannel>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800041a:	f000 f8f9 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800041e:	2305      	movs	r3, #5
 8000420:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000422:	2306      	movs	r3, #6
 8000424:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	4619      	mov	r1, r3
 800042a:	4814      	ldr	r0, [pc, #80]	@ (800047c <MX_ADC1_Init+0x13c>)
 800042c:	f000 fda6 	bl	8000f7c <HAL_ADC_ConfigChannel>
 8000430:	4603      	mov	r3, r0
 8000432:	2b00      	cmp	r3, #0
 8000434:	d001      	beq.n	800043a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000436:	f000 f8eb 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800043a:	2306      	movs	r3, #6
 800043c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800043e:	2307      	movs	r3, #7
 8000440:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	4619      	mov	r1, r3
 8000446:	480d      	ldr	r0, [pc, #52]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000448:	f000 fd98 	bl	8000f7c <HAL_ADC_ConfigChannel>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8000452:	f000 f8dd 	bl	8000610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000456:	2307      	movs	r3, #7
 8000458:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800045a:	2308      	movs	r3, #8
 800045c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	4619      	mov	r1, r3
 8000462:	4806      	ldr	r0, [pc, #24]	@ (800047c <MX_ADC1_Init+0x13c>)
 8000464:	f000 fd8a 	bl	8000f7c <HAL_ADC_ConfigChannel>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800046e:	f000 f8cf 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000472:	bf00      	nop
 8000474:	3710      	adds	r7, #16
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	200001a0 	.word	0x200001a0
 8000480:	40012400 	.word	0x40012400

08000484 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b086      	sub	sp, #24
 8000488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800048a:	f107 0308 	add.w	r3, r7, #8
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000498:	463b      	mov	r3, r7
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
 800049e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80004a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004aa:	2247      	movs	r2, #71	@ 0x47
 80004ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80004b4:	4b18      	ldr	r3, [pc, #96]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004b6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80004ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004bc:	4b16      	ldr	r3, [pc, #88]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004be:	2200      	movs	r2, #0
 80004c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004c2:	4b15      	ldr	r3, [pc, #84]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004c8:	4813      	ldr	r0, [pc, #76]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004ca:	f003 fc9d 	bl	8003e08 <HAL_TIM_Base_Init>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80004d4:	f000 f89c 	bl	8000610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004de:	f107 0308 	add.w	r3, r7, #8
 80004e2:	4619      	mov	r1, r3
 80004e4:	480c      	ldr	r0, [pc, #48]	@ (8000518 <MX_TIM2_Init+0x94>)
 80004e6:	f003 fe21 	bl	800412c <HAL_TIM_ConfigClockSource>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80004f0:	f000 f88e 	bl	8000610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004f4:	2300      	movs	r3, #0
 80004f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f8:	2300      	movs	r3, #0
 80004fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004fc:	463b      	mov	r3, r7
 80004fe:	4619      	mov	r1, r3
 8000500:	4805      	ldr	r0, [pc, #20]	@ (8000518 <MX_TIM2_Init+0x94>)
 8000502:	f004 f803 	bl	800450c <HAL_TIMEx_MasterConfigSynchronization>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800050c:	f000 f880 	bl	8000610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000510:	bf00      	nop
 8000512:	3718      	adds	r7, #24
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	200001d0 	.word	0x200001d0

0800051c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000522:	f107 0310 	add.w	r3, r7, #16
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000530:	4b1e      	ldr	r3, [pc, #120]	@ (80005ac <MX_GPIO_Init+0x90>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a1d      	ldr	r2, [pc, #116]	@ (80005ac <MX_GPIO_Init+0x90>)
 8000536:	f043 0310 	orr.w	r3, r3, #16
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b1b      	ldr	r3, [pc, #108]	@ (80005ac <MX_GPIO_Init+0x90>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f003 0310 	and.w	r3, r3, #16
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000548:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <MX_GPIO_Init+0x90>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	4a17      	ldr	r2, [pc, #92]	@ (80005ac <MX_GPIO_Init+0x90>)
 800054e:	f043 0320 	orr.w	r3, r3, #32
 8000552:	6193      	str	r3, [r2, #24]
 8000554:	4b15      	ldr	r3, [pc, #84]	@ (80005ac <MX_GPIO_Init+0x90>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f003 0320 	and.w	r3, r3, #32
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000560:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <MX_GPIO_Init+0x90>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	4a11      	ldr	r2, [pc, #68]	@ (80005ac <MX_GPIO_Init+0x90>)
 8000566:	f043 0304 	orr.w	r3, r3, #4
 800056a:	6193      	str	r3, [r2, #24]
 800056c:	4b0f      	ldr	r3, [pc, #60]	@ (80005ac <MX_GPIO_Init+0x90>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	f003 0304 	and.w	r3, r3, #4
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	480c      	ldr	r0, [pc, #48]	@ (80005b0 <MX_GPIO_Init+0x94>)
 8000580:	f001 fa1c 	bl	80019bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000584:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	2301      	movs	r3, #1
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000592:	2302      	movs	r3, #2
 8000594:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000596:	f107 0310 	add.w	r3, r7, #16
 800059a:	4619      	mov	r1, r3
 800059c:	4804      	ldr	r0, [pc, #16]	@ (80005b0 <MX_GPIO_Init+0x94>)
 800059e:	f001 f889 	bl	80016b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005a2:	bf00      	nop
 80005a4:	3720      	adds	r7, #32
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000
 80005b0:	40011000 	.word	0x40011000

080005b4 <datafromUSB>:
	if(datosCom->indexReadRx!=datosCom->indexWriteRx ){
		DecodeHeader(datosCom);
	}
}

void datafromUSB(uint8_t *buf, uint16_t length) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	807b      	strh	r3, [r7, #2]

  uint16_t i;

  for (i = 0; i < length; i++) {
 80005c0:	2300      	movs	r3, #0
 80005c2:	81fb      	strh	r3, [r7, #14]
 80005c4:	e012      	b.n	80005ec <datafromUSB+0x38>
	datosComSerie.bufferRx[datosComSerie.indexWriteRx] = buf[i];
 80005c6:	89fb      	ldrh	r3, [r7, #14]
 80005c8:	687a      	ldr	r2, [r7, #4]
 80005ca:	4413      	add	r3, r2
 80005cc:	4a0e      	ldr	r2, [pc, #56]	@ (8000608 <datafromUSB+0x54>)
 80005ce:	78d2      	ldrb	r2, [r2, #3]
 80005d0:	4611      	mov	r1, r2
 80005d2:	781a      	ldrb	r2, [r3, #0]
 80005d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000608 <datafromUSB+0x54>)
 80005d6:	440b      	add	r3, r1
 80005d8:	71da      	strb	r2, [r3, #7]
	datosComSerie.indexWriteRx++;
 80005da:	4b0b      	ldr	r3, [pc, #44]	@ (8000608 <datafromUSB+0x54>)
 80005dc:	78db      	ldrb	r3, [r3, #3]
 80005de:	3301      	adds	r3, #1
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	4b09      	ldr	r3, [pc, #36]	@ (8000608 <datafromUSB+0x54>)
 80005e4:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < length; i++) {
 80005e6:	89fb      	ldrh	r3, [r7, #14]
 80005e8:	3301      	adds	r3, #1
 80005ea:	81fb      	strh	r3, [r7, #14]
 80005ec:	89fa      	ldrh	r2, [r7, #14]
 80005ee:	887b      	ldrh	r3, [r7, #2]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d3e8      	bcc.n	80005c6 <datafromUSB+0x12>
  }

  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80005f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005f8:	4804      	ldr	r0, [pc, #16]	@ (800060c <datafromUSB+0x58>)
 80005fa:	f001 f9f7 	bl	80019ec <HAL_GPIO_TogglePin>
}
 80005fe:	bf00      	nop
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000218 	.word	0x20000218
 800060c:	40011000 	.word	0x40011000

08000610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000614:	b672      	cpsid	i
}
 8000616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <Error_Handler+0x8>

0800061c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000622:	4b15      	ldr	r3, [pc, #84]	@ (8000678 <HAL_MspInit+0x5c>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <HAL_MspInit+0x5c>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6193      	str	r3, [r2, #24]
 800062e:	4b12      	ldr	r3, [pc, #72]	@ (8000678 <HAL_MspInit+0x5c>)
 8000630:	699b      	ldr	r3, [r3, #24]
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063a:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <HAL_MspInit+0x5c>)
 800063c:	69db      	ldr	r3, [r3, #28]
 800063e:	4a0e      	ldr	r2, [pc, #56]	@ (8000678 <HAL_MspInit+0x5c>)
 8000640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000644:	61d3      	str	r3, [r2, #28]
 8000646:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <HAL_MspInit+0x5c>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <HAL_MspInit+0x60>)
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	4a04      	ldr	r2, [pc, #16]	@ (800067c <HAL_MspInit+0x60>)
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066e:	bf00      	nop
 8000670:	3714      	adds	r7, #20
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr
 8000678:	40021000 	.word	0x40021000
 800067c:	40010000 	.word	0x40010000

08000680 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0310 	add.w	r3, r7, #16
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4a18      	ldr	r2, [pc, #96]	@ (80006fc <HAL_ADC_MspInit+0x7c>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d129      	bne.n	80006f4 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006a0:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a16      	ldr	r2, [pc, #88]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006b4:	60fb      	str	r3, [r7, #12]
 80006b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	4a10      	ldr	r2, [pc, #64]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006be:	f043 0304 	orr.w	r3, r3, #4
 80006c2:	6193      	str	r3, [r2, #24]
 80006c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <HAL_ADC_MspInit+0x80>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	f003 0304 	and.w	r3, r3, #4
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80006d0:	23ff      	movs	r3, #255	@ 0xff
 80006d2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006d4:	2303      	movs	r3, #3
 80006d6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d8:	f107 0310 	add.w	r3, r7, #16
 80006dc:	4619      	mov	r1, r3
 80006de:	4809      	ldr	r0, [pc, #36]	@ (8000704 <HAL_ADC_MspInit+0x84>)
 80006e0:	f000 ffe8 	bl	80016b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	2012      	movs	r0, #18
 80006ea:	f000 ff20 	bl	800152e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80006ee:	2012      	movs	r0, #18
 80006f0:	f000 ff39 	bl	8001566 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	40012400 	.word	0x40012400
 8000700:	40021000 	.word	0x40021000
 8000704:	40010800 	.word	0x40010800

08000708 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000718:	d113      	bne.n	8000742 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800071a:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <HAL_TIM_Base_MspInit+0x44>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	4a0b      	ldr	r2, [pc, #44]	@ (800074c <HAL_TIM_Base_MspInit+0x44>)
 8000720:	f043 0301 	orr.w	r3, r3, #1
 8000724:	61d3      	str	r3, [r2, #28]
 8000726:	4b09      	ldr	r3, [pc, #36]	@ (800074c <HAL_TIM_Base_MspInit+0x44>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	f003 0301 	and.w	r3, r3, #1
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2100      	movs	r1, #0
 8000736:	201c      	movs	r0, #28
 8000738:	f000 fef9 	bl	800152e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800073c:	201c      	movs	r0, #28
 800073e:	f000 ff12 	bl	8001566 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000742:	bf00      	nop
 8000744:	3710      	adds	r7, #16
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000

08000750 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <NMI_Handler+0x4>

08000758 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <HardFault_Handler+0x4>

08000760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <MemManage_Handler+0x4>

08000768 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <BusFault_Handler+0x4>

08000770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000774:	bf00      	nop
 8000776:	e7fd      	b.n	8000774 <UsageFault_Handler+0x4>

08000778 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr

08000790 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr

0800079c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a0:	f000 f892 	bl	80008c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80007ac:	4802      	ldr	r0, [pc, #8]	@ (80007b8 <ADC1_2_IRQHandler+0x10>)
 80007ae:	f000 fb0b 	bl	8000dc8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200001a0 	.word	0x200001a0

080007bc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80007c0:	4802      	ldr	r0, [pc, #8]	@ (80007cc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80007c2:	f001 fa48 	bl	8001c56 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	20001108 	.word	0x20001108

080007d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80007d4:	4802      	ldr	r0, [pc, #8]	@ (80007e0 <TIM2_IRQHandler+0x10>)
 80007d6:	f003 fbb9 	bl	8003f4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	200001d0 	.word	0x200001d0

080007e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr

080007f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007f0:	f7ff fff8 	bl	80007e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007f4:	480b      	ldr	r0, [pc, #44]	@ (8000824 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007f6:	490c      	ldr	r1, [pc, #48]	@ (8000828 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007f8:	4a0c      	ldr	r2, [pc, #48]	@ (800082c <LoopFillZerobss+0x16>)
  movs r3, #0
 80007fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007fc:	e002      	b.n	8000804 <LoopCopyDataInit>

080007fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000802:	3304      	adds	r3, #4

08000804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000808:	d3f9      	bcc.n	80007fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800080a:	4a09      	ldr	r2, [pc, #36]	@ (8000830 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800080c:	4c09      	ldr	r4, [pc, #36]	@ (8000834 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800080e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000810:	e001      	b.n	8000816 <LoopFillZerobss>

08000812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000814:	3204      	adds	r2, #4

08000816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000818:	d3fb      	bcc.n	8000812 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800081a:	f008 faf9 	bl	8008e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800081e:	f7ff fcc7 	bl	80001b0 <main>
  bx lr
 8000822:	4770      	bx	lr
  ldr r0, =_sdata
 8000824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000828:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 800082c:	08008ee4 	.word	0x08008ee4
  ldr r2, =_sbss
 8000830:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000834:	20001600 	.word	0x20001600

08000838 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000838:	e7fe      	b.n	8000838 <CAN1_RX1_IRQHandler>
	...

0800083c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000840:	4b08      	ldr	r3, [pc, #32]	@ (8000864 <HAL_Init+0x28>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a07      	ldr	r2, [pc, #28]	@ (8000864 <HAL_Init+0x28>)
 8000846:	f043 0310 	orr.w	r3, r3, #16
 800084a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800084c:	2003      	movs	r0, #3
 800084e:	f000 fe63 	bl	8001518 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000852:	200f      	movs	r0, #15
 8000854:	f000 f808 	bl	8000868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000858:	f7ff fee0 	bl	800061c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40022000 	.word	0x40022000

08000868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000870:	4b12      	ldr	r3, [pc, #72]	@ (80008bc <HAL_InitTick+0x54>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <HAL_InitTick+0x58>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	4619      	mov	r1, r3
 800087a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800087e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000882:	fbb2 f3f3 	udiv	r3, r2, r3
 8000886:	4618      	mov	r0, r3
 8000888:	f000 fe7b 	bl	8001582 <HAL_SYSTICK_Config>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000892:	2301      	movs	r3, #1
 8000894:	e00e      	b.n	80008b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2b0f      	cmp	r3, #15
 800089a:	d80a      	bhi.n	80008b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800089c:	2200      	movs	r2, #0
 800089e:	6879      	ldr	r1, [r7, #4]
 80008a0:	f04f 30ff 	mov.w	r0, #4294967295
 80008a4:	f000 fe43 	bl	800152e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008a8:	4a06      	ldr	r2, [pc, #24]	@ (80008c4 <HAL_InitTick+0x5c>)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e000      	b.n	80008b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000000 	.word	0x20000000
 80008c0:	20000008 	.word	0x20000008
 80008c4:	20000004 	.word	0x20000004

080008c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008cc:	4b05      	ldr	r3, [pc, #20]	@ (80008e4 <HAL_IncTick+0x1c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	461a      	mov	r2, r3
 80008d2:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <HAL_IncTick+0x20>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4413      	add	r3, r2
 80008d8:	4a03      	ldr	r2, [pc, #12]	@ (80008e8 <HAL_IncTick+0x20>)
 80008da:	6013      	str	r3, [r2, #0]
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000438 	.word	0x20000438

080008ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  return uwTick;
 80008f0:	4b02      	ldr	r3, [pc, #8]	@ (80008fc <HAL_GetTick+0x10>)
 80008f2:	681b      	ldr	r3, [r3, #0]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr
 80008fc:	20000438 	.word	0x20000438

08000900 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000908:	2300      	movs	r3, #0
 800090a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000910:	2300      	movs	r3, #0
 8000912:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000914:	2300      	movs	r3, #0
 8000916:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d101      	bne.n	8000922 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e0be      	b.n	8000aa0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800092c:	2b00      	cmp	r3, #0
 800092e:	d109      	bne.n	8000944 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	2200      	movs	r2, #0
 800093a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f7ff fe9e 	bl	8000680 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f000 fc6b 	bl	8001220 <ADC_ConversionStop_Disable>
 800094a:	4603      	mov	r3, r0
 800094c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000952:	f003 0310 	and.w	r3, r3, #16
 8000956:	2b00      	cmp	r3, #0
 8000958:	f040 8099 	bne.w	8000a8e <HAL_ADC_Init+0x18e>
 800095c:	7dfb      	ldrb	r3, [r7, #23]
 800095e:	2b00      	cmp	r3, #0
 8000960:	f040 8095 	bne.w	8000a8e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000968:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800096c:	f023 0302 	bic.w	r3, r3, #2
 8000970:	f043 0202 	orr.w	r2, r3, #2
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000980:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	7b1b      	ldrb	r3, [r3, #12]
 8000986:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000988:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	4313      	orrs	r3, r2
 800098e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000998:	d003      	beq.n	80009a2 <HAL_ADC_Init+0xa2>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d102      	bne.n	80009a8 <HAL_ADC_Init+0xa8>
 80009a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009a6:	e000      	b.n	80009aa <HAL_ADC_Init+0xaa>
 80009a8:	2300      	movs	r3, #0
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	7d1b      	ldrb	r3, [r3, #20]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d119      	bne.n	80009ec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	7b1b      	ldrb	r3, [r3, #12]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d109      	bne.n	80009d4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	3b01      	subs	r3, #1
 80009c6:	035a      	lsls	r2, r3, #13
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	e00b      	b.n	80009ec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d8:	f043 0220 	orr.w	r2, r3, #32
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e4:	f043 0201 	orr.w	r2, r3, #1
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	430a      	orrs	r2, r1
 80009fe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	689a      	ldr	r2, [r3, #8]
 8000a06:	4b28      	ldr	r3, [pc, #160]	@ (8000aa8 <HAL_ADC_Init+0x1a8>)
 8000a08:	4013      	ands	r3, r2
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	6812      	ldr	r2, [r2, #0]
 8000a0e:	68b9      	ldr	r1, [r7, #8]
 8000a10:	430b      	orrs	r3, r1
 8000a12:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a1c:	d003      	beq.n	8000a26 <HAL_ADC_Init+0x126>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d104      	bne.n	8000a30 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	691b      	ldr	r3, [r3, #16]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	051b      	lsls	r3, r3, #20
 8000a2e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a36:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	68fa      	ldr	r2, [r7, #12]
 8000a40:	430a      	orrs	r2, r1
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689a      	ldr	r2, [r3, #8]
 8000a4a:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <HAL_ADC_Init+0x1ac>)
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	68ba      	ldr	r2, [r7, #8]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d10b      	bne.n	8000a6c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2200      	movs	r2, #0
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a5e:	f023 0303 	bic.w	r3, r3, #3
 8000a62:	f043 0201 	orr.w	r2, r3, #1
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a6a:	e018      	b.n	8000a9e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a70:	f023 0312 	bic.w	r3, r3, #18
 8000a74:	f043 0210 	orr.w	r2, r3, #16
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a80:	f043 0201 	orr.w	r2, r3, #1
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000a8c:	e007      	b.n	8000a9e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a92:	f043 0210 	orr.w	r2, r3, #16
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	ffe1f7fd 	.word	0xffe1f7fd
 8000aac:	ff1f0efe 	.word	0xff1f0efe

08000ab0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d101      	bne.n	8000aca <HAL_ADC_Start+0x1a>
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e098      	b.n	8000bfc <HAL_ADC_Start+0x14c>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2201      	movs	r2, #1
 8000ace:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f000 fb4a 	bl	800116c <ADC_Enable>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000adc:	7bfb      	ldrb	r3, [r7, #15]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f040 8087 	bne.w	8000bf2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000aec:	f023 0301 	bic.w	r3, r3, #1
 8000af0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a41      	ldr	r2, [pc, #260]	@ (8000c04 <HAL_ADC_Start+0x154>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d105      	bne.n	8000b0e <HAL_ADC_Start+0x5e>
 8000b02:	4b41      	ldr	r3, [pc, #260]	@ (8000c08 <HAL_ADC_Start+0x158>)
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d115      	bne.n	8000b3a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b12:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d026      	beq.n	8000b76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b2c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000b30:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b38:	e01d      	b.n	8000b76 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b3e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c08 <HAL_ADC_Start+0x158>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d004      	beq.n	8000b5a <HAL_ADC_Start+0xaa>
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <HAL_ADC_Start+0x154>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d10d      	bne.n	8000b76 <HAL_ADC_Start+0xc6>
 8000b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c08 <HAL_ADC_Start+0x158>)
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d007      	beq.n	8000b76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b6a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000b6e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d006      	beq.n	8000b90 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b86:	f023 0206 	bic.w	r2, r3, #6
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b8e:	e002      	b.n	8000b96 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f06f 0202 	mvn.w	r2, #2
 8000ba6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000bb2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000bb6:	d113      	bne.n	8000be0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000bbc:	4a11      	ldr	r2, [pc, #68]	@ (8000c04 <HAL_ADC_Start+0x154>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d105      	bne.n	8000bce <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <HAL_ADC_Start+0x158>)
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d108      	bne.n	8000be0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	e00c      	b.n	8000bfa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	689a      	ldr	r2, [r3, #8]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	e003      	b.n	8000bfa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40012800 	.word	0x40012800
 8000c08:	40012400 	.word	0x40012400

08000c0c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a64      	ldr	r2, [pc, #400]	@ (8000db4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d004      	beq.n	8000c30 <HAL_ADC_Start_DMA+0x24>
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a63      	ldr	r2, [pc, #396]	@ (8000db8 <HAL_ADC_Start_DMA+0x1ac>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d106      	bne.n	8000c3e <HAL_ADC_Start_DMA+0x32>
 8000c30:	4b60      	ldr	r3, [pc, #384]	@ (8000db4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	f040 80b3 	bne.w	8000da4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d101      	bne.n	8000c4c <HAL_ADC_Start_DMA+0x40>
 8000c48:	2302      	movs	r3, #2
 8000c4a:	e0ae      	b.n	8000daa <HAL_ADC_Start_DMA+0x19e>
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f000 fa89 	bl	800116c <ADC_Enable>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000c5e:	7dfb      	ldrb	r3, [r7, #23]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	f040 809a 	bne.w	8000d9a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c6e:	f023 0301 	bic.w	r3, r3, #1
 8000c72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a4e      	ldr	r2, [pc, #312]	@ (8000db8 <HAL_ADC_Start_DMA+0x1ac>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d105      	bne.n	8000c90 <HAL_ADC_Start_DMA+0x84>
 8000c84:	4b4b      	ldr	r3, [pc, #300]	@ (8000db4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d115      	bne.n	8000cbc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d026      	beq.n	8000cf8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000cb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000cba:	e01d      	b.n	8000cf8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cc0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a39      	ldr	r2, [pc, #228]	@ (8000db4 <HAL_ADC_Start_DMA+0x1a8>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d004      	beq.n	8000cdc <HAL_ADC_Start_DMA+0xd0>
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a38      	ldr	r2, [pc, #224]	@ (8000db8 <HAL_ADC_Start_DMA+0x1ac>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d10d      	bne.n	8000cf8 <HAL_ADC_Start_DMA+0xec>
 8000cdc:	4b35      	ldr	r3, [pc, #212]	@ (8000db4 <HAL_ADC_Start_DMA+0x1a8>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d007      	beq.n	8000cf8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000cf0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cfc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d006      	beq.n	8000d12 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d08:	f023 0206 	bic.w	r2, r3, #6
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d10:	e002      	b.n	8000d18 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	2200      	movs	r2, #0
 8000d16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	6a1b      	ldr	r3, [r3, #32]
 8000d24:	4a25      	ldr	r2, [pc, #148]	@ (8000dbc <HAL_ADC_Start_DMA+0x1b0>)
 8000d26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	6a1b      	ldr	r3, [r3, #32]
 8000d2c:	4a24      	ldr	r2, [pc, #144]	@ (8000dc0 <HAL_ADC_Start_DMA+0x1b4>)
 8000d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	6a1b      	ldr	r3, [r3, #32]
 8000d34:	4a23      	ldr	r2, [pc, #140]	@ (8000dc4 <HAL_ADC_Start_DMA+0x1b8>)
 8000d36:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f06f 0202 	mvn.w	r2, #2
 8000d40:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	689a      	ldr	r2, [r3, #8]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000d50:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	6a18      	ldr	r0, [r3, #32]
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	334c      	adds	r3, #76	@ 0x4c
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f000 fc1a 	bl	800159a <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000d70:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000d74:	d108      	bne.n	8000d88 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	689a      	ldr	r2, [r3, #8]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000d84:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000d86:	e00f      	b.n	8000da8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	689a      	ldr	r2, [r3, #8]
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000d96:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000d98:	e006      	b.n	8000da8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8000da2:	e001      	b.n	8000da8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40012400 	.word	0x40012400
 8000db8:	40012800 	.word	0x40012800
 8000dbc:	080012a3 	.word	0x080012a3
 8000dc0:	0800131f 	.word	0x0800131f
 8000dc4:	0800133b 	.word	0x0800133b

08000dc8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f003 0320 	and.w	r3, r3, #32
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d03e      	beq.n	8000e68 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f003 0302 	and.w	r3, r3, #2
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d039      	beq.n	8000e68 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000df8:	f003 0310 	and.w	r3, r3, #16
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d105      	bne.n	8000e0c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000e16:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000e1a:	d11d      	bne.n	8000e58 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d119      	bne.n	8000e58 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0220 	bic.w	r2, r2, #32
 8000e32:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d105      	bne.n	8000e58 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e50:	f043 0201 	orr.w	r2, r3, #1
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff f977 	bl	800014c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f06f 0212 	mvn.w	r2, #18
 8000e66:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d04d      	beq.n	8000f0e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d048      	beq.n	8000f0e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e80:	f003 0310 	and.w	r3, r3, #16
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d105      	bne.n	8000e94 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e8c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8000e9e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8000ea2:	d012      	beq.n	8000eca <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d125      	bne.n	8000efe <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000ebc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000ec0:	d11d      	bne.n	8000efe <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d119      	bne.n	8000efe <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ed8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ede:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d105      	bne.n	8000efe <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ef6:	f043 0201 	orr.w	r2, r3, #1
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 fa35 	bl	800136e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f06f 020c 	mvn.w	r2, #12
 8000f0c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d012      	beq.n	8000f3e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d00d      	beq.n	8000f3e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f000 f812 	bl	8000f58 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f06f 0201 	mvn.w	r2, #1
 8000f3c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000f60:	bf00      	nop
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bc80      	pop	{r7}
 8000f68:	4770      	bx	lr

08000f6a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f86:	2300      	movs	r3, #0
 8000f88:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d101      	bne.n	8000f9c <HAL_ADC_ConfigChannel+0x20>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e0dc      	b.n	8001156 <HAL_ADC_ConfigChannel+0x1da>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b06      	cmp	r3, #6
 8000faa:	d81c      	bhi.n	8000fe6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685a      	ldr	r2, [r3, #4]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4413      	add	r3, r2
 8000fbc:	3b05      	subs	r3, #5
 8000fbe:	221f      	movs	r2, #31
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	4019      	ands	r1, r3
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	4413      	add	r3, r2
 8000fd6:	3b05      	subs	r3, #5
 8000fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fe4:	e03c      	b.n	8001060 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b0c      	cmp	r3, #12
 8000fec:	d81c      	bhi.n	8001028 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685a      	ldr	r2, [r3, #4]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	3b23      	subs	r3, #35	@ 0x23
 8001000:	221f      	movs	r2, #31
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	4019      	ands	r1, r3
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685a      	ldr	r2, [r3, #4]
 8001012:	4613      	mov	r3, r2
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	4413      	add	r3, r2
 8001018:	3b23      	subs	r3, #35	@ 0x23
 800101a:	fa00 f203 	lsl.w	r2, r0, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	430a      	orrs	r2, r1
 8001024:	631a      	str	r2, [r3, #48]	@ 0x30
 8001026:	e01b      	b.n	8001060 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	4613      	mov	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4413      	add	r3, r2
 8001038:	3b41      	subs	r3, #65	@ 0x41
 800103a:	221f      	movs	r2, #31
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	4019      	ands	r1, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	3b41      	subs	r3, #65	@ 0x41
 8001054:	fa00 f203 	lsl.w	r2, r0, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	430a      	orrs	r2, r1
 800105e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b09      	cmp	r3, #9
 8001066:	d91c      	bls.n	80010a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68d9      	ldr	r1, [r3, #12]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4613      	mov	r3, r2
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	4413      	add	r3, r2
 8001078:	3b1e      	subs	r3, #30
 800107a:	2207      	movs	r2, #7
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	4019      	ands	r1, r3
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	6898      	ldr	r0, [r3, #8]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4613      	mov	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	3b1e      	subs	r3, #30
 8001094:	fa00 f203 	lsl.w	r2, r0, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	430a      	orrs	r2, r1
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	e019      	b.n	80010d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6919      	ldr	r1, [r3, #16]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4613      	mov	r3, r2
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	4413      	add	r3, r2
 80010b2:	2207      	movs	r2, #7
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	4019      	ands	r1, r3
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	6898      	ldr	r0, [r3, #8]
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4613      	mov	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	4413      	add	r3, r2
 80010ca:	fa00 f203 	lsl.w	r2, r0, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b10      	cmp	r3, #16
 80010dc:	d003      	beq.n	80010e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80010e2:	2b11      	cmp	r3, #17
 80010e4:	d132      	bne.n	800114c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <HAL_ADC_ConfigChannel+0x1e4>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d125      	bne.n	800113c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d126      	bne.n	800114c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800110c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b10      	cmp	r3, #16
 8001114:	d11a      	bne.n	800114c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <HAL_ADC_ConfigChannel+0x1e8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <HAL_ADC_ConfigChannel+0x1ec>)
 800111c:	fba2 2303 	umull	r2, r3, r2, r3
 8001120:	0c9a      	lsrs	r2, r3, #18
 8001122:	4613      	mov	r3, r2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800112c:	e002      	b.n	8001134 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	3b01      	subs	r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f9      	bne.n	800112e <HAL_ADC_ConfigChannel+0x1b2>
 800113a:	e007      	b.n	800114c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001140:	f043 0220 	orr.w	r2, r3, #32
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001154:	7bfb      	ldrb	r3, [r7, #15]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	40012400 	.word	0x40012400
 8001164:	20000000 	.word	0x20000000
 8001168:	431bde83 	.word	0x431bde83

0800116c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b01      	cmp	r3, #1
 8001188:	d040      	beq.n	800120c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	689a      	ldr	r2, [r3, #8]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f042 0201 	orr.w	r2, r2, #1
 8001198:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800119a:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <ADC_Enable+0xac>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a1f      	ldr	r2, [pc, #124]	@ (800121c <ADC_Enable+0xb0>)
 80011a0:	fba2 2303 	umull	r2, r3, r2, r3
 80011a4:	0c9b      	lsrs	r3, r3, #18
 80011a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011a8:	e002      	b.n	80011b0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1f9      	bne.n	80011aa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011b6:	f7ff fb99 	bl	80008ec <HAL_GetTick>
 80011ba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011bc:	e01f      	b.n	80011fe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80011be:	f7ff fb95 	bl	80008ec <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d918      	bls.n	80011fe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d011      	beq.n	80011fe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	f043 0210 	orr.w	r2, r3, #16
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ea:	f043 0201 	orr.w	r2, r3, #1
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e007      	b.n	800120e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	2b01      	cmp	r3, #1
 800120a:	d1d8      	bne.n	80011be <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000000 	.word	0x20000000
 800121c:	431bde83 	.word	0x431bde83

08001220 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	2b01      	cmp	r3, #1
 8001238:	d12e      	bne.n	8001298 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	689a      	ldr	r2, [r3, #8]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f022 0201 	bic.w	r2, r2, #1
 8001248:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800124a:	f7ff fb4f 	bl	80008ec <HAL_GetTick>
 800124e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001250:	e01b      	b.n	800128a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001252:	f7ff fb4b 	bl	80008ec <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d914      	bls.n	800128a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b01      	cmp	r3, #1
 800126c:	d10d      	bne.n	800128a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001272:	f043 0210 	orr.w	r2, r3, #16
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800127e:	f043 0201 	orr.w	r2, r3, #1
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e007      	b.n	800129a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	2b01      	cmp	r3, #1
 8001296:	d0dc      	beq.n	8001252 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b084      	sub	sp, #16
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ae:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d127      	bne.n	800130c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80012d2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80012d6:	d115      	bne.n	8001304 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d111      	bne.n	8001304 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d105      	bne.n	8001304 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012fc:	f043 0201 	orr.w	r2, r3, #1
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f7fe ff21 	bl	800014c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800130a:	e004      	b.n	8001316 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	4798      	blx	r3
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b084      	sub	sp, #16
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800132c:	68f8      	ldr	r0, [r7, #12]
 800132e:	f7ff fe0a 	bl	8000f46 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b084      	sub	sp, #16
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001346:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800134c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001358:	f043 0204 	orr.w	r2, r3, #4
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001360:	68f8      	ldr	r0, [r7, #12]
 8001362:	f7ff fe02 	bl	8000f6a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800136e:	b480      	push	{r7}
 8001370:	b083      	sub	sp, #12
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800139c:	4013      	ands	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013b2:	4a04      	ldr	r2, [pc, #16]	@ (80013c4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	60d3      	str	r3, [r2, #12]
}
 80013b8:	bf00      	nop
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	f003 0307 	and.w	r3, r3, #7
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db0b      	blt.n	800140e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	4906      	ldr	r1, [pc, #24]	@ (8001418 <__NVIC_EnableIRQ+0x34>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	e000e100 	.word	0xe000e100

0800141c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	6039      	str	r1, [r7, #0]
 8001426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142c:	2b00      	cmp	r3, #0
 800142e:	db0a      	blt.n	8001446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	b2da      	uxtb	r2, r3
 8001434:	490c      	ldr	r1, [pc, #48]	@ (8001468 <__NVIC_SetPriority+0x4c>)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	0112      	lsls	r2, r2, #4
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	440b      	add	r3, r1
 8001440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001444:	e00a      	b.n	800145c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4908      	ldr	r1, [pc, #32]	@ (800146c <__NVIC_SetPriority+0x50>)
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	3b04      	subs	r3, #4
 8001454:	0112      	lsls	r2, r2, #4
 8001456:	b2d2      	uxtb	r2, r2
 8001458:	440b      	add	r3, r1
 800145a:	761a      	strb	r2, [r3, #24]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000e100 	.word	0xe000e100
 800146c:	e000ed00 	.word	0xe000ed00

08001470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001470:	b480      	push	{r7}
 8001472:	b089      	sub	sp, #36	@ 0x24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	f1c3 0307 	rsb	r3, r3, #7
 800148a:	2b04      	cmp	r3, #4
 800148c:	bf28      	it	cs
 800148e:	2304      	movcs	r3, #4
 8001490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3304      	adds	r3, #4
 8001496:	2b06      	cmp	r3, #6
 8001498:	d902      	bls.n	80014a0 <NVIC_EncodePriority+0x30>
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	3b03      	subs	r3, #3
 800149e:	e000      	b.n	80014a2 <NVIC_EncodePriority+0x32>
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a4:	f04f 32ff 	mov.w	r2, #4294967295
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43da      	mvns	r2, r3
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	401a      	ands	r2, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	fa01 f303 	lsl.w	r3, r1, r3
 80014c2:	43d9      	mvns	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	4313      	orrs	r3, r2
         );
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3724      	adds	r7, #36	@ 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3b01      	subs	r3, #1
 80014e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014e4:	d301      	bcc.n	80014ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014e6:	2301      	movs	r3, #1
 80014e8:	e00f      	b.n	800150a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001514 <SysTick_Config+0x40>)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014f2:	210f      	movs	r1, #15
 80014f4:	f04f 30ff 	mov.w	r0, #4294967295
 80014f8:	f7ff ff90 	bl	800141c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014fc:	4b05      	ldr	r3, [pc, #20]	@ (8001514 <SysTick_Config+0x40>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001502:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <SysTick_Config+0x40>)
 8001504:	2207      	movs	r2, #7
 8001506:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	e000e010 	.word	0xe000e010

08001518 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ff2d 	bl	8001380 <__NVIC_SetPriorityGrouping>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800152e:	b580      	push	{r7, lr}
 8001530:	b086      	sub	sp, #24
 8001532:	af00      	add	r7, sp, #0
 8001534:	4603      	mov	r3, r0
 8001536:	60b9      	str	r1, [r7, #8]
 8001538:	607a      	str	r2, [r7, #4]
 800153a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001540:	f7ff ff42 	bl	80013c8 <__NVIC_GetPriorityGrouping>
 8001544:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	68b9      	ldr	r1, [r7, #8]
 800154a:	6978      	ldr	r0, [r7, #20]
 800154c:	f7ff ff90 	bl	8001470 <NVIC_EncodePriority>
 8001550:	4602      	mov	r2, r0
 8001552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ff5f 	bl	800141c <__NVIC_SetPriority>
}
 800155e:	bf00      	nop
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	af00      	add	r7, sp, #0
 800156c:	4603      	mov	r3, r0
 800156e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff35 	bl	80013e4 <__NVIC_EnableIRQ>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ffa2 	bl	80014d4 <SysTick_Config>
 8001590:	4603      	mov	r3, r0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <HAL_DMA_Start_IT+0x20>
 80015b6:	2302      	movs	r3, #2
 80015b8:	e04b      	b.n	8001652 <HAL_DMA_Start_IT+0xb8>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d13a      	bne.n	8001644 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2202      	movs	r2, #2
 80015d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2200      	movs	r2, #0
 80015da:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f022 0201 	bic.w	r2, r2, #1
 80015ea:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	68b9      	ldr	r1, [r7, #8]
 80015f2:	68f8      	ldr	r0, [r7, #12]
 80015f4:	f000 f831 	bl	800165a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d008      	beq.n	8001612 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 020e 	orr.w	r2, r2, #14
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	e00f      	b.n	8001632 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f022 0204 	bic.w	r2, r2, #4
 8001620:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f042 020a 	orr.w	r2, r2, #10
 8001630:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f042 0201 	orr.w	r2, r2, #1
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	e005      	b.n	8001650 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800164c:	2302      	movs	r3, #2
 800164e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001650:	7dfb      	ldrb	r3, [r7, #23]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800165a:	b480      	push	{r7}
 800165c:	b085      	sub	sp, #20
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001670:	2101      	movs	r1, #1
 8001672:	fa01 f202 	lsl.w	r2, r1, r2
 8001676:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b10      	cmp	r3, #16
 8001686:	d108      	bne.n	800169a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68ba      	ldr	r2, [r7, #8]
 8001696:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001698:	e007      	b.n	80016aa <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	60da      	str	r2, [r3, #12]
}
 80016aa:	bf00      	nop
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr

080016b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b08b      	sub	sp, #44	@ 0x2c
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016be:	2300      	movs	r3, #0
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016c2:	2300      	movs	r3, #0
 80016c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c6:	e169      	b.n	800199c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016c8:	2201      	movs	r2, #1
 80016ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	4013      	ands	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	f040 8158 	bne.w	8001996 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	4a9a      	ldr	r2, [pc, #616]	@ (8001954 <HAL_GPIO_Init+0x2a0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d05e      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 80016f0:	4a98      	ldr	r2, [pc, #608]	@ (8001954 <HAL_GPIO_Init+0x2a0>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d875      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 80016f6:	4a98      	ldr	r2, [pc, #608]	@ (8001958 <HAL_GPIO_Init+0x2a4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d058      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 80016fc:	4a96      	ldr	r2, [pc, #600]	@ (8001958 <HAL_GPIO_Init+0x2a4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d86f      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 8001702:	4a96      	ldr	r2, [pc, #600]	@ (800195c <HAL_GPIO_Init+0x2a8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d052      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001708:	4a94      	ldr	r2, [pc, #592]	@ (800195c <HAL_GPIO_Init+0x2a8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d869      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800170e:	4a94      	ldr	r2, [pc, #592]	@ (8001960 <HAL_GPIO_Init+0x2ac>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d04c      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001714:	4a92      	ldr	r2, [pc, #584]	@ (8001960 <HAL_GPIO_Init+0x2ac>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d863      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800171a:	4a92      	ldr	r2, [pc, #584]	@ (8001964 <HAL_GPIO_Init+0x2b0>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d046      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
 8001720:	4a90      	ldr	r2, [pc, #576]	@ (8001964 <HAL_GPIO_Init+0x2b0>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d85d      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 8001726:	2b12      	cmp	r3, #18
 8001728:	d82a      	bhi.n	8001780 <HAL_GPIO_Init+0xcc>
 800172a:	2b12      	cmp	r3, #18
 800172c:	d859      	bhi.n	80017e2 <HAL_GPIO_Init+0x12e>
 800172e:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <HAL_GPIO_Init+0x80>)
 8001730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001734:	080017af 	.word	0x080017af
 8001738:	08001789 	.word	0x08001789
 800173c:	0800179b 	.word	0x0800179b
 8001740:	080017dd 	.word	0x080017dd
 8001744:	080017e3 	.word	0x080017e3
 8001748:	080017e3 	.word	0x080017e3
 800174c:	080017e3 	.word	0x080017e3
 8001750:	080017e3 	.word	0x080017e3
 8001754:	080017e3 	.word	0x080017e3
 8001758:	080017e3 	.word	0x080017e3
 800175c:	080017e3 	.word	0x080017e3
 8001760:	080017e3 	.word	0x080017e3
 8001764:	080017e3 	.word	0x080017e3
 8001768:	080017e3 	.word	0x080017e3
 800176c:	080017e3 	.word	0x080017e3
 8001770:	080017e3 	.word	0x080017e3
 8001774:	080017e3 	.word	0x080017e3
 8001778:	08001791 	.word	0x08001791
 800177c:	080017a5 	.word	0x080017a5
 8001780:	4a79      	ldr	r2, [pc, #484]	@ (8001968 <HAL_GPIO_Init+0x2b4>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d013      	beq.n	80017ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001786:	e02c      	b.n	80017e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	623b      	str	r3, [r7, #32]
          break;
 800178e:	e029      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	3304      	adds	r3, #4
 8001796:	623b      	str	r3, [r7, #32]
          break;
 8001798:	e024      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	3308      	adds	r3, #8
 80017a0:	623b      	str	r3, [r7, #32]
          break;
 80017a2:	e01f      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	330c      	adds	r3, #12
 80017aa:	623b      	str	r3, [r7, #32]
          break;
 80017ac:	e01a      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d102      	bne.n	80017bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017b6:	2304      	movs	r3, #4
 80017b8:	623b      	str	r3, [r7, #32]
          break;
 80017ba:	e013      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d105      	bne.n	80017d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017c4:	2308      	movs	r3, #8
 80017c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	611a      	str	r2, [r3, #16]
          break;
 80017ce:	e009      	b.n	80017e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d0:	2308      	movs	r3, #8
 80017d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	615a      	str	r2, [r3, #20]
          break;
 80017da:	e003      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
          break;
 80017e0:	e000      	b.n	80017e4 <HAL_GPIO_Init+0x130>
          break;
 80017e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	2bff      	cmp	r3, #255	@ 0xff
 80017e8:	d801      	bhi.n	80017ee <HAL_GPIO_Init+0x13a>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	e001      	b.n	80017f2 <HAL_GPIO_Init+0x13e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3304      	adds	r3, #4
 80017f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	2bff      	cmp	r3, #255	@ 0xff
 80017f8:	d802      	bhi.n	8001800 <HAL_GPIO_Init+0x14c>
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	e002      	b.n	8001806 <HAL_GPIO_Init+0x152>
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	3b08      	subs	r3, #8
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	210f      	movs	r1, #15
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	fa01 f303 	lsl.w	r3, r1, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	401a      	ands	r2, r3
 8001818:	6a39      	ldr	r1, [r7, #32]
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	431a      	orrs	r2, r3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 80b1 	beq.w	8001996 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001834:	4b4d      	ldr	r3, [pc, #308]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	4a4c      	ldr	r2, [pc, #304]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	6193      	str	r3, [r2, #24]
 8001840:	4b4a      	ldr	r3, [pc, #296]	@ (800196c <HAL_GPIO_Init+0x2b8>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800184c:	4a48      	ldr	r2, [pc, #288]	@ (8001970 <HAL_GPIO_Init+0x2bc>)
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	3302      	adds	r3, #2
 8001854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001858:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	f003 0303 	and.w	r3, r3, #3
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	220f      	movs	r2, #15
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4013      	ands	r3, r2
 800186e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a40      	ldr	r2, [pc, #256]	@ (8001974 <HAL_GPIO_Init+0x2c0>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d013      	beq.n	80018a0 <HAL_GPIO_Init+0x1ec>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a3f      	ldr	r2, [pc, #252]	@ (8001978 <HAL_GPIO_Init+0x2c4>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d00d      	beq.n	800189c <HAL_GPIO_Init+0x1e8>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a3e      	ldr	r2, [pc, #248]	@ (800197c <HAL_GPIO_Init+0x2c8>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d007      	beq.n	8001898 <HAL_GPIO_Init+0x1e4>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a3d      	ldr	r2, [pc, #244]	@ (8001980 <HAL_GPIO_Init+0x2cc>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d101      	bne.n	8001894 <HAL_GPIO_Init+0x1e0>
 8001890:	2303      	movs	r3, #3
 8001892:	e006      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 8001894:	2304      	movs	r3, #4
 8001896:	e004      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 8001898:	2302      	movs	r3, #2
 800189a:	e002      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <HAL_GPIO_Init+0x1ee>
 80018a0:	2300      	movs	r3, #0
 80018a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a4:	f002 0203 	and.w	r2, r2, #3
 80018a8:	0092      	lsls	r2, r2, #2
 80018aa:	4093      	lsls	r3, r2
 80018ac:	68fa      	ldr	r2, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80018b2:	492f      	ldr	r1, [pc, #188]	@ (8001970 <HAL_GPIO_Init+0x2bc>)
 80018b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b6:	089b      	lsrs	r3, r3, #2
 80018b8:	3302      	adds	r3, #2
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	492c      	ldr	r1, [pc, #176]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	608b      	str	r3, [r1, #8]
 80018d8:	e006      	b.n	80018e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018da:	4b2a      	ldr	r3, [pc, #168]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4928      	ldr	r1, [pc, #160]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018e4:	4013      	ands	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d006      	beq.n	8001902 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018f4:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018f6:	68da      	ldr	r2, [r3, #12]
 80018f8:	4922      	ldr	r1, [pc, #136]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	60cb      	str	r3, [r1, #12]
 8001900:	e006      	b.n	8001910 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001904:	68da      	ldr	r2, [r3, #12]
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	43db      	mvns	r3, r3
 800190a:	491e      	ldr	r1, [pc, #120]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800190c:	4013      	ands	r3, r2
 800190e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d006      	beq.n	800192a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4918      	ldr	r1, [pc, #96]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
 8001928:	e006      	b.n	8001938 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800192a:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	43db      	mvns	r3, r3
 8001932:	4914      	ldr	r1, [pc, #80]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001934:	4013      	ands	r3, r2
 8001936:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d021      	beq.n	8001988 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001944:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	490e      	ldr	r1, [pc, #56]	@ (8001984 <HAL_GPIO_Init+0x2d0>)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
 8001950:	e021      	b.n	8001996 <HAL_GPIO_Init+0x2e2>
 8001952:	bf00      	nop
 8001954:	10320000 	.word	0x10320000
 8001958:	10310000 	.word	0x10310000
 800195c:	10220000 	.word	0x10220000
 8001960:	10210000 	.word	0x10210000
 8001964:	10120000 	.word	0x10120000
 8001968:	10110000 	.word	0x10110000
 800196c:	40021000 	.word	0x40021000
 8001970:	40010000 	.word	0x40010000
 8001974:	40010800 	.word	0x40010800
 8001978:	40010c00 	.word	0x40010c00
 800197c:	40011000 	.word	0x40011000
 8001980:	40011400 	.word	0x40011400
 8001984:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001988:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <HAL_GPIO_Init+0x304>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	43db      	mvns	r3, r3
 8001990:	4909      	ldr	r1, [pc, #36]	@ (80019b8 <HAL_GPIO_Init+0x304>)
 8001992:	4013      	ands	r3, r2
 8001994:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	3301      	adds	r3, #1
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a2:	fa22 f303 	lsr.w	r3, r2, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f47f ae8e 	bne.w	80016c8 <HAL_GPIO_Init+0x14>
  }
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	372c      	adds	r7, #44	@ 0x2c
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	40010400 	.word	0x40010400

080019bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
 80019c8:	4613      	mov	r3, r2
 80019ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019cc:	787b      	ldrb	r3, [r7, #1]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d2:	887a      	ldrh	r2, [r7, #2]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	041a      	lsls	r2, r3, #16
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	611a      	str	r2, [r3, #16]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019fe:	887a      	ldrh	r2, [r7, #2]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4013      	ands	r3, r2
 8001a04:	041a      	lsls	r2, r3, #16
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43d9      	mvns	r1, r3
 8001a0a:	887b      	ldrh	r3, [r7, #2]
 8001a0c:	400b      	ands	r3, r1
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	611a      	str	r2, [r3, #16]
}
 8001a14:	bf00      	nop
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d101      	bne.n	8001a30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e0e8      	b.n	8001c02 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d106      	bne.n	8001a4a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f006 ff31 	bl	80088ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f002 fde8 	bl	8004632 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6818      	ldr	r0, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a6c:	f002 fdbe 	bl	80045ec <USB_CoreInit>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d005      	beq.n	8001a82 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2202      	movs	r2, #2
 8001a7a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e0bf      	b.n	8001c02 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2100      	movs	r1, #0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f002 fdec 	bl	8004666 <USB_SetCurrentMode>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d005      	beq.n	8001aa0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2202      	movs	r2, #2
 8001a98:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e0b0      	b.n	8001c02 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]
 8001aa4:	e03e      	b.n	8001b24 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001aa6:	7bfa      	ldrb	r2, [r7, #15]
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	440b      	add	r3, r1
 8001ab4:	3311      	adds	r3, #17
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001aba:	7bfa      	ldrb	r2, [r7, #15]
 8001abc:	6879      	ldr	r1, [r7, #4]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	440b      	add	r3, r1
 8001ac8:	3310      	adds	r3, #16
 8001aca:	7bfa      	ldrb	r2, [r7, #15]
 8001acc:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	440b      	add	r3, r1
 8001adc:	3313      	adds	r3, #19
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ae2:	7bfa      	ldrb	r2, [r7, #15]
 8001ae4:	6879      	ldr	r1, [r7, #4]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	4413      	add	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	440b      	add	r3, r1
 8001af0:	3320      	adds	r3, #32
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001af6:	7bfa      	ldrb	r2, [r7, #15]
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	440b      	add	r3, r1
 8001b04:	3324      	adds	r3, #36	@ 0x24
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	1c5a      	adds	r2, r3, #1
 8001b10:	4613      	mov	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	3301      	adds	r3, #1
 8001b22:	73fb      	strb	r3, [r7, #15]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	791b      	ldrb	r3, [r3, #4]
 8001b28:	7bfa      	ldrb	r2, [r7, #15]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d3bb      	bcc.n	8001aa6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	73fb      	strb	r3, [r7, #15]
 8001b32:	e044      	b.n	8001bbe <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	440b      	add	r3, r1
 8001b42:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b4a:	7bfa      	ldrb	r2, [r7, #15]
 8001b4c:	6879      	ldr	r1, [r7, #4]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	440b      	add	r3, r1
 8001b58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b5c:	7bfa      	ldrb	r2, [r7, #15]
 8001b5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b60:	7bfa      	ldrb	r2, [r7, #15]
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4613      	mov	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	440b      	add	r3, r1
 8001b6e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001b72:	2200      	movs	r2, #0
 8001b74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b76:	7bfa      	ldrb	r2, [r7, #15]
 8001b78:	6879      	ldr	r1, [r7, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	440b      	add	r3, r1
 8001b84:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b8c:	7bfa      	ldrb	r2, [r7, #15]
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	440b      	add	r3, r1
 8001b9a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ba2:	7bfa      	ldrb	r2, [r7, #15]
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	440b      	add	r3, r1
 8001bb0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	73fb      	strb	r3, [r7, #15]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	791b      	ldrb	r3, [r3, #4]
 8001bc2:	7bfa      	ldrb	r2, [r7, #15]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d3b5      	bcc.n	8001b34 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6818      	ldr	r0, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3304      	adds	r3, #4
 8001bd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd2:	f002 fd54 	bl	800467e <USB_DevInit>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2202      	movs	r2, #2
 8001be0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e00c      	b.n	8001c02 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f004 ffd3 	bl	8006ba6 <USB_DevDisconnect>

  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d101      	bne.n	8001c20 <HAL_PCD_Start+0x16>
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	e016      	b.n	8001c4e <HAL_PCD_Start+0x44>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f002 fcea 	bl	8004606 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001c32:	2101      	movs	r1, #1
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f007 f8ac 	bl	8008d92 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f004 ffa7 	bl	8006b92 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b088      	sub	sp, #32
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f004 ffa9 	bl	8006bba <USB_ReadInterrupts>
 8001c68:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 fb1a 	bl	80022ae <PCD_EP_ISR_Handler>

    return;
 8001c7a:	e119      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d013      	beq.n	8001cae <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c98:	b292      	uxth	r2, r2
 8001c9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f006 fe7f 	bl	80089a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f905 	bl	8001eb6 <HAL_PCD_SetAddress>

    return;
 8001cac:	e100      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00c      	beq.n	8001cd2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001cca:	b292      	uxth	r2, r2
 8001ccc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001cd0:	e0ee      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00c      	beq.n	8001cf6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001cee:	b292      	uxth	r2, r2
 8001cf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001cf4:	e0dc      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d027      	beq.n	8001d50 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0204 	bic.w	r2, r2, #4
 8001d12:	b292      	uxth	r2, r2
 8001d14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0208 	bic.w	r2, r2, #8
 8001d2a:	b292      	uxth	r2, r2
 8001d2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f006 fe6f 	bl	8008a14 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d48:	b292      	uxth	r2, r2
 8001d4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001d4e:	e0af      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 8083 	beq.w	8001e62 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	77fb      	strb	r3, [r7, #31]
 8001d60:	e010      	b.n	8001d84 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	7ffb      	ldrb	r3, [r7, #31]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	441a      	add	r2, r3
 8001d6e:	7ffb      	ldrb	r3, [r7, #31]
 8001d70:	8812      	ldrh	r2, [r2, #0]
 8001d72:	b292      	uxth	r2, r2
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	3320      	adds	r3, #32
 8001d78:	443b      	add	r3, r7
 8001d7a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001d7e:	7ffb      	ldrb	r3, [r7, #31]
 8001d80:	3301      	adds	r3, #1
 8001d82:	77fb      	strb	r3, [r7, #31]
 8001d84:	7ffb      	ldrb	r3, [r7, #31]
 8001d86:	2b07      	cmp	r3, #7
 8001d88:	d9eb      	bls.n	8001d62 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f042 0201 	orr.w	r2, r2, #1
 8001d9c:	b292      	uxth	r2, r2
 8001d9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 0201 	bic.w	r2, r2, #1
 8001db4:	b292      	uxth	r2, r2
 8001db6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001dba:	bf00      	nop
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d0f6      	beq.n	8001dbc <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001de0:	b292      	uxth	r2, r2
 8001de2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001de6:	2300      	movs	r3, #0
 8001de8:	77fb      	strb	r3, [r7, #31]
 8001dea:	e00f      	b.n	8001e0c <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001dec:	7ffb      	ldrb	r3, [r7, #31]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	4611      	mov	r1, r2
 8001df4:	7ffa      	ldrb	r2, [r7, #31]
 8001df6:	0092      	lsls	r2, r2, #2
 8001df8:	440a      	add	r2, r1
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	3320      	adds	r3, #32
 8001dfe:	443b      	add	r3, r7
 8001e00:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001e04:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001e06:	7ffb      	ldrb	r3, [r7, #31]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	77fb      	strb	r3, [r7, #31]
 8001e0c:	7ffb      	ldrb	r3, [r7, #31]
 8001e0e:	2b07      	cmp	r3, #7
 8001e10:	d9ec      	bls.n	8001dec <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f042 0208 	orr.w	r2, r2, #8
 8001e24:	b292      	uxth	r2, r2
 8001e26:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e3c:	b292      	uxth	r2, r2
 8001e3e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f042 0204 	orr.w	r2, r2, #4
 8001e54:	b292      	uxth	r2, r2
 8001e56:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f006 fdc0 	bl	80089e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e60:	e026      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00f      	beq.n	8001e8c <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e7e:	b292      	uxth	r2, r2
 8001e80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f006 fd7e 	bl	8008986 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001e8a:	e011      	b.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00c      	beq.n	8001eb0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ea8:	b292      	uxth	r2, r2
 8001eaa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001eae:	bf00      	nop
  }
}
 8001eb0:	3720      	adds	r7, #32
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d101      	bne.n	8001ed0 <HAL_PCD_SetAddress+0x1a>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e012      	b.n	8001ef6 <HAL_PCD_SetAddress+0x40>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	78fa      	ldrb	r2, [r7, #3]
 8001edc:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	78fa      	ldrb	r2, [r7, #3]
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f004 fe40 	bl	8006b6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b084      	sub	sp, #16
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	4608      	mov	r0, r1
 8001f08:	4611      	mov	r1, r2
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	70fb      	strb	r3, [r7, #3]
 8001f10:	460b      	mov	r3, r1
 8001f12:	803b      	strh	r3, [r7, #0]
 8001f14:	4613      	mov	r3, r2
 8001f16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	da0e      	bge.n	8001f42 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	f003 0207 	and.w	r2, r3, #7
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	3310      	adds	r3, #16
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	4413      	add	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	705a      	strb	r2, [r3, #1]
 8001f40:	e00e      	b.n	8001f60 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f42:	78fb      	ldrb	r3, [r7, #3]
 8001f44:	f003 0207 	and.w	r2, r3, #7
 8001f48:	4613      	mov	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	4413      	add	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f60:	78fb      	ldrb	r3, [r7, #3]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f6c:	883a      	ldrh	r2, [r7, #0]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	78ba      	ldrb	r2, [r7, #2]
 8001f76:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f78:	78bb      	ldrb	r3, [r7, #2]
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d102      	bne.n	8001f84 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_PCD_EP_Open+0x94>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e00e      	b.n	8001fb0 <HAL_PCD_EP_Open+0xb2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68f9      	ldr	r1, [r7, #12]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f002 fb89 	bl	80046b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001fae:	7afb      	ldrb	r3, [r7, #11]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da0e      	bge.n	8001fea <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fcc:	78fb      	ldrb	r3, [r7, #3]
 8001fce:	f003 0207 	and.w	r2, r3, #7
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	3310      	adds	r3, #16
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	705a      	strb	r2, [r3, #1]
 8001fe8:	e00e      	b.n	8002008 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fea:	78fb      	ldrb	r3, [r7, #3]
 8001fec:	f003 0207 	and.w	r2, r3, #7
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4413      	add	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2200      	movs	r2, #0
 8002006:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002008:	78fb      	ldrb	r3, [r7, #3]
 800200a:	f003 0307 	and.w	r3, r3, #7
 800200e:	b2da      	uxtb	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_PCD_EP_Close+0x6a>
 800201e:	2302      	movs	r3, #2
 8002020:	e00e      	b.n	8002040 <HAL_PCD_EP_Close+0x88>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68f9      	ldr	r1, [r7, #12]
 8002030:	4618      	mov	r0, r3
 8002032:	f002 ff01 	bl	8004e38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	607a      	str	r2, [r7, #4]
 8002052:	603b      	str	r3, [r7, #0]
 8002054:	460b      	mov	r3, r1
 8002056:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002058:	7afb      	ldrb	r3, [r7, #11]
 800205a:	f003 0207 	and.w	r2, r3, #7
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800206a:	68fa      	ldr	r2, [r7, #12]
 800206c:	4413      	add	r3, r2
 800206e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2200      	movs	r2, #0
 8002080:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	2200      	movs	r2, #0
 8002086:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002088:	7afb      	ldrb	r3, [r7, #11]
 800208a:	f003 0307 	and.w	r3, r3, #7
 800208e:	b2da      	uxtb	r2, r3
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6979      	ldr	r1, [r7, #20]
 800209a:	4618      	mov	r0, r3
 800209c:	f003 f8b8 	bl	8005210 <USB_EPStartXfer>

  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	460b      	mov	r3, r1
 80020b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	f003 0207 	and.w	r2, r3, #7
 80020bc:	6879      	ldr	r1, [r7, #4]
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80020cc:	681b      	ldr	r3, [r3, #0]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	607a      	str	r2, [r7, #4]
 80020e2:	603b      	str	r3, [r7, #0]
 80020e4:	460b      	mov	r3, r1
 80020e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020e8:	7afb      	ldrb	r3, [r7, #11]
 80020ea:	f003 0207 	and.w	r2, r3, #7
 80020ee:	4613      	mov	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	3310      	adds	r3, #16
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2200      	movs	r2, #0
 800211c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2201      	movs	r2, #1
 8002122:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002124:	7afb      	ldrb	r3, [r7, #11]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	b2da      	uxtb	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6979      	ldr	r1, [r7, #20]
 8002136:	4618      	mov	r0, r3
 8002138:	f003 f86a 	bl	8005210 <USB_EPStartXfer>

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	7912      	ldrb	r2, [r2, #4]
 800215c:	4293      	cmp	r3, r2
 800215e:	d901      	bls.n	8002164 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e04c      	b.n	80021fe <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002164:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002168:	2b00      	cmp	r3, #0
 800216a:	da0e      	bge.n	800218a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800216c:	78fb      	ldrb	r3, [r7, #3]
 800216e:	f003 0207 	and.w	r2, r3, #7
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	3310      	adds	r3, #16
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2201      	movs	r2, #1
 8002186:	705a      	strb	r2, [r3, #1]
 8002188:	e00c      	b.n	80021a4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800218a:	78fa      	ldrb	r2, [r7, #3]
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2201      	movs	r2, #1
 80021a8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021aa:	78fb      	ldrb	r3, [r7, #3]
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d101      	bne.n	80021c4 <HAL_PCD_EP_SetStall+0x7e>
 80021c0:	2302      	movs	r3, #2
 80021c2:	e01c      	b.n	80021fe <HAL_PCD_EP_SetStall+0xb8>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68f9      	ldr	r1, [r7, #12]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f004 fbcd 	bl	8006972 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d108      	bne.n	80021f4 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f004 fcf2 	bl	8006bd8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	f003 030f 	and.w	r3, r3, #15
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	7912      	ldrb	r2, [r2, #4]
 800221c:	4293      	cmp	r3, r2
 800221e:	d901      	bls.n	8002224 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e040      	b.n	80022a6 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002228:	2b00      	cmp	r3, #0
 800222a:	da0e      	bge.n	800224a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800222c:	78fb      	ldrb	r3, [r7, #3]
 800222e:	f003 0207 	and.w	r2, r3, #7
 8002232:	4613      	mov	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	3310      	adds	r3, #16
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	4413      	add	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2201      	movs	r2, #1
 8002246:	705a      	strb	r2, [r3, #1]
 8002248:	e00e      	b.n	8002268 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800224a:	78fb      	ldrb	r3, [r7, #3]
 800224c:	f003 0207 	and.w	r2, r3, #7
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	4413      	add	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2200      	movs	r2, #0
 8002266:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	f003 0307 	and.w	r3, r3, #7
 8002274:	b2da      	uxtb	r2, r3
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002280:	2b01      	cmp	r3, #1
 8002282:	d101      	bne.n	8002288 <HAL_PCD_EP_ClrStall+0x82>
 8002284:	2302      	movs	r3, #2
 8002286:	e00e      	b.n	80022a6 <HAL_PCD_EP_ClrStall+0xa0>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68f9      	ldr	r1, [r7, #12]
 8002296:	4618      	mov	r0, r3
 8002298:	f004 fbbb 	bl	8006a12 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b096      	sub	sp, #88	@ 0x58
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022b6:	e3bb      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022c0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80022c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f003 030f 	and.w	r3, r3, #15
 80022ce:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 80022d2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f040 8175 	bne.w	80025c6 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80022dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d14e      	bne.n	8002386 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80022f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022f8:	81fb      	strh	r3, [r7, #14]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	89fb      	ldrh	r3, [r7, #14]
 8002300:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002304:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002308:	b29b      	uxth	r3, r3
 800230a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3310      	adds	r3, #16
 8002310:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800231a:	b29b      	uxth	r3, r3
 800231c:	461a      	mov	r2, r3
 800231e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	4413      	add	r3, r2
 8002326:	3302      	adds	r3, #2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	4413      	add	r3, r2
 8002330:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800233a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800233c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800233e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002340:	695a      	ldr	r2, [r3, #20]
 8002342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	441a      	add	r2, r3
 8002348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800234a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800234c:	2100      	movs	r1, #0
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f006 faff 	bl	8008952 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	7b5b      	ldrb	r3, [r3, #13]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 8368 	beq.w	8002a30 <PCD_EP_ISR_Handler+0x782>
 8002360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	f040 8363 	bne.w	8002a30 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	7b5b      	ldrb	r3, [r3, #13]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002374:	b2da      	uxtb	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	735a      	strb	r2, [r3, #13]
 8002384:	e354      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800238c:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	881b      	ldrh	r3, [r3, #0]
 8002394:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002398:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800239c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d034      	beq.n	800240e <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	461a      	mov	r2, r3
 80023b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4413      	add	r3, r2
 80023b8:	3306      	adds	r3, #6
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	6812      	ldr	r2, [r2, #0]
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ce:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6818      	ldr	r0, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80023da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023dc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80023de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	f004 fc49 	bl	8006c7a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80023f4:	4013      	ands	r3, r2
 80023f6:	823b      	strh	r3, [r7, #16]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	8a3a      	ldrh	r2, [r7, #16]
 80023fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002402:	b292      	uxth	r2, r2
 8002404:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f006 fa76 	bl	80088f8 <HAL_PCD_SetupStageCallback>
 800240c:	e310      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800240e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002412:	2b00      	cmp	r3, #0
 8002414:	f280 830c 	bge.w	8002a30 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	b29a      	uxth	r2, r3
 8002420:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002424:	4013      	ands	r3, r2
 8002426:	83fb      	strh	r3, [r7, #30]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	8bfa      	ldrh	r2, [r7, #30]
 800242e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002432:	b292      	uxth	r2, r2
 8002434:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800243e:	b29b      	uxth	r3, r3
 8002440:	461a      	mov	r2, r3
 8002442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	3306      	adds	r3, #6
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	4413      	add	r3, r2
 8002454:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800245e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002460:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d019      	beq.n	800249e <PCD_EP_ISR_Handler+0x1f0>
 800246a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d015      	beq.n	800249e <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002478:	6959      	ldr	r1, [r3, #20]
 800247a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800247c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800247e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002480:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002482:	b29b      	uxth	r3, r3
 8002484:	f004 fbf9 	bl	8006c7a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002488:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800248a:	695a      	ldr	r2, [r3, #20]
 800248c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	441a      	add	r2, r3
 8002492:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002494:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002496:	2100      	movs	r1, #0
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f006 fa3f 	bl	800891c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	881b      	ldrh	r3, [r3, #0]
 80024a4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80024a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f040 82bd 	bne.w	8002a30 <PCD_EP_ISR_Handler+0x782>
 80024b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024ba:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80024be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80024c2:	f000 82b5 	beq.w	8002a30 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	61bb      	str	r3, [r7, #24]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	461a      	mov	r2, r3
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	4413      	add	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	801a      	strh	r2, [r3, #0]
 80024f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80024fc:	d91d      	bls.n	800253a <PCD_EP_ISR_Handler+0x28c>
 80024fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	647b      	str	r3, [r7, #68]	@ 0x44
 8002506:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	2b00      	cmp	r3, #0
 8002510:	d102      	bne.n	8002518 <PCD_EP_ISR_Handler+0x26a>
 8002512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002514:	3b01      	subs	r3, #1
 8002516:	647b      	str	r3, [r7, #68]	@ 0x44
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	b29a      	uxth	r2, r3
 800251e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002520:	b29b      	uxth	r3, r3
 8002522:	029b      	lsls	r3, r3, #10
 8002524:	b29b      	uxth	r3, r3
 8002526:	4313      	orrs	r3, r2
 8002528:	b29b      	uxth	r3, r3
 800252a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800252e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002532:	b29a      	uxth	r2, r3
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	801a      	strh	r2, [r3, #0]
 8002538:	e026      	b.n	8002588 <PCD_EP_ISR_Handler+0x2da>
 800253a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10a      	bne.n	8002558 <PCD_EP_ISR_Handler+0x2aa>
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	b29b      	uxth	r3, r3
 8002548:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800254c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002550:	b29a      	uxth	r2, r3
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	801a      	strh	r2, [r3, #0]
 8002556:	e017      	b.n	8002588 <PCD_EP_ISR_Handler+0x2da>
 8002558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	085b      	lsrs	r3, r3, #1
 800255e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002560:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <PCD_EP_ISR_Handler+0x2c4>
 800256c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800256e:	3301      	adds	r3, #1
 8002570:	647b      	str	r3, [r7, #68]	@ 0x44
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	b29a      	uxth	r2, r3
 8002578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257a:	b29b      	uxth	r3, r3
 800257c:	029b      	lsls	r3, r3, #10
 800257e:	b29b      	uxth	r3, r3
 8002580:	4313      	orrs	r3, r2
 8002582:	b29a      	uxth	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	b29b      	uxth	r3, r3
 8002590:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002598:	827b      	strh	r3, [r7, #18]
 800259a:	8a7b      	ldrh	r3, [r7, #18]
 800259c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80025a0:	827b      	strh	r3, [r7, #18]
 80025a2:	8a7b      	ldrh	r3, [r7, #18]
 80025a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80025a8:	827b      	strh	r3, [r7, #18]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	8a7b      	ldrh	r3, [r7, #18]
 80025b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	8013      	strh	r3, [r2, #0]
 80025c4:	e234      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	881b      	ldrh	r3, [r3, #0]
 80025d6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025da:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f280 80fc 	bge.w	80027dc <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	461a      	mov	r2, r3
 80025ea:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80025fa:	4013      	ands	r3, r2
 80025fc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	461a      	mov	r2, r3
 8002606:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002612:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002616:	b292      	uxth	r2, r2
 8002618:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800261a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002632:	7b1b      	ldrb	r3, [r3, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d125      	bne.n	8002684 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002640:	b29b      	uxth	r3, r3
 8002642:	461a      	mov	r2, r3
 8002644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	4413      	add	r3, r2
 800264c:	3306      	adds	r3, #6
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	4413      	add	r3, r2
 8002656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002660:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002664:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 8092 	beq.w	8002792 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6818      	ldr	r0, [r3, #0]
 8002672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002674:	6959      	ldr	r1, [r3, #20]
 8002676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002678:	88da      	ldrh	r2, [r3, #6]
 800267a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800267e:	f004 fafc 	bl	8006c7a <USB_ReadPMA>
 8002682:	e086      	b.n	8002792 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002686:	78db      	ldrb	r3, [r3, #3]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d10a      	bne.n	80026a2 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800268c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002690:	461a      	mov	r2, r3
 8002692:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 f9d9 	bl	8002a4c <HAL_PCD_EP_DB_Receive>
 800269a:	4603      	mov	r3, r0
 800269c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80026a0:	e077      	b.n	8002792 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	461a      	mov	r2, r3
 80026a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026bc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	441a      	add	r2, r3
 80026ce:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80026d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80026d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80026da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d024      	beq.n	800274a <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002708:	b29b      	uxth	r3, r3
 800270a:	461a      	mov	r2, r3
 800270c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4413      	add	r3, r2
 8002714:	3302      	adds	r3, #2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	4413      	add	r3, r2
 800271e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002728:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800272c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002730:	2b00      	cmp	r3, #0
 8002732:	d02e      	beq.n	8002792 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6818      	ldr	r0, [r3, #0]
 8002738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800273a:	6959      	ldr	r1, [r3, #20]
 800273c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800273e:	891a      	ldrh	r2, [r3, #8]
 8002740:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002744:	f004 fa99 	bl	8006c7a <USB_ReadPMA>
 8002748:	e023      	b.n	8002792 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002752:	b29b      	uxth	r3, r3
 8002754:	461a      	mov	r2, r3
 8002756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4413      	add	r3, r2
 800275e:	3306      	adds	r3, #6
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	4413      	add	r3, r2
 8002768:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800276c:	881b      	ldrh	r3, [r3, #0]
 800276e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002772:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002776:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002784:	6959      	ldr	r1, [r3, #20]
 8002786:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002788:	895a      	ldrh	r2, [r3, #10]
 800278a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800278e:	f004 fa74 	bl	8006c7a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002794:	69da      	ldr	r2, [r3, #28]
 8002796:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800279a:	441a      	add	r2, r3
 800279c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800279e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80027a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a2:	695a      	ldr	r2, [r3, #20]
 80027a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027a8:	441a      	add	r2, r3
 80027aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ac:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <PCD_EP_ISR_Handler+0x514>
 80027b6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80027ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d206      	bcs.n	80027d0 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80027c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	4619      	mov	r1, r3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f006 f8a7 	bl	800891c <HAL_PCD_DataOutStageCallback>
 80027ce:	e005      	b.n	80027dc <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80027d6:	4618      	mov	r0, r3
 80027d8:	f002 fd1a 	bl	8005210 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80027dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80027e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	f000 8123 	beq.w	8002a30 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80027ea:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	3310      	adds	r3, #16
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	4413      	add	r3, r2
 80027fc:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	461a      	mov	r2, r3
 8002804:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	b29b      	uxth	r3, r3
 8002810:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002818:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	461a      	mov	r2, r3
 8002822:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	441a      	add	r2, r3
 800282a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800282e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002836:	b29b      	uxth	r3, r3
 8002838:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800283a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800283c:	78db      	ldrb	r3, [r3, #3]
 800283e:	2b01      	cmp	r3, #1
 8002840:	f040 80a2 	bne.w	8002988 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002846:	2200      	movs	r2, #0
 8002848:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800284a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284c:	7b1b      	ldrb	r3, [r3, #12]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 8093 	beq.w	800297a <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002854:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800285c:	2b00      	cmp	r3, #0
 800285e:	d046      	beq.n	80028ee <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002862:	785b      	ldrb	r3, [r3, #1]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d126      	bne.n	80028b6 <PCD_EP_ISR_Handler+0x608>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	627b      	str	r3, [r7, #36]	@ 0x24
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002876:	b29b      	uxth	r3, r3
 8002878:	461a      	mov	r2, r3
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	4413      	add	r3, r2
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002880:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	011a      	lsls	r2, r3, #4
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	4413      	add	r3, r2
 800288a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800288e:	623b      	str	r3, [r7, #32]
 8002890:	6a3b      	ldr	r3, [r7, #32]
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800289a:	b29a      	uxth	r2, r3
 800289c:	6a3b      	ldr	r3, [r7, #32]
 800289e:	801a      	strh	r2, [r3, #0]
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	801a      	strh	r2, [r3, #0]
 80028b4:	e061      	b.n	800297a <PCD_EP_ISR_Handler+0x6cc>
 80028b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b8:	785b      	ldrb	r3, [r3, #1]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d15d      	bne.n	800297a <PCD_EP_ISR_Handler+0x6cc>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d2:	4413      	add	r3, r2
 80028d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	011a      	lsls	r2, r3, #4
 80028dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028de:	4413      	add	r3, r2
 80028e0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80028e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e8:	2200      	movs	r2, #0
 80028ea:	801a      	strh	r2, [r3, #0]
 80028ec:	e045      	b.n	800297a <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028f6:	785b      	ldrb	r3, [r3, #1]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d126      	bne.n	800294a <PCD_EP_ISR_Handler+0x69c>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	637b      	str	r3, [r7, #52]	@ 0x34
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800290a:	b29b      	uxth	r3, r3
 800290c:	461a      	mov	r2, r3
 800290e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002910:	4413      	add	r3, r2
 8002912:	637b      	str	r3, [r7, #52]	@ 0x34
 8002914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	011a      	lsls	r2, r3, #4
 800291a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800291c:	4413      	add	r3, r2
 800291e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002922:	633b      	str	r3, [r7, #48]	@ 0x30
 8002924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002926:	881b      	ldrh	r3, [r3, #0]
 8002928:	b29b      	uxth	r3, r3
 800292a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800292e:	b29a      	uxth	r2, r3
 8002930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002932:	801a      	strh	r2, [r3, #0]
 8002934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002936:	881b      	ldrh	r3, [r3, #0]
 8002938:	b29b      	uxth	r3, r3
 800293a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800293e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002942:	b29a      	uxth	r2, r3
 8002944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002946:	801a      	strh	r2, [r3, #0]
 8002948:	e017      	b.n	800297a <PCD_EP_ISR_Handler+0x6cc>
 800294a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800294c:	785b      	ldrb	r3, [r3, #1]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d113      	bne.n	800297a <PCD_EP_ISR_Handler+0x6cc>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800295a:	b29b      	uxth	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002960:	4413      	add	r3, r2
 8002962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	011a      	lsls	r2, r3, #4
 800296a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800296c:	4413      	add	r3, r2
 800296e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002972:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002976:	2200      	movs	r2, #0
 8002978:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800297a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f005 ffe6 	bl	8008952 <HAL_PCD_DataInStageCallback>
 8002986:	e053      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002988:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800298c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002990:	2b00      	cmp	r3, #0
 8002992:	d146      	bne.n	8002a22 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800299c:	b29b      	uxth	r3, r3
 800299e:	461a      	mov	r2, r3
 80029a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4413      	add	r3, r2
 80029a8:	3302      	adds	r3, #2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	6812      	ldr	r2, [r2, #0]
 80029b0:	4413      	add	r3, r2
 80029b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029b6:	881b      	ldrh	r3, [r3, #0]
 80029b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029bc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80029c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c2:	699a      	ldr	r2, [r3, #24]
 80029c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d907      	bls.n	80029dc <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80029cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ce:	699a      	ldr	r2, [r3, #24]
 80029d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029d4:	1ad2      	subs	r2, r2, r3
 80029d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d8:	619a      	str	r2, [r3, #24]
 80029da:	e002      	b.n	80029e2 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80029dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029de:	2200      	movs	r2, #0
 80029e0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80029e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	4619      	mov	r1, r3
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f005 ffae 	bl	8008952 <HAL_PCD_DataInStageCallback>
 80029f6:	e01b      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80029f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029fa:	695a      	ldr	r2, [r3, #20]
 80029fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a00:	441a      	add	r2, r3
 8002a02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a04:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a08:	69da      	ldr	r2, [r3, #28]
 8002a0a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a0e:	441a      	add	r2, r3
 8002a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a12:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f002 fbf8 	bl	8005210 <USB_EPStartXfer>
 8002a20:	e006      	b.n	8002a30 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a22:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a26:	461a      	mov	r2, r3
 8002a28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f91b 	bl	8002c66 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	b21b      	sxth	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f6ff ac3b 	blt.w	80022b8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3758      	adds	r7, #88	@ 0x58
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	4613      	mov	r3, r2
 8002a58:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a5a:	88fb      	ldrh	r3, [r7, #6]
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d07e      	beq.n	8002b62 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	3302      	adds	r3, #2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a8c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	699a      	ldr	r2, [r3, #24]
 8002a92:	8b7b      	ldrh	r3, [r7, #26]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d306      	bcc.n	8002aa6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	699a      	ldr	r2, [r3, #24]
 8002a9c:	8b7b      	ldrh	r3, [r7, #26]
 8002a9e:	1ad2      	subs	r2, r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	619a      	str	r2, [r3, #24]
 8002aa4:	e002      	b.n	8002aac <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d123      	bne.n	8002afc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4413      	add	r3, r2
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ace:	833b      	strh	r3, [r7, #24]
 8002ad0:	8b3b      	ldrh	r3, [r7, #24]
 8002ad2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ad6:	833b      	strh	r3, [r7, #24]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	441a      	add	r2, r3
 8002ae6:	8b3b      	ldrh	r3, [r7, #24]
 8002ae8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002aec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002af0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002afc:	88fb      	ldrh	r3, [r7, #6]
 8002afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d01f      	beq.n	8002b46 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b20:	82fb      	strh	r3, [r7, #22]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	441a      	add	r2, r3
 8002b30:	8afb      	ldrh	r3, [r7, #22]
 8002b32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b46:	8b7b      	ldrh	r3, [r7, #26]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8087 	beq.w	8002c5c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6818      	ldr	r0, [r3, #0]
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	6959      	ldr	r1, [r3, #20]
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	891a      	ldrh	r2, [r3, #8]
 8002b5a:	8b7b      	ldrh	r3, [r7, #26]
 8002b5c:	f004 f88d 	bl	8006c7a <USB_ReadPMA>
 8002b60:	e07c      	b.n	8002c5c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	3306      	adds	r3, #6
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	4413      	add	r3, r2
 8002b80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b8a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	699a      	ldr	r2, [r3, #24]
 8002b90:	8b7b      	ldrh	r3, [r7, #26]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d306      	bcc.n	8002ba4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	699a      	ldr	r2, [r3, #24]
 8002b9a:	8b7b      	ldrh	r3, [r7, #26]
 8002b9c:	1ad2      	subs	r2, r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	619a      	str	r2, [r3, #24]
 8002ba2:	e002      	b.n	8002baa <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d123      	bne.n	8002bfa <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bcc:	83fb      	strh	r3, [r7, #30]
 8002bce:	8bfb      	ldrh	r3, [r7, #30]
 8002bd0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002bd4:	83fb      	strh	r3, [r7, #30]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	441a      	add	r2, r3
 8002be4:	8bfb      	ldrh	r3, [r7, #30]
 8002be6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002bfa:	88fb      	ldrh	r3, [r7, #6]
 8002bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d11f      	bne.n	8002c44 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	881b      	ldrh	r3, [r3, #0]
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c1e:	83bb      	strh	r3, [r7, #28]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	441a      	add	r2, r3
 8002c2e:	8bbb      	ldrh	r3, [r7, #28]
 8002c30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c44:	8b7b      	ldrh	r3, [r7, #26]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6818      	ldr	r0, [r3, #0]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	6959      	ldr	r1, [r3, #20]
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	895a      	ldrh	r2, [r3, #10]
 8002c56:	8b7b      	ldrh	r3, [r7, #26]
 8002c58:	f004 f80f 	bl	8006c7a <USB_ReadPMA>
    }
  }

  return count;
 8002c5c:	8b7b      	ldrh	r3, [r7, #26]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3720      	adds	r7, #32
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b0a4      	sub	sp, #144	@ 0x90
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	4613      	mov	r3, r2
 8002c72:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c74:	88fb      	ldrh	r3, [r7, #6]
 8002c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 81dd 	beq.w	800303a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	3302      	adds	r3, #2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ca8:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	699a      	ldr	r2, [r3, #24]
 8002cb0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d907      	bls.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	699a      	ldr	r2, [r3, #24]
 8002cbc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cc0:	1ad2      	subs	r2, r2, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	619a      	str	r2, [r3, #24]
 8002cc6:	e002      	b.n	8002cce <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 80b9 	bne.w	8002e4a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	785b      	ldrb	r3, [r3, #1]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d126      	bne.n	8002d2e <HAL_PCD_EP_DB_Transmit+0xc8>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf4:	4413      	add	r3, r2
 8002cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	011a      	lsls	r2, r3, #4
 8002cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d00:	4413      	add	r3, r2
 8002d02:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d16:	801a      	strh	r2, [r3, #0]
 8002d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2a:	801a      	strh	r2, [r3, #0]
 8002d2c:	e01a      	b.n	8002d64 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	785b      	ldrb	r3, [r3, #1]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d116      	bne.n	8002d64 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	461a      	mov	r2, r3
 8002d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d4a:	4413      	add	r3, r2
 8002d4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	011a      	lsls	r2, r3, #4
 8002d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d56:	4413      	add	r3, r2
 8002d58:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d60:	2200      	movs	r2, #0
 8002d62:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	785b      	ldrb	r3, [r3, #1]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d126      	bne.n	8002dc0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	4413      	add	r3, r2
 8002d88:	61fb      	str	r3, [r7, #28]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	011a      	lsls	r2, r3, #4
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	4413      	add	r3, r2
 8002d94:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002d98:	61bb      	str	r3, [r7, #24]
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	801a      	strh	r2, [r3, #0]
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	801a      	strh	r2, [r3, #0]
 8002dbe:	e017      	b.n	8002df0 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	785b      	ldrb	r3, [r3, #1]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d113      	bne.n	8002df0 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	4413      	add	r3, r2
 8002dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	011a      	lsls	r2, r3, #4
 8002de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de2:	4413      	add	r3, r2
 8002de4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002de8:	623b      	str	r3, [r7, #32]
 8002dea:	6a3b      	ldr	r3, [r7, #32]
 8002dec:	2200      	movs	r2, #0
 8002dee:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	4619      	mov	r1, r3
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f005 fdab 	bl	8008952 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002dfc:	88fb      	ldrh	r3, [r7, #6]
 8002dfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 82fc 	beq.w	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e22:	82fb      	strh	r3, [r7, #22]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	441a      	add	r2, r3
 8002e32:	8afb      	ldrh	r3, [r7, #22]
 8002e34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	8013      	strh	r3, [r2, #0]
 8002e48:	e2da      	b.n	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d021      	beq.n	8002e98 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	461a      	mov	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	441a      	add	r2, r3
 8002e80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002e84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	f040 82ae 	bne.w	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eac:	441a      	add	r2, r3
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	69da      	ldr	r2, [r3, #28]
 8002eb6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eba:	441a      	add	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	6a1a      	ldr	r2, [r3, #32]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d30b      	bcc.n	8002ee4 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	6a1a      	ldr	r2, [r3, #32]
 8002ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002edc:	1ad2      	subs	r2, r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	621a      	str	r2, [r3, #32]
 8002ee2:	e017      	b.n	8002f14 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d108      	bne.n	8002efe <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002eec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ef0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002efc:	e00a      	b.n	8002f14 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2200      	movs	r2, #0
 8002f12:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	785b      	ldrb	r3, [r3, #1]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d165      	bne.n	8002fe8 <HAL_PCD_EP_DB_Transmit+0x382>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f30:	4413      	add	r3, r2
 8002f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	011a      	lsls	r2, r3, #4
 8002f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002f42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f52:	801a      	strh	r2, [r3, #0]
 8002f54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f58:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f5a:	d91d      	bls.n	8002f98 <HAL_PCD_EP_DB_Transmit+0x332>
 8002f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f60:	095b      	lsrs	r3, r3, #5
 8002f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f68:	f003 031f 	and.w	r3, r3, #31
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d102      	bne.n	8002f76 <HAL_PCD_EP_DB_Transmit+0x310>
 8002f70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f72:	3b01      	subs	r3, #1
 8002f74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	029b      	lsls	r3, r3, #10
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4313      	orrs	r3, r2
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f94:	801a      	strh	r2, [r3, #0]
 8002f96:	e044      	b.n	8003022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10a      	bne.n	8002fb6 <HAL_PCD_EP_DB_Transmit+0x350>
 8002fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb2:	801a      	strh	r2, [r3, #0]
 8002fb4:	e035      	b.n	8003022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fba:	085b      	lsrs	r3, r3, #1
 8002fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d002      	beq.n	8002fd0 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002fca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fcc:	3301      	adds	r3, #1
 8002fce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	029b      	lsls	r3, r3, #10
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe4:	801a      	strh	r2, [r3, #0]
 8002fe6:	e01c      	b.n	8003022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	785b      	ldrb	r3, [r3, #1]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d118      	bne.n	8003022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003004:	4413      	add	r3, r2
 8003006:	647b      	str	r3, [r7, #68]	@ 0x44
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	011a      	lsls	r2, r3, #4
 800300e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003010:	4413      	add	r3, r2
 8003012:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003016:	643b      	str	r3, [r7, #64]	@ 0x40
 8003018:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800301c:	b29a      	uxth	r2, r3
 800301e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003020:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	6959      	ldr	r1, [r3, #20]
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	891a      	ldrh	r2, [r3, #8]
 800302e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003032:	b29b      	uxth	r3, r3
 8003034:	f003 fddb 	bl	8006bee <USB_WritePMA>
 8003038:	e1e2      	b.n	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003042:	b29b      	uxth	r3, r3
 8003044:	461a      	mov	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	4413      	add	r3, r2
 800304e:	3306      	adds	r3, #6
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	6812      	ldr	r2, [r2, #0]
 8003056:	4413      	add	r3, r2
 8003058:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003062:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800306e:	429a      	cmp	r2, r3
 8003070:	d307      	bcc.n	8003082 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	699a      	ldr	r2, [r3, #24]
 8003076:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800307a:	1ad2      	subs	r2, r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	619a      	str	r2, [r3, #24]
 8003080:	e002      	b.n	8003088 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2200      	movs	r2, #0
 8003086:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	2b00      	cmp	r3, #0
 800308e:	f040 80c0 	bne.w	8003212 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	785b      	ldrb	r3, [r3, #1]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d126      	bne.n	80030e8 <HAL_PCD_EP_DB_Transmit+0x482>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	461a      	mov	r2, r3
 80030ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030ae:	4413      	add	r3, r2
 80030b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	011a      	lsls	r2, r3, #4
 80030b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030ba:	4413      	add	r3, r2
 80030bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030d0:	801a      	strh	r2, [r3, #0]
 80030d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030e4:	801a      	strh	r2, [r3, #0]
 80030e6:	e01a      	b.n	800311e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	785b      	ldrb	r3, [r3, #1]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d116      	bne.n	800311e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030fe:	b29b      	uxth	r3, r3
 8003100:	461a      	mov	r2, r3
 8003102:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003104:	4413      	add	r3, r2
 8003106:	667b      	str	r3, [r7, #100]	@ 0x64
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	011a      	lsls	r2, r3, #4
 800310e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003110:	4413      	add	r3, r2
 8003112:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003116:	663b      	str	r3, [r7, #96]	@ 0x60
 8003118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800311a:	2200      	movs	r2, #0
 800311c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	677b      	str	r3, [r7, #116]	@ 0x74
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	785b      	ldrb	r3, [r3, #1]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d12b      	bne.n	8003184 <HAL_PCD_EP_DB_Transmit+0x51e>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800313a:	b29b      	uxth	r3, r3
 800313c:	461a      	mov	r2, r3
 800313e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003140:	4413      	add	r3, r2
 8003142:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	011a      	lsls	r2, r3, #4
 800314a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314c:	4413      	add	r3, r2
 800314e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003152:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003156:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	b29b      	uxth	r3, r3
 800315e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003162:	b29a      	uxth	r2, r3
 8003164:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003168:	801a      	strh	r2, [r3, #0]
 800316a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	b29b      	uxth	r3, r3
 8003172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800317a:	b29a      	uxth	r2, r3
 800317c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003180:	801a      	strh	r2, [r3, #0]
 8003182:	e017      	b.n	80031b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	785b      	ldrb	r3, [r3, #1]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d113      	bne.n	80031b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003194:	b29b      	uxth	r3, r3
 8003196:	461a      	mov	r2, r3
 8003198:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800319a:	4413      	add	r3, r2
 800319c:	677b      	str	r3, [r7, #116]	@ 0x74
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	011a      	lsls	r2, r3, #4
 80031a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031a6:	4413      	add	r3, r2
 80031a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80031ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80031ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031b0:	2200      	movs	r2, #0
 80031b2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	4619      	mov	r1, r3
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f005 fbc9 	bl	8008952 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f040 811a 	bne.w	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	881b      	ldrh	r3, [r3, #0]
 80031dc:	b29b      	uxth	r3, r3
 80031de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031e6:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	441a      	add	r2, r3
 80031f8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80031fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003200:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003204:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800320c:	b29b      	uxth	r3, r3
 800320e:	8013      	strh	r3, [r2, #0]
 8003210:	e0f6      	b.n	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003212:	88fb      	ldrh	r3, [r7, #6]
 8003214:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d121      	bne.n	8003260 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	b29b      	uxth	r3, r3
 800322e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003236:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	461a      	mov	r2, r3
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	441a      	add	r2, r3
 8003248:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800324c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003250:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003254:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800325c:	b29b      	uxth	r3, r3
 800325e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003266:	2b01      	cmp	r3, #1
 8003268:	f040 80ca 	bne.w	8003400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	695a      	ldr	r2, [r3, #20]
 8003270:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003274:	441a      	add	r2, r3
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	69da      	ldr	r2, [r3, #28]
 800327e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003282:	441a      	add	r2, r3
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	6a1a      	ldr	r2, [r3, #32]
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	429a      	cmp	r2, r3
 8003292:	d30b      	bcc.n	80032ac <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	6a1a      	ldr	r2, [r3, #32]
 80032a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a4:	1ad2      	subs	r2, r2, r3
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	621a      	str	r2, [r3, #32]
 80032aa:	e017      	b.n	80032dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d108      	bne.n	80032c6 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80032b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80032c4:	e00a      	b.n	80032dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2200      	movs	r2, #0
 80032d2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	785b      	ldrb	r3, [r3, #1]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d165      	bne.n	80033b6 <HAL_PCD_EP_DB_Transmit+0x750>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	461a      	mov	r2, r3
 80032fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032fe:	4413      	add	r3, r2
 8003300:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	011a      	lsls	r2, r3, #4
 8003308:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800330a:	4413      	add	r3, r2
 800330c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003310:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003312:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	b29b      	uxth	r3, r3
 8003318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800331c:	b29a      	uxth	r2, r3
 800331e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003320:	801a      	strh	r2, [r3, #0]
 8003322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003326:	2b3e      	cmp	r3, #62	@ 0x3e
 8003328:	d91d      	bls.n	8003366 <HAL_PCD_EP_DB_Transmit+0x700>
 800332a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003336:	f003 031f 	and.w	r3, r3, #31
 800333a:	2b00      	cmp	r3, #0
 800333c:	d102      	bne.n	8003344 <HAL_PCD_EP_DB_Transmit+0x6de>
 800333e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003340:	3b01      	subs	r3, #1
 8003342:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	b29a      	uxth	r2, r3
 800334a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800334c:	b29b      	uxth	r3, r3
 800334e:	029b      	lsls	r3, r3, #10
 8003350:	b29b      	uxth	r3, r3
 8003352:	4313      	orrs	r3, r2
 8003354:	b29b      	uxth	r3, r3
 8003356:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800335a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800335e:	b29a      	uxth	r2, r3
 8003360:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003362:	801a      	strh	r2, [r3, #0]
 8003364:	e041      	b.n	80033ea <HAL_PCD_EP_DB_Transmit+0x784>
 8003366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10a      	bne.n	8003384 <HAL_PCD_EP_DB_Transmit+0x71e>
 800336e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800337c:	b29a      	uxth	r2, r3
 800337e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003380:	801a      	strh	r2, [r3, #0]
 8003382:	e032      	b.n	80033ea <HAL_PCD_EP_DB_Transmit+0x784>
 8003384:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003388:	085b      	lsrs	r3, r3, #1
 800338a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800338c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <HAL_PCD_EP_DB_Transmit+0x738>
 8003398:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800339a:	3301      	adds	r3, #1
 800339c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800339e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	029b      	lsls	r3, r3, #10
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	4313      	orrs	r3, r2
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033b2:	801a      	strh	r2, [r3, #0]
 80033b4:	e019      	b.n	80033ea <HAL_PCD_EP_DB_Transmit+0x784>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	785b      	ldrb	r3, [r3, #1]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d115      	bne.n	80033ea <HAL_PCD_EP_DB_Transmit+0x784>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	461a      	mov	r2, r3
 80033ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033cc:	4413      	add	r3, r2
 80033ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	011a      	lsls	r2, r3, #4
 80033d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033d8:	4413      	add	r3, r2
 80033da:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80033de:	653b      	str	r3, [r7, #80]	@ 0x50
 80033e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033e8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6818      	ldr	r0, [r3, #0]
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	6959      	ldr	r1, [r3, #20]
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	895a      	ldrh	r2, [r3, #10]
 80033f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	f003 fbf7 	bl	8006bee <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	b29b      	uxth	r3, r3
 8003412:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003416:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800341a:	82bb      	strh	r3, [r7, #20]
 800341c:	8abb      	ldrh	r3, [r7, #20]
 800341e:	f083 0310 	eor.w	r3, r3, #16
 8003422:	82bb      	strh	r3, [r7, #20]
 8003424:	8abb      	ldrh	r3, [r7, #20]
 8003426:	f083 0320 	eor.w	r3, r3, #32
 800342a:	82bb      	strh	r3, [r7, #20]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	461a      	mov	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	441a      	add	r2, r3
 800343a:	8abb      	ldrh	r3, [r7, #20]
 800343c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003440:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800344c:	b29b      	uxth	r3, r3
 800344e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3790      	adds	r7, #144	@ 0x90
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800345a:	b480      	push	{r7}
 800345c:	b087      	sub	sp, #28
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	607b      	str	r3, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	817b      	strh	r3, [r7, #10]
 8003468:	4613      	mov	r3, r2
 800346a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800346c:	897b      	ldrh	r3, [r7, #10]
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	b29b      	uxth	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00b      	beq.n	8003490 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003478:	897b      	ldrh	r3, [r7, #10]
 800347a:	f003 0207 	and.w	r2, r3, #7
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	3310      	adds	r3, #16
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4413      	add	r3, r2
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	e009      	b.n	80034a4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003490:	897a      	ldrh	r2, [r7, #10]
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	4413      	add	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80034a4:	893b      	ldrh	r3, [r7, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d107      	bne.n	80034ba <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2200      	movs	r2, #0
 80034ae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	80da      	strh	r2, [r3, #6]
 80034b8:	e00b      	b.n	80034d2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	2201      	movs	r2, #1
 80034be:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	0c1b      	lsrs	r3, r3, #16
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	371c      	adds	r7, #28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr
	...

080034e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e272      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 8087 	beq.w	800360e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003500:	4b92      	ldr	r3, [pc, #584]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 030c 	and.w	r3, r3, #12
 8003508:	2b04      	cmp	r3, #4
 800350a:	d00c      	beq.n	8003526 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800350c:	4b8f      	ldr	r3, [pc, #572]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 030c 	and.w	r3, r3, #12
 8003514:	2b08      	cmp	r3, #8
 8003516:	d112      	bne.n	800353e <HAL_RCC_OscConfig+0x5e>
 8003518:	4b8c      	ldr	r3, [pc, #560]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003524:	d10b      	bne.n	800353e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003526:	4b89      	ldr	r3, [pc, #548]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d06c      	beq.n	800360c <HAL_RCC_OscConfig+0x12c>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d168      	bne.n	800360c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e24c      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003546:	d106      	bne.n	8003556 <HAL_RCC_OscConfig+0x76>
 8003548:	4b80      	ldr	r3, [pc, #512]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a7f      	ldr	r2, [pc, #508]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800354e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	e02e      	b.n	80035b4 <HAL_RCC_OscConfig+0xd4>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10c      	bne.n	8003578 <HAL_RCC_OscConfig+0x98>
 800355e:	4b7b      	ldr	r3, [pc, #492]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a7a      	ldr	r2, [pc, #488]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003564:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	4b78      	ldr	r3, [pc, #480]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a77      	ldr	r2, [pc, #476]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003570:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	e01d      	b.n	80035b4 <HAL_RCC_OscConfig+0xd4>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003580:	d10c      	bne.n	800359c <HAL_RCC_OscConfig+0xbc>
 8003582:	4b72      	ldr	r3, [pc, #456]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a71      	ldr	r2, [pc, #452]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	4b6f      	ldr	r3, [pc, #444]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a6e      	ldr	r2, [pc, #440]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	e00b      	b.n	80035b4 <HAL_RCC_OscConfig+0xd4>
 800359c:	4b6b      	ldr	r3, [pc, #428]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a6a      	ldr	r2, [pc, #424]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80035a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035a6:	6013      	str	r3, [r2, #0]
 80035a8:	4b68      	ldr	r3, [pc, #416]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a67      	ldr	r2, [pc, #412]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80035ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d013      	beq.n	80035e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035bc:	f7fd f996 	bl	80008ec <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c4:	f7fd f992 	bl	80008ec <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b64      	cmp	r3, #100	@ 0x64
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e200      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d6:	4b5d      	ldr	r3, [pc, #372]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d0f0      	beq.n	80035c4 <HAL_RCC_OscConfig+0xe4>
 80035e2:	e014      	b.n	800360e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e4:	f7fd f982 	bl	80008ec <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ec:	f7fd f97e 	bl	80008ec <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b64      	cmp	r3, #100	@ 0x64
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e1ec      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035fe:	4b53      	ldr	r3, [pc, #332]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f0      	bne.n	80035ec <HAL_RCC_OscConfig+0x10c>
 800360a:	e000      	b.n	800360e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800360c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d063      	beq.n	80036e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800361a:	4b4c      	ldr	r3, [pc, #304]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f003 030c 	and.w	r3, r3, #12
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00b      	beq.n	800363e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003626:	4b49      	ldr	r3, [pc, #292]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b08      	cmp	r3, #8
 8003630:	d11c      	bne.n	800366c <HAL_RCC_OscConfig+0x18c>
 8003632:	4b46      	ldr	r3, [pc, #280]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d116      	bne.n	800366c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363e:	4b43      	ldr	r3, [pc, #268]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d005      	beq.n	8003656 <HAL_RCC_OscConfig+0x176>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d001      	beq.n	8003656 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e1c0      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003656:	4b3d      	ldr	r3, [pc, #244]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	4939      	ldr	r1, [pc, #228]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003666:	4313      	orrs	r3, r2
 8003668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800366a:	e03a      	b.n	80036e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d020      	beq.n	80036b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003674:	4b36      	ldr	r3, [pc, #216]	@ (8003750 <HAL_RCC_OscConfig+0x270>)
 8003676:	2201      	movs	r2, #1
 8003678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367a:	f7fd f937 	bl	80008ec <HAL_GetTick>
 800367e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003682:	f7fd f933 	bl	80008ec <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e1a1      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003694:	4b2d      	ldr	r3, [pc, #180]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0f0      	beq.n	8003682 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a0:	4b2a      	ldr	r3, [pc, #168]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4927      	ldr	r1, [pc, #156]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	600b      	str	r3, [r1, #0]
 80036b4:	e015      	b.n	80036e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036b6:	4b26      	ldr	r3, [pc, #152]	@ (8003750 <HAL_RCC_OscConfig+0x270>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7fd f916 	bl	80008ec <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036c4:	f7fd f912 	bl	80008ec <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e180      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d6:	4b1d      	ldr	r3, [pc, #116]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d03a      	beq.n	8003764 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d019      	beq.n	800372a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f6:	4b17      	ldr	r3, [pc, #92]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 80036f8:	2201      	movs	r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fc:	f7fd f8f6 	bl	80008ec <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003704:	f7fd f8f2 	bl	80008ec <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b02      	cmp	r3, #2
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e160      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003716:	4b0d      	ldr	r3, [pc, #52]	@ (800374c <HAL_RCC_OscConfig+0x26c>)
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0f0      	beq.n	8003704 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003722:	2001      	movs	r0, #1
 8003724:	f000 fa9c 	bl	8003c60 <RCC_Delay>
 8003728:	e01c      	b.n	8003764 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800372a:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <HAL_RCC_OscConfig+0x274>)
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003730:	f7fd f8dc 	bl	80008ec <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003736:	e00f      	b.n	8003758 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003738:	f7fd f8d8 	bl	80008ec <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d908      	bls.n	8003758 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e146      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
 800374a:	bf00      	nop
 800374c:	40021000 	.word	0x40021000
 8003750:	42420000 	.word	0x42420000
 8003754:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003758:	4b92      	ldr	r3, [pc, #584]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1e9      	bne.n	8003738 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80a6 	beq.w	80038be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003772:	2300      	movs	r3, #0
 8003774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003776:	4b8b      	ldr	r3, [pc, #556]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10d      	bne.n	800379e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003782:	4b88      	ldr	r3, [pc, #544]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	4a87      	ldr	r2, [pc, #540]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800378c:	61d3      	str	r3, [r2, #28]
 800378e:	4b85      	ldr	r3, [pc, #532]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003796:	60bb      	str	r3, [r7, #8]
 8003798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800379a:	2301      	movs	r3, #1
 800379c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379e:	4b82      	ldr	r3, [pc, #520]	@ (80039a8 <HAL_RCC_OscConfig+0x4c8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d118      	bne.n	80037dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037aa:	4b7f      	ldr	r3, [pc, #508]	@ (80039a8 <HAL_RCC_OscConfig+0x4c8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a7e      	ldr	r2, [pc, #504]	@ (80039a8 <HAL_RCC_OscConfig+0x4c8>)
 80037b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037b6:	f7fd f899 	bl	80008ec <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037bc:	e008      	b.n	80037d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037be:	f7fd f895 	bl	80008ec <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b64      	cmp	r3, #100	@ 0x64
 80037ca:	d901      	bls.n	80037d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e103      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d0:	4b75      	ldr	r3, [pc, #468]	@ (80039a8 <HAL_RCC_OscConfig+0x4c8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d0f0      	beq.n	80037be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d106      	bne.n	80037f2 <HAL_RCC_OscConfig+0x312>
 80037e4:	4b6f      	ldr	r3, [pc, #444]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	4a6e      	ldr	r2, [pc, #440]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	6213      	str	r3, [r2, #32]
 80037f0:	e02d      	b.n	800384e <HAL_RCC_OscConfig+0x36e>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10c      	bne.n	8003814 <HAL_RCC_OscConfig+0x334>
 80037fa:	4b6a      	ldr	r3, [pc, #424]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	4a69      	ldr	r2, [pc, #420]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	f023 0301 	bic.w	r3, r3, #1
 8003804:	6213      	str	r3, [r2, #32]
 8003806:	4b67      	ldr	r3, [pc, #412]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	4a66      	ldr	r2, [pc, #408]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	f023 0304 	bic.w	r3, r3, #4
 8003810:	6213      	str	r3, [r2, #32]
 8003812:	e01c      	b.n	800384e <HAL_RCC_OscConfig+0x36e>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	2b05      	cmp	r3, #5
 800381a:	d10c      	bne.n	8003836 <HAL_RCC_OscConfig+0x356>
 800381c:	4b61      	ldr	r3, [pc, #388]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800381e:	6a1b      	ldr	r3, [r3, #32]
 8003820:	4a60      	ldr	r2, [pc, #384]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003822:	f043 0304 	orr.w	r3, r3, #4
 8003826:	6213      	str	r3, [r2, #32]
 8003828:	4b5e      	ldr	r3, [pc, #376]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	4a5d      	ldr	r2, [pc, #372]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	6213      	str	r3, [r2, #32]
 8003834:	e00b      	b.n	800384e <HAL_RCC_OscConfig+0x36e>
 8003836:	4b5b      	ldr	r3, [pc, #364]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	4a5a      	ldr	r2, [pc, #360]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	6213      	str	r3, [r2, #32]
 8003842:	4b58      	ldr	r3, [pc, #352]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	4a57      	ldr	r2, [pc, #348]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003848:	f023 0304 	bic.w	r3, r3, #4
 800384c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d015      	beq.n	8003882 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003856:	f7fd f849 	bl	80008ec <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385c:	e00a      	b.n	8003874 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385e:	f7fd f845 	bl	80008ec <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800386c:	4293      	cmp	r3, r2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e0b1      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003874:	4b4b      	ldr	r3, [pc, #300]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0ee      	beq.n	800385e <HAL_RCC_OscConfig+0x37e>
 8003880:	e014      	b.n	80038ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003882:	f7fd f833 	bl	80008ec <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003888:	e00a      	b.n	80038a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388a:	f7fd f82f 	bl	80008ec <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003898:	4293      	cmp	r3, r2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e09b      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038a0:	4b40      	ldr	r3, [pc, #256]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1ee      	bne.n	800388a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038ac:	7dfb      	ldrb	r3, [r7, #23]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d105      	bne.n	80038be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038b2:	4b3c      	ldr	r3, [pc, #240]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	4a3b      	ldr	r2, [pc, #236]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 8087 	beq.w	80039d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038c8:	4b36      	ldr	r3, [pc, #216]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f003 030c 	and.w	r3, r3, #12
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d061      	beq.n	8003998 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	69db      	ldr	r3, [r3, #28]
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d146      	bne.n	800396a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038dc:	4b33      	ldr	r3, [pc, #204]	@ (80039ac <HAL_RCC_OscConfig+0x4cc>)
 80038de:	2200      	movs	r2, #0
 80038e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e2:	f7fd f803 	bl	80008ec <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ea:	f7fc ffff 	bl	80008ec <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e06d      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038fc:	4b29      	ldr	r3, [pc, #164]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f0      	bne.n	80038ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003910:	d108      	bne.n	8003924 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003912:	4b24      	ldr	r3, [pc, #144]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	4921      	ldr	r1, [pc, #132]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003924:	4b1f      	ldr	r3, [pc, #124]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a19      	ldr	r1, [r3, #32]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	430b      	orrs	r3, r1
 8003936:	491b      	ldr	r1, [pc, #108]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	4313      	orrs	r3, r2
 800393a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800393c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_RCC_OscConfig+0x4cc>)
 800393e:	2201      	movs	r2, #1
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fc ffd3 	bl	80008ec <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394a:	f7fc ffcf 	bl	80008ec <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e03d      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800395c:	4b11      	ldr	r3, [pc, #68]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x46a>
 8003968:	e035      	b.n	80039d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800396a:	4b10      	ldr	r3, [pc, #64]	@ (80039ac <HAL_RCC_OscConfig+0x4cc>)
 800396c:	2200      	movs	r2, #0
 800396e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003970:	f7fc ffbc 	bl	80008ec <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003978:	f7fc ffb8 	bl	80008ec <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e026      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800398a:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <HAL_RCC_OscConfig+0x4c4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f0      	bne.n	8003978 <HAL_RCC_OscConfig+0x498>
 8003996:	e01e      	b.n	80039d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	2b01      	cmp	r3, #1
 800399e:	d107      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e019      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40007000 	.word	0x40007000
 80039ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039b0:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <HAL_RCC_OscConfig+0x500>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d106      	bne.n	80039d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d001      	beq.n	80039d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40021000 	.word	0x40021000

080039e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e0d0      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f8:	4b6a      	ldr	r3, [pc, #424]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d910      	bls.n	8003a28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a06:	4b67      	ldr	r3, [pc, #412]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 0207 	bic.w	r2, r3, #7
 8003a0e:	4965      	ldr	r1, [pc, #404]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a16:	4b63      	ldr	r3, [pc, #396]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d001      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e0b8      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d020      	beq.n	8003a76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a40:	4b59      	ldr	r3, [pc, #356]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	4a58      	ldr	r2, [pc, #352]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0308 	and.w	r3, r3, #8
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d005      	beq.n	8003a64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a58:	4b53      	ldr	r3, [pc, #332]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a64:	4b50      	ldr	r3, [pc, #320]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	494d      	ldr	r1, [pc, #308]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d040      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d107      	bne.n	8003a9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8a:	4b47      	ldr	r3, [pc, #284]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d115      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e07f      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d107      	bne.n	8003ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aa2:	4b41      	ldr	r3, [pc, #260]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d109      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e073      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e06b      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ac2:	4b39      	ldr	r3, [pc, #228]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f023 0203 	bic.w	r2, r3, #3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	4936      	ldr	r1, [pc, #216]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ad4:	f7fc ff0a 	bl	80008ec <HAL_GetTick>
 8003ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ada:	e00a      	b.n	8003af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003adc:	f7fc ff06 	bl	80008ec <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e053      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af2:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 020c 	and.w	r2, r3, #12
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d1eb      	bne.n	8003adc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b04:	4b27      	ldr	r3, [pc, #156]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d210      	bcs.n	8003b34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b12:	4b24      	ldr	r3, [pc, #144]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f023 0207 	bic.w	r2, r3, #7
 8003b1a:	4922      	ldr	r1, [pc, #136]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b22:	4b20      	ldr	r3, [pc, #128]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d001      	beq.n	8003b34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e032      	b.n	8003b9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d008      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b40:	4b19      	ldr	r3, [pc, #100]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	4916      	ldr	r1, [pc, #88]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d009      	beq.n	8003b72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	490e      	ldr	r1, [pc, #56]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b72:	f000 f821 	bl	8003bb8 <HAL_RCC_GetSysClockFreq>
 8003b76:	4602      	mov	r2, r0
 8003b78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	091b      	lsrs	r3, r3, #4
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	490a      	ldr	r1, [pc, #40]	@ (8003bac <HAL_RCC_ClockConfig+0x1c8>)
 8003b84:	5ccb      	ldrb	r3, [r1, r3]
 8003b86:	fa22 f303 	lsr.w	r3, r2, r3
 8003b8a:	4a09      	ldr	r2, [pc, #36]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1cc>)
 8003b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b8e:	4b09      	ldr	r3, [pc, #36]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1d0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fe68 	bl	8000868 <HAL_InitTick>

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40022000 	.word	0x40022000
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	08008eb8 	.word	0x08008eb8
 8003bb0:	20000000 	.word	0x20000000
 8003bb4:	20000004 	.word	0x20000004

08003bb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	617b      	str	r3, [r7, #20]
 8003bca:	2300      	movs	r3, #0
 8003bcc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x94>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f003 030c 	and.w	r3, r3, #12
 8003bde:	2b04      	cmp	r3, #4
 8003be0:	d002      	beq.n	8003be8 <HAL_RCC_GetSysClockFreq+0x30>
 8003be2:	2b08      	cmp	r3, #8
 8003be4:	d003      	beq.n	8003bee <HAL_RCC_GetSysClockFreq+0x36>
 8003be6:	e027      	b.n	8003c38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003be8:	4b19      	ldr	r3, [pc, #100]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bea:	613b      	str	r3, [r7, #16]
      break;
 8003bec:	e027      	b.n	8003c3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	0c9b      	lsrs	r3, r3, #18
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	4a17      	ldr	r2, [pc, #92]	@ (8003c54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bf8:	5cd3      	ldrb	r3, [r2, r3]
 8003bfa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d010      	beq.n	8003c28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c06:	4b11      	ldr	r3, [pc, #68]	@ (8003c4c <HAL_RCC_GetSysClockFreq+0x94>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	0c5b      	lsrs	r3, r3, #17
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	4a11      	ldr	r2, [pc, #68]	@ (8003c58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c12:	5cd3      	ldrb	r3, [r2, r3]
 8003c14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a0d      	ldr	r2, [pc, #52]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c1a:	fb03 f202 	mul.w	r2, r3, r2
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	e004      	b.n	8003c32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003c5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c2c:	fb02 f303 	mul.w	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	613b      	str	r3, [r7, #16]
      break;
 8003c36:	e002      	b.n	8003c3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c38:	4b05      	ldr	r3, [pc, #20]	@ (8003c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c3a:	613b      	str	r3, [r7, #16]
      break;
 8003c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c3e:	693b      	ldr	r3, [r7, #16]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	371c      	adds	r7, #28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bc80      	pop	{r7}
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	007a1200 	.word	0x007a1200
 8003c54:	08008ec8 	.word	0x08008ec8
 8003c58:	08008ed8 	.word	0x08008ed8
 8003c5c:	003d0900 	.word	0x003d0900

08003c60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c68:	4b0a      	ldr	r3, [pc, #40]	@ (8003c94 <RCC_Delay+0x34>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c98 <RCC_Delay+0x38>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0a5b      	lsrs	r3, r3, #9
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c7c:	bf00      	nop
  }
  while (Delay --);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1e5a      	subs	r2, r3, #1
 8003c82:	60fa      	str	r2, [r7, #12]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1f9      	bne.n	8003c7c <RCC_Delay+0x1c>
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3714      	adds	r7, #20
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bc80      	pop	{r7}
 8003c92:	4770      	bx	lr
 8003c94:	20000000 	.word	0x20000000
 8003c98:	10624dd3 	.word	0x10624dd3

08003c9c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	613b      	str	r3, [r7, #16]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0301 	and.w	r3, r3, #1
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d07d      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cbc:	4b4f      	ldr	r3, [pc, #316]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10d      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cca:	69db      	ldr	r3, [r3, #28]
 8003ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cd2:	61d3      	str	r3, [r2, #28]
 8003cd4:	4b49      	ldr	r3, [pc, #292]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cdc:	60bb      	str	r3, [r7, #8]
 8003cde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce4:	4b46      	ldr	r3, [pc, #280]	@ (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d118      	bne.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf0:	4b43      	ldr	r3, [pc, #268]	@ (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a42      	ldr	r2, [pc, #264]	@ (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cfc:	f7fc fdf6 	bl	80008ec <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d02:	e008      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d04:	f7fc fdf2 	bl	80008ec <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b64      	cmp	r3, #100	@ 0x64
 8003d10:	d901      	bls.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e06d      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d16:	4b3a      	ldr	r3, [pc, #232]	@ (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d22:	4b36      	ldr	r3, [pc, #216]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d02e      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d027      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d40:	4b2e      	ldr	r3, [pc, #184]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d50:	4b2c      	ldr	r3, [pc, #176]	@ (8003e04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d56:	4a29      	ldr	r2, [pc, #164]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d014      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fc fdc1 	bl	80008ec <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6c:	e00a      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d6e:	f7fc fdbd 	bl	80008ec <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e036      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d84:	4b1d      	ldr	r3, [pc, #116]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0ee      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d90:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	4917      	ldr	r1, [pc, #92]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d105      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da8:	4b14      	ldr	r3, [pc, #80]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	4a13      	ldr	r2, [pc, #76]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003db2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	490b      	ldr	r1, [pc, #44]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0310 	and.w	r3, r3, #16
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d008      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dde:	4b07      	ldr	r3, [pc, #28]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	4904      	ldr	r1, [pc, #16]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	40007000 	.word	0x40007000
 8003e04:	42420440 	.word	0x42420440

08003e08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e041      	b.n	8003e9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d106      	bne.n	8003e34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f7fc fc6a 	bl	8000708 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2202      	movs	r2, #2
 8003e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3304      	adds	r3, #4
 8003e44:	4619      	mov	r1, r3
 8003e46:	4610      	mov	r0, r2
 8003e48:	f000 fa5c 	bl	8004304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
	...

08003ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d001      	beq.n	8003ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e03a      	b.n	8003f36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68da      	ldr	r2, [r3, #12]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f042 0201 	orr.w	r2, r2, #1
 8003ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a18      	ldr	r2, [pc, #96]	@ (8003f40 <HAL_TIM_Base_Start_IT+0x98>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00e      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x58>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eea:	d009      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x58>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a14      	ldr	r2, [pc, #80]	@ (8003f44 <HAL_TIM_Base_Start_IT+0x9c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d004      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x58>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a13      	ldr	r2, [pc, #76]	@ (8003f48 <HAL_TIM_Base_Start_IT+0xa0>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d111      	bne.n	8003f24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2b06      	cmp	r3, #6
 8003f10:	d010      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f22:	e007      	b.n	8003f34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0201 	orr.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr
 8003f40:	40012c00 	.word	0x40012c00
 8003f44:	40000400 	.word	0x40000400
 8003f48:	40000800 	.word	0x40000800

08003f4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d020      	beq.n	8003fb0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01b      	beq.n	8003fb0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f06f 0202 	mvn.w	r2, #2
 8003f80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d003      	beq.n	8003f9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f998 	bl	80042cc <HAL_TIM_IC_CaptureCallback>
 8003f9c:	e005      	b.n	8003faa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f98b 	bl	80042ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 f99a 	bl	80042de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d020      	beq.n	8003ffc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d01b      	beq.n	8003ffc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0204 	mvn.w	r2, #4
 8003fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f972 	bl	80042cc <HAL_TIM_IC_CaptureCallback>
 8003fe8:	e005      	b.n	8003ff6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f965 	bl	80042ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 f974 	bl	80042de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	2b00      	cmp	r3, #0
 8004004:	d020      	beq.n	8004048 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b00      	cmp	r3, #0
 800400e:	d01b      	beq.n	8004048 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f06f 0208 	mvn.w	r2, #8
 8004018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2204      	movs	r2, #4
 800401e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 f94c 	bl	80042cc <HAL_TIM_IC_CaptureCallback>
 8004034:	e005      	b.n	8004042 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f93f 	bl	80042ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f94e 	bl	80042de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f003 0310 	and.w	r3, r3, #16
 800404e:	2b00      	cmp	r3, #0
 8004050:	d020      	beq.n	8004094 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01b      	beq.n	8004094 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f06f 0210 	mvn.w	r2, #16
 8004064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2208      	movs	r2, #8
 800406a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f926 	bl	80042cc <HAL_TIM_IC_CaptureCallback>
 8004080:	e005      	b.n	800408e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f919 	bl	80042ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 f928 	bl	80042de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00c      	beq.n	80040b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d007      	beq.n	80040b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f06f 0201 	mvn.w	r2, #1
 80040b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7fc f86c 	bl	8000190 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00c      	beq.n	80040dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d007      	beq.n	80040dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80040d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fa7f 	bl	80045da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00c      	beq.n	8004100 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d007      	beq.n	8004100 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f8f8 	bl	80042f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f003 0320 	and.w	r3, r3, #32
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00c      	beq.n	8004124 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0220 	mvn.w	r2, #32
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fa52 	bl	80045c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_TIM_ConfigClockSource+0x1c>
 8004144:	2302      	movs	r3, #2
 8004146:	e0b4      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x186>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004166:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800416e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004180:	d03e      	beq.n	8004200 <HAL_TIM_ConfigClockSource+0xd4>
 8004182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004186:	f200 8087 	bhi.w	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 800418a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800418e:	f000 8086 	beq.w	800429e <HAL_TIM_ConfigClockSource+0x172>
 8004192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004196:	d87f      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 8004198:	2b70      	cmp	r3, #112	@ 0x70
 800419a:	d01a      	beq.n	80041d2 <HAL_TIM_ConfigClockSource+0xa6>
 800419c:	2b70      	cmp	r3, #112	@ 0x70
 800419e:	d87b      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041a0:	2b60      	cmp	r3, #96	@ 0x60
 80041a2:	d050      	beq.n	8004246 <HAL_TIM_ConfigClockSource+0x11a>
 80041a4:	2b60      	cmp	r3, #96	@ 0x60
 80041a6:	d877      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041a8:	2b50      	cmp	r3, #80	@ 0x50
 80041aa:	d03c      	beq.n	8004226 <HAL_TIM_ConfigClockSource+0xfa>
 80041ac:	2b50      	cmp	r3, #80	@ 0x50
 80041ae:	d873      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041b0:	2b40      	cmp	r3, #64	@ 0x40
 80041b2:	d058      	beq.n	8004266 <HAL_TIM_ConfigClockSource+0x13a>
 80041b4:	2b40      	cmp	r3, #64	@ 0x40
 80041b6:	d86f      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041b8:	2b30      	cmp	r3, #48	@ 0x30
 80041ba:	d064      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0x15a>
 80041bc:	2b30      	cmp	r3, #48	@ 0x30
 80041be:	d86b      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	d060      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0x15a>
 80041c4:	2b20      	cmp	r3, #32
 80041c6:	d867      	bhi.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d05c      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0x15a>
 80041cc:	2b10      	cmp	r3, #16
 80041ce:	d05a      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0x15a>
 80041d0:	e062      	b.n	8004298 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041e2:	f000 f974 	bl	80044ce <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	609a      	str	r2, [r3, #8]
      break;
 80041fe:	e04f      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004210:	f000 f95d 	bl	80044ce <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689a      	ldr	r2, [r3, #8]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004222:	609a      	str	r2, [r3, #8]
      break;
 8004224:	e03c      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004232:	461a      	mov	r2, r3
 8004234:	f000 f8d4 	bl	80043e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2150      	movs	r1, #80	@ 0x50
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f92b 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8004244:	e02c      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004252:	461a      	mov	r2, r3
 8004254:	f000 f8f2 	bl	800443c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2160      	movs	r1, #96	@ 0x60
 800425e:	4618      	mov	r0, r3
 8004260:	f000 f91b 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8004264:	e01c      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004272:	461a      	mov	r2, r3
 8004274:	f000 f8b4 	bl	80043e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2140      	movs	r1, #64	@ 0x40
 800427e:	4618      	mov	r0, r3
 8004280:	f000 f90b 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8004284:	e00c      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4619      	mov	r1, r3
 8004290:	4610      	mov	r0, r2
 8004292:	f000 f902 	bl	800449a <TIM_ITRx_SetConfig>
      break;
 8004296:	e003      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	73fb      	strb	r3, [r7, #15]
      break;
 800429c:	e000      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800429e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b083      	sub	sp, #12
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr

080042cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr

080042de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042de:	b480      	push	{r7}
 80042e0:	b083      	sub	sp, #12
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042e6:	bf00      	nop
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bc80      	pop	{r7}
 80042ee:	4770      	bx	lr

080042f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
	...

08004304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a2f      	ldr	r2, [pc, #188]	@ (80043d4 <TIM_Base_SetConfig+0xd0>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00b      	beq.n	8004334 <TIM_Base_SetConfig+0x30>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004322:	d007      	beq.n	8004334 <TIM_Base_SetConfig+0x30>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a2c      	ldr	r2, [pc, #176]	@ (80043d8 <TIM_Base_SetConfig+0xd4>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d003      	beq.n	8004334 <TIM_Base_SetConfig+0x30>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a2b      	ldr	r2, [pc, #172]	@ (80043dc <TIM_Base_SetConfig+0xd8>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d108      	bne.n	8004346 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800433a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	4313      	orrs	r3, r2
 8004344:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a22      	ldr	r2, [pc, #136]	@ (80043d4 <TIM_Base_SetConfig+0xd0>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d00b      	beq.n	8004366 <TIM_Base_SetConfig+0x62>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004354:	d007      	beq.n	8004366 <TIM_Base_SetConfig+0x62>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a1f      	ldr	r2, [pc, #124]	@ (80043d8 <TIM_Base_SetConfig+0xd4>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d003      	beq.n	8004366 <TIM_Base_SetConfig+0x62>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a1e      	ldr	r2, [pc, #120]	@ (80043dc <TIM_Base_SetConfig+0xd8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d108      	bne.n	8004378 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800436c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4313      	orrs	r3, r2
 8004376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	4313      	orrs	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a0d      	ldr	r2, [pc, #52]	@ (80043d4 <TIM_Base_SetConfig+0xd0>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d103      	bne.n	80043ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	691a      	ldr	r2, [r3, #16]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	f023 0201 	bic.w	r2, r3, #1
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	611a      	str	r2, [r3, #16]
  }
}
 80043ca:	bf00      	nop
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr
 80043d4:	40012c00 	.word	0x40012c00
 80043d8:	40000400 	.word	0x40000400
 80043dc:	40000800 	.word	0x40000800

080043e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b087      	sub	sp, #28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	f023 0201 	bic.w	r2, r3, #1
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800440a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	011b      	lsls	r3, r3, #4
 8004410:	693a      	ldr	r2, [r7, #16]
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f023 030a 	bic.w	r3, r3, #10
 800441c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4313      	orrs	r3, r2
 8004424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	621a      	str	r2, [r3, #32]
}
 8004432:	bf00      	nop
 8004434:	371c      	adds	r7, #28
 8004436:	46bd      	mov	sp, r7
 8004438:	bc80      	pop	{r7}
 800443a:	4770      	bx	lr

0800443c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	f023 0210 	bic.w	r2, r3, #16
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004466:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	031b      	lsls	r3, r3, #12
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004478:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	4313      	orrs	r3, r2
 8004482:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	621a      	str	r2, [r3, #32]
}
 8004490:	bf00      	nop
 8004492:	371c      	adds	r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr

0800449a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800449a:	b480      	push	{r7}
 800449c:	b085      	sub	sp, #20
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
 80044a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f043 0307 	orr.w	r3, r3, #7
 80044bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	609a      	str	r2, [r3, #8]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bc80      	pop	{r7}
 80044cc:	4770      	bx	lr

080044ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b087      	sub	sp, #28
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	60f8      	str	r0, [r7, #12]
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	607a      	str	r2, [r7, #4]
 80044da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	021a      	lsls	r2, r3, #8
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	431a      	orrs	r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	697a      	ldr	r2, [r7, #20]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	609a      	str	r2, [r3, #8]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	bc80      	pop	{r7}
 800450a:	4770      	bx	lr

0800450c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004520:	2302      	movs	r3, #2
 8004522:	e046      	b.n	80045b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800454a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a16      	ldr	r2, [pc, #88]	@ (80045bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00e      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004570:	d009      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a12      	ldr	r2, [pc, #72]	@ (80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d004      	beq.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a10      	ldr	r2, [pc, #64]	@ (80045c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d10c      	bne.n	80045a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800458c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	4313      	orrs	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr
 80045bc:	40012c00 	.word	0x40012c00
 80045c0:	40000400 	.word	0x40000400
 80045c4:	40000800 	.word	0x40000800

080045c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr

080045da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bc80      	pop	{r7}
 80045ea:	4770      	bx	lr

080045ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	4638      	mov	r0, r7
 80045f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr

08004606 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004606:	b480      	push	{r7}
 8004608:	b085      	sub	sp, #20
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004616:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800461a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	b29a      	uxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	bc80      	pop	{r7}
 8004630:	4770      	bx	lr

08004632 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004632:	b480      	push	{r7}
 8004634:	b085      	sub	sp, #20
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800463a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800463e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	b29b      	uxth	r3, r3
 800464c:	43db      	mvns	r3, r3
 800464e:	b29b      	uxth	r3, r3
 8004650:	4013      	ands	r3, r2
 8004652:	b29a      	uxth	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3714      	adds	r7, #20
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr

08004666 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	460b      	mov	r3, r1
 8004670:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	bc80      	pop	{r7}
 800467c:	4770      	bx	lr

0800467e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800467e:	b480      	push	{r7}
 8004680:	b085      	sub	sp, #20
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	4638      	mov	r0, r7
 8004688:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr

080046b8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b09d      	sub	sp, #116	@ 0x74
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	4413      	add	r3, r2
 80046d2:	881b      	ldrh	r3, [r3, #0]
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80046da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046de:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	78db      	ldrb	r3, [r3, #3]
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d81f      	bhi.n	800472a <USB_ActivateEndpoint+0x72>
 80046ea:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <USB_ActivateEndpoint+0x38>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	08004701 	.word	0x08004701
 80046f4:	0800471d 	.word	0x0800471d
 80046f8:	08004733 	.word	0x08004733
 80046fc:	0800470f 	.word	0x0800470f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004700:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004708:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800470c:	e012      	b.n	8004734 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800470e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004712:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004716:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800471a:	e00b      	b.n	8004734 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800471c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004720:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004724:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004728:	e004      	b.n	8004734 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004730:	e000      	b.n	8004734 <USB_ActivateEndpoint+0x7c>
      break;
 8004732:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	441a      	add	r2, r3
 800473e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004742:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004746:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800474e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004752:	b29b      	uxth	r3, r3
 8004754:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4413      	add	r3, r2
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	b29b      	uxth	r3, r3
 8004764:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800476c:	b29b      	uxth	r3, r3
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	7812      	ldrb	r2, [r2, #0]
 8004772:	4313      	orrs	r3, r2
 8004774:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	441a      	add	r2, r3
 8004782:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800478a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800478e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004796:	b29b      	uxth	r3, r3
 8004798:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	7b1b      	ldrb	r3, [r3, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f040 8178 	bne.w	8004a94 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	785b      	ldrb	r3, [r3, #1]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f000 8084 	beq.w	80048b6 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	461a      	mov	r2, r3
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	4413      	add	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	011a      	lsls	r2, r3, #4
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	4413      	add	r3, r2
 80047cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	88db      	ldrh	r3, [r3, #6]
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	b29b      	uxth	r3, r3
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	827b      	strh	r3, [r7, #18]
 80047f0:	8a7b      	ldrh	r3, [r7, #18]
 80047f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01b      	beq.n	8004832 <USB_ActivateEndpoint+0x17a>
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4413      	add	r3, r2
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	b29b      	uxth	r3, r3
 8004808:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800480c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004810:	823b      	strh	r3, [r7, #16]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	441a      	add	r2, r3
 800481c:	8a3b      	ldrh	r3, [r7, #16]
 800481e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800482a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800482e:	b29b      	uxth	r3, r3
 8004830:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	78db      	ldrb	r3, [r3, #3]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d020      	beq.n	800487c <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4413      	add	r3, r2
 8004844:	881b      	ldrh	r3, [r3, #0]
 8004846:	b29b      	uxth	r3, r3
 8004848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800484c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004850:	81bb      	strh	r3, [r7, #12]
 8004852:	89bb      	ldrh	r3, [r7, #12]
 8004854:	f083 0320 	eor.w	r3, r3, #32
 8004858:	81bb      	strh	r3, [r7, #12]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	441a      	add	r2, r3
 8004864:	89bb      	ldrh	r3, [r7, #12]
 8004866:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800486a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800486e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004876:	b29b      	uxth	r3, r3
 8004878:	8013      	strh	r3, [r2, #0]
 800487a:	e2d5      	b.n	8004e28 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	881b      	ldrh	r3, [r3, #0]
 8004888:	b29b      	uxth	r3, r3
 800488a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800488e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004892:	81fb      	strh	r3, [r7, #14]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	441a      	add	r2, r3
 800489e:	89fb      	ldrh	r3, [r7, #14]
 80048a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	8013      	strh	r3, [r2, #0]
 80048b4:	e2b8      	b.n	8004e28 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c6:	4413      	add	r3, r2
 80048c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	011a      	lsls	r2, r3, #4
 80048d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80048d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	88db      	ldrh	r3, [r3, #6]
 80048de:	085b      	lsrs	r3, r3, #1
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e8:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	461a      	mov	r2, r3
 80048f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fa:	4413      	add	r3, r2
 80048fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	011a      	lsls	r2, r3, #4
 8004904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004906:	4413      	add	r3, r2
 8004908:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
 800490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004910:	881b      	ldrh	r3, [r3, #0]
 8004912:	b29b      	uxth	r3, r3
 8004914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004918:	b29a      	uxth	r2, r3
 800491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491c:	801a      	strh	r2, [r3, #0]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	2b3e      	cmp	r3, #62	@ 0x3e
 8004924:	d91d      	bls.n	8004962 <USB_ActivateEndpoint+0x2aa>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	f003 031f 	and.w	r3, r3, #31
 8004936:	2b00      	cmp	r3, #0
 8004938:	d102      	bne.n	8004940 <USB_ActivateEndpoint+0x288>
 800493a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800493c:	3b01      	subs	r3, #1
 800493e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	b29a      	uxth	r2, r3
 8004946:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004948:	b29b      	uxth	r3, r3
 800494a:	029b      	lsls	r3, r3, #10
 800494c:	b29b      	uxth	r3, r3
 800494e:	4313      	orrs	r3, r2
 8004950:	b29b      	uxth	r3, r3
 8004952:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004956:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800495a:	b29a      	uxth	r2, r3
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	801a      	strh	r2, [r3, #0]
 8004960:	e026      	b.n	80049b0 <USB_ActivateEndpoint+0x2f8>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <USB_ActivateEndpoint+0x2c8>
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496c:	881b      	ldrh	r3, [r3, #0]
 800496e:	b29b      	uxth	r3, r3
 8004970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004978:	b29a      	uxth	r2, r3
 800497a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497c:	801a      	strh	r2, [r3, #0]
 800497e:	e017      	b.n	80049b0 <USB_ActivateEndpoint+0x2f8>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	085b      	lsrs	r3, r3, #1
 8004986:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <USB_ActivateEndpoint+0x2e2>
 8004994:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004996:	3301      	adds	r3, #1
 8004998:	66bb      	str	r3, [r7, #104]	@ 0x68
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	881b      	ldrh	r3, [r3, #0]
 800499e:	b29a      	uxth	r2, r3
 80049a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	029b      	lsls	r3, r3, #10
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	4313      	orrs	r3, r2
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	4413      	add	r3, r2
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	847b      	strh	r3, [r7, #34]	@ 0x22
 80049be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80049c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01b      	beq.n	8004a00 <USB_ActivateEndpoint+0x348>
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	4413      	add	r3, r2
 80049d2:	881b      	ldrh	r3, [r3, #0]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049de:	843b      	strh	r3, [r7, #32]
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	441a      	add	r2, r3
 80049ea:	8c3b      	ldrh	r3, [r7, #32]
 80049ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d124      	bne.n	8004a52 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	881b      	ldrh	r3, [r3, #0]
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a1e:	83bb      	strh	r3, [r7, #28]
 8004a20:	8bbb      	ldrh	r3, [r7, #28]
 8004a22:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004a26:	83bb      	strh	r3, [r7, #28]
 8004a28:	8bbb      	ldrh	r3, [r7, #28]
 8004a2a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004a2e:	83bb      	strh	r3, [r7, #28]
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	441a      	add	r2, r3
 8004a3a:	8bbb      	ldrh	r3, [r7, #28]
 8004a3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	8013      	strh	r3, [r2, #0]
 8004a50:	e1ea      	b.n	8004e28 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	881b      	ldrh	r3, [r3, #0]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a68:	83fb      	strh	r3, [r7, #30]
 8004a6a:	8bfb      	ldrh	r3, [r7, #30]
 8004a6c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004a70:	83fb      	strh	r3, [r7, #30]
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	441a      	add	r2, r3
 8004a7c:	8bfb      	ldrh	r3, [r7, #30]
 8004a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	8013      	strh	r3, [r2, #0]
 8004a92:	e1c9      	b.n	8004e28 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	78db      	ldrb	r3, [r3, #3]
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d11e      	bne.n	8004ada <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4413      	add	r3, r2
 8004aa6:	881b      	ldrh	r3, [r3, #0]
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	441a      	add	r2, r3
 8004ac0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004ac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004acc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	8013      	strh	r3, [r2, #0]
 8004ad8:	e01d      	b.n	8004b16 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	4413      	add	r3, r2
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004aec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	441a      	add	r2, r3
 8004afe:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004b02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b26:	4413      	add	r3, r2
 8004b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	011a      	lsls	r2, r3, #4
 8004b30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004b38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	891b      	ldrh	r3, [r3, #8]
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004b48:	801a      	strh	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	461a      	mov	r2, r3
 8004b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b5a:	4413      	add	r3, r2
 8004b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	011a      	lsls	r2, r3, #4
 8004b64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004b6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	895b      	ldrh	r3, [r3, #10]
 8004b72:	085b      	lsrs	r3, r3, #1
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	b29a      	uxth	r2, r3
 8004b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b7c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	785b      	ldrb	r3, [r3, #1]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f040 8093 	bne.w	8004cae <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	881b      	ldrh	r3, [r3, #0]
 8004b94:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8004b98:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004b9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d01b      	beq.n	8004bdc <USB_ActivateEndpoint+0x524>
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	4413      	add	r3, r2
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	441a      	add	r2, r3
 8004bc6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004bc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004bea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01b      	beq.n	8004c2c <USB_ActivateEndpoint+0x574>
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c0a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	441a      	add	r2, r3
 8004c16:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4413      	add	r3, r2
 8004c36:	881b      	ldrh	r3, [r3, #0]
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c42:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004c44:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004c46:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004c4a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004c4c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004c4e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c52:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	441a      	add	r2, r3
 8004c5e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004c60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	881b      	ldrh	r3, [r3, #0]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c8a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	441a      	add	r2, r3
 8004c96:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	8013      	strh	r3, [r2, #0]
 8004cac:	e0bc      	b.n	8004e28 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	881b      	ldrh	r3, [r3, #0]
 8004cba:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004cbe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d01d      	beq.n	8004d06 <USB_ActivateEndpoint+0x64e>
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	881b      	ldrh	r3, [r3, #0]
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	441a      	add	r2, r3
 8004cee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004cf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cfa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004d16:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d01d      	beq.n	8004d5e <USB_ActivateEndpoint+0x6a6>
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d38:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	441a      	add	r2, r3
 8004d46:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004d4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d56:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	78db      	ldrb	r3, [r3, #3]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d024      	beq.n	8004db0 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4413      	add	r3, r2
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d7c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004d80:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004d84:	f083 0320 	eor.w	r3, r3, #32
 8004d88:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	441a      	add	r2, r3
 8004d96:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004d9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004da6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	8013      	strh	r3, [r2, #0]
 8004dae:	e01d      	b.n	8004dec <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	781b      	ldrb	r3, [r3, #0]
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	881b      	ldrh	r3, [r3, #0]
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dc6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	441a      	add	r2, r3
 8004dd4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004dd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ddc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004de0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004de4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4413      	add	r3, r2
 8004df6:	881b      	ldrh	r3, [r3, #0]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e02:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	441a      	add	r2, r3
 8004e10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004e14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004e28:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3774      	adds	r7, #116	@ 0x74
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop

08004e38 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b08d      	sub	sp, #52	@ 0x34
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	7b1b      	ldrb	r3, [r3, #12]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f040 808e 	bne.w	8004f68 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	785b      	ldrb	r3, [r3, #1]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d044      	beq.n	8004ede <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	881b      	ldrh	r3, [r3, #0]
 8004e60:	81bb      	strh	r3, [r7, #12]
 8004e62:	89bb      	ldrh	r3, [r7, #12]
 8004e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01b      	beq.n	8004ea4 <USB_DeactivateEndpoint+0x6c>
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	4413      	add	r3, r2
 8004e76:	881b      	ldrh	r3, [r3, #0]
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e82:	817b      	strh	r3, [r7, #10]
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	441a      	add	r2, r3
 8004e8e:	897b      	ldrh	r3, [r7, #10]
 8004e90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	881b      	ldrh	r3, [r3, #0]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eba:	813b      	strh	r3, [r7, #8]
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	441a      	add	r2, r3
 8004ec6:	893b      	ldrh	r3, [r7, #8]
 8004ec8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ecc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ed0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	8013      	strh	r3, [r2, #0]
 8004edc:	e192      	b.n	8005204 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	881b      	ldrh	r3, [r3, #0]
 8004eea:	827b      	strh	r3, [r7, #18]
 8004eec:	8a7b      	ldrh	r3, [r7, #18]
 8004eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01b      	beq.n	8004f2e <USB_DeactivateEndpoint+0xf6>
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f0c:	823b      	strh	r3, [r7, #16]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	441a      	add	r2, r3
 8004f18:	8a3b      	ldrh	r3, [r7, #16]
 8004f1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4413      	add	r3, r2
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f44:	81fb      	strh	r3, [r7, #14]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	441a      	add	r2, r3
 8004f50:	89fb      	ldrh	r3, [r7, #14]
 8004f52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	8013      	strh	r3, [r2, #0]
 8004f66:	e14d      	b.n	8005204 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	785b      	ldrb	r3, [r3, #1]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f040 80a5 	bne.w	80050bc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	881b      	ldrh	r3, [r3, #0]
 8004f7e:	843b      	strh	r3, [r7, #32]
 8004f80:	8c3b      	ldrh	r3, [r7, #32]
 8004f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d01b      	beq.n	8004fc2 <USB_DeactivateEndpoint+0x18a>
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa0:	83fb      	strh	r3, [r7, #30]
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	441a      	add	r2, r3
 8004fac:	8bfb      	ldrh	r3, [r7, #30]
 8004fae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	4413      	add	r3, r2
 8004fcc:	881b      	ldrh	r3, [r3, #0]
 8004fce:	83bb      	strh	r3, [r7, #28]
 8004fd0:	8bbb      	ldrh	r3, [r7, #28]
 8004fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d01b      	beq.n	8005012 <USB_DeactivateEndpoint+0x1da>
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ff0:	837b      	strh	r3, [r7, #26]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	441a      	add	r2, r3
 8004ffc:	8b7b      	ldrh	r3, [r7, #26]
 8004ffe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005002:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005006:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800500a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800500e:	b29b      	uxth	r3, r3
 8005010:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	4413      	add	r3, r2
 800501c:	881b      	ldrh	r3, [r3, #0]
 800501e:	b29b      	uxth	r3, r3
 8005020:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005024:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005028:	833b      	strh	r3, [r7, #24]
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	441a      	add	r2, r3
 8005034:	8b3b      	ldrh	r3, [r7, #24]
 8005036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800503a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800503e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005042:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005046:	b29b      	uxth	r3, r3
 8005048:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	b29b      	uxth	r3, r3
 8005058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800505c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005060:	82fb      	strh	r3, [r7, #22]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	441a      	add	r2, r3
 800506c:	8afb      	ldrh	r3, [r7, #22]
 800506e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005072:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800507a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800507e:	b29b      	uxth	r3, r3
 8005080:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	881b      	ldrh	r3, [r3, #0]
 800508e:	b29b      	uxth	r3, r3
 8005090:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005098:	82bb      	strh	r3, [r7, #20]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	441a      	add	r2, r3
 80050a4:	8abb      	ldrh	r3, [r7, #20]
 80050a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	8013      	strh	r3, [r2, #0]
 80050ba:	e0a3      	b.n	8005204 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	4413      	add	r3, r2
 80050c6:	881b      	ldrh	r3, [r3, #0]
 80050c8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80050ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80050cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01b      	beq.n	800510c <USB_DeactivateEndpoint+0x2d4>
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	441a      	add	r2, r3
 80050f6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80050f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005100:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005108:	b29b      	uxth	r3, r3
 800510a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4413      	add	r3, r2
 8005116:	881b      	ldrh	r3, [r3, #0]
 8005118:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800511a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800511c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005120:	2b00      	cmp	r3, #0
 8005122:	d01b      	beq.n	800515c <USB_DeactivateEndpoint+0x324>
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	b29b      	uxth	r3, r3
 8005132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	441a      	add	r2, r3
 8005146:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800514c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005154:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005158:	b29b      	uxth	r3, r3
 800515a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	881b      	ldrh	r3, [r3, #0]
 8005168:	b29b      	uxth	r3, r3
 800516a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800516e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005172:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	441a      	add	r2, r3
 800517e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005188:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800518c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005190:	b29b      	uxth	r3, r3
 8005192:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	4413      	add	r3, r2
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	441a      	add	r2, r3
 80051b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80051b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	4413      	add	r3, r2
 80051d6:	881b      	ldrh	r3, [r3, #0]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051e2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	441a      	add	r2, r3
 80051ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80051f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005200:	b29b      	uxth	r3, r3
 8005202:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3734      	adds	r7, #52	@ 0x34
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b0c2      	sub	sp, #264	@ 0x108
 8005214:	af00      	add	r7, sp, #0
 8005216:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800521a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800521e:	6018      	str	r0, [r3, #0]
 8005220:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005224:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005228:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800522a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800522e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	785b      	ldrb	r3, [r3, #1]
 8005236:	2b01      	cmp	r3, #1
 8005238:	f040 86b7 	bne.w	8005faa <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800523c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699a      	ldr	r2, [r3, #24]
 8005248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800524c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	429a      	cmp	r2, r3
 8005256:	d908      	bls.n	800526a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800525c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005268:	e007      	b.n	800527a <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800526a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800526e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800527a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800527e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	7b1b      	ldrb	r3, [r3, #12]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d13a      	bne.n	8005300 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800528a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800528e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6959      	ldr	r1, [r3, #20]
 8005296:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800529a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	88da      	ldrh	r2, [r3, #6]
 80052a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80052ac:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80052b0:	6800      	ldr	r0, [r0, #0]
 80052b2:	f001 fc9c 	bl	8006bee <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80052b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	4413      	add	r3, r2
 80052d8:	613b      	str	r3, [r7, #16]
 80052da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	011a      	lsls	r2, r3, #4
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4413      	add	r3, r2
 80052ec:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80052f0:	60fb      	str	r3, [r7, #12]
 80052f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	801a      	strh	r2, [r3, #0]
 80052fc:	f000 be1f 	b.w	8005f3e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	78db      	ldrb	r3, [r3, #3]
 800530c:	2b02      	cmp	r3, #2
 800530e:	f040 8462 	bne.w	8005bd6 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005312:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005316:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6a1a      	ldr	r2, [r3, #32]
 800531e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005322:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	429a      	cmp	r2, r3
 800532c:	f240 83df 	bls.w	8005aee <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005330:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005334:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800533e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	b29b      	uxth	r3, r3
 800534e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005356:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800535a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800535e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005368:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	441a      	add	r2, r3
 8005374:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8005378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800537c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005380:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005388:	b29b      	uxth	r3, r3
 800538a:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800538c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a1a      	ldr	r2, [r3, #32]
 8005398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800539c:	1ad2      	subs	r2, r2, r3
 800539e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80053aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	881b      	ldrh	r3, [r3, #0]
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f000 81c7 	beq.w	8005760 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80053d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80053de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	785b      	ldrb	r3, [r3, #1]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d177      	bne.n	80054de <USB_EPStartXfer+0x2ce>
 80053ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005408:	b29b      	uxth	r3, r3
 800540a:	461a      	mov	r2, r3
 800540c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540e:	4413      	add	r3, r2
 8005410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	011a      	lsls	r2, r3, #4
 8005420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005422:	4413      	add	r3, r2
 8005424:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005428:	627b      	str	r3, [r7, #36]	@ 0x24
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	b29b      	uxth	r3, r3
 8005430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005434:	b29a      	uxth	r2, r3
 8005436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005438:	801a      	strh	r2, [r3, #0]
 800543a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005440:	d921      	bls.n	8005486 <USB_EPStartXfer+0x276>
 8005442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800544c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005450:	f003 031f 	and.w	r3, r3, #31
 8005454:	2b00      	cmp	r3, #0
 8005456:	d104      	bne.n	8005462 <USB_EPStartXfer+0x252>
 8005458:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800545c:	3b01      	subs	r3, #1
 800545e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	881b      	ldrh	r3, [r3, #0]
 8005466:	b29a      	uxth	r2, r3
 8005468:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800546c:	b29b      	uxth	r3, r3
 800546e:	029b      	lsls	r3, r3, #10
 8005470:	b29b      	uxth	r3, r3
 8005472:	4313      	orrs	r3, r2
 8005474:	b29b      	uxth	r3, r3
 8005476:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800547a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800547e:	b29a      	uxth	r2, r3
 8005480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005482:	801a      	strh	r2, [r3, #0]
 8005484:	e050      	b.n	8005528 <USB_EPStartXfer+0x318>
 8005486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10a      	bne.n	80054a4 <USB_EPStartXfer+0x294>
 800548e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	b29b      	uxth	r3, r3
 8005494:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005498:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800549c:	b29a      	uxth	r2, r3
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	801a      	strh	r2, [r3, #0]
 80054a2:	e041      	b.n	8005528 <USB_EPStartXfer+0x318>
 80054a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a8:	085b      	lsrs	r3, r3, #1
 80054aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80054ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d004      	beq.n	80054c4 <USB_EPStartXfer+0x2b4>
 80054ba:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80054be:	3301      	adds	r3, #1
 80054c0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80054c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c6:	881b      	ldrh	r3, [r3, #0]
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	029b      	lsls	r3, r3, #10
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	4313      	orrs	r3, r2
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	801a      	strh	r2, [r3, #0]
 80054dc:	e024      	b.n	8005528 <USB_EPStartXfer+0x318>
 80054de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	785b      	ldrb	r3, [r3, #1]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d11c      	bne.n	8005528 <USB_EPStartXfer+0x318>
 80054ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	461a      	mov	r2, r3
 8005500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005502:	4413      	add	r3, r2
 8005504:	633b      	str	r3, [r7, #48]	@ 0x30
 8005506:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800550a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	011a      	lsls	r2, r3, #4
 8005514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005516:	4413      	add	r3, r2
 8005518:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800551c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800551e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005522:	b29a      	uxth	r2, r3
 8005524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005526:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005528:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800552c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	895b      	ldrh	r3, [r3, #10]
 8005534:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005538:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800553c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6959      	ldr	r1, [r3, #20]
 8005544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005548:	b29b      	uxth	r3, r3
 800554a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800554e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005552:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005556:	6800      	ldr	r0, [r0, #0]
 8005558:	f001 fb49 	bl	8006bee <USB_WritePMA>
            ep->xfer_buff += len;
 800555c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005560:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	695a      	ldr	r2, [r3, #20]
 8005568:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800556c:	441a      	add	r2, r3
 800556e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005572:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800557a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800557e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6a1a      	ldr	r2, [r3, #32]
 8005586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800558a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	429a      	cmp	r2, r3
 8005594:	d90f      	bls.n	80055b6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800559a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6a1a      	ldr	r2, [r3, #32]
 80055a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a6:	1ad2      	subs	r2, r2, r3
 80055a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	621a      	str	r2, [r3, #32]
 80055b4:	e00e      	b.n	80055d4 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80055b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80055c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2200      	movs	r2, #0
 80055d2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80055d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	785b      	ldrb	r3, [r3, #1]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d177      	bne.n	80056d4 <USB_EPStartXfer+0x4c4>
 80055e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	61bb      	str	r3, [r7, #24]
 80055f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055fe:	b29b      	uxth	r3, r3
 8005600:	461a      	mov	r2, r3
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	4413      	add	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
 8005608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800560c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	011a      	lsls	r2, r3, #4
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	4413      	add	r3, r2
 800561a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800561e:	617b      	str	r3, [r7, #20]
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	881b      	ldrh	r3, [r3, #0]
 8005624:	b29b      	uxth	r3, r3
 8005626:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800562a:	b29a      	uxth	r2, r3
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	801a      	strh	r2, [r3, #0]
 8005630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005634:	2b3e      	cmp	r3, #62	@ 0x3e
 8005636:	d921      	bls.n	800567c <USB_EPStartXfer+0x46c>
 8005638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800563c:	095b      	lsrs	r3, r3, #5
 800563e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005646:	f003 031f 	and.w	r3, r3, #31
 800564a:	2b00      	cmp	r3, #0
 800564c:	d104      	bne.n	8005658 <USB_EPStartXfer+0x448>
 800564e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005652:	3b01      	subs	r3, #1
 8005654:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	881b      	ldrh	r3, [r3, #0]
 800565c:	b29a      	uxth	r2, r3
 800565e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005662:	b29b      	uxth	r3, r3
 8005664:	029b      	lsls	r3, r3, #10
 8005666:	b29b      	uxth	r3, r3
 8005668:	4313      	orrs	r3, r2
 800566a:	b29b      	uxth	r3, r3
 800566c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005674:	b29a      	uxth	r2, r3
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	801a      	strh	r2, [r3, #0]
 800567a:	e056      	b.n	800572a <USB_EPStartXfer+0x51a>
 800567c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10a      	bne.n	800569a <USB_EPStartXfer+0x48a>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	b29b      	uxth	r3, r3
 800568a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800568e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005692:	b29a      	uxth	r2, r3
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	801a      	strh	r2, [r3, #0]
 8005698:	e047      	b.n	800572a <USB_EPStartXfer+0x51a>
 800569a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569e:	085b      	lsrs	r3, r3, #1
 80056a0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80056a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <USB_EPStartXfer+0x4aa>
 80056b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056b4:	3301      	adds	r3, #1
 80056b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29a      	uxth	r2, r3
 80056c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	029b      	lsls	r3, r3, #10
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	4313      	orrs	r3, r2
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	801a      	strh	r2, [r3, #0]
 80056d2:	e02a      	b.n	800572a <USB_EPStartXfer+0x51a>
 80056d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	785b      	ldrb	r3, [r3, #1]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d122      	bne.n	800572a <USB_EPStartXfer+0x51a>
 80056e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	623b      	str	r3, [r7, #32]
 80056f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056fe:	b29b      	uxth	r3, r3
 8005700:	461a      	mov	r2, r3
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	4413      	add	r3, r2
 8005706:	623b      	str	r3, [r7, #32]
 8005708:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	011a      	lsls	r2, r3, #4
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	4413      	add	r3, r2
 800571a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800571e:	61fb      	str	r3, [r7, #28]
 8005720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005724:	b29a      	uxth	r2, r3
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800572a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800572e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	891b      	ldrh	r3, [r3, #8]
 8005736:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800573a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800573e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6959      	ldr	r1, [r3, #20]
 8005746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800574a:	b29b      	uxth	r3, r3
 800574c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005750:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005754:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005758:	6800      	ldr	r0, [r0, #0]
 800575a:	f001 fa48 	bl	8006bee <USB_WritePMA>
 800575e:	e3ee      	b.n	8005f3e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005760:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005764:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	785b      	ldrb	r3, [r3, #1]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d177      	bne.n	8005860 <USB_EPStartXfer+0x650>
 8005770:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005774:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800577c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005780:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800578a:	b29b      	uxth	r3, r3
 800578c:	461a      	mov	r2, r3
 800578e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005790:	4413      	add	r3, r2
 8005792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005794:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005798:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	011a      	lsls	r2, r3, #4
 80057a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057a4:	4413      	add	r3, r2
 80057a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80057aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80057ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ae:	881b      	ldrh	r3, [r3, #0]
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ba:	801a      	strh	r2, [r3, #0]
 80057bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80057c2:	d921      	bls.n	8005808 <USB_EPStartXfer+0x5f8>
 80057c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c8:	095b      	lsrs	r3, r3, #5
 80057ca:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80057ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d2:	f003 031f 	and.w	r3, r3, #31
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d104      	bne.n	80057e4 <USB_EPStartXfer+0x5d4>
 80057da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057de:	3b01      	subs	r3, #1
 80057e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80057e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057e6:	881b      	ldrh	r3, [r3, #0]
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	029b      	lsls	r3, r3, #10
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	4313      	orrs	r3, r2
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005800:	b29a      	uxth	r2, r3
 8005802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005804:	801a      	strh	r2, [r3, #0]
 8005806:	e056      	b.n	80058b6 <USB_EPStartXfer+0x6a6>
 8005808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800580c:	2b00      	cmp	r3, #0
 800580e:	d10a      	bne.n	8005826 <USB_EPStartXfer+0x616>
 8005810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	b29b      	uxth	r3, r3
 8005816:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800581a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800581e:	b29a      	uxth	r2, r3
 8005820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005822:	801a      	strh	r2, [r3, #0]
 8005824:	e047      	b.n	80058b6 <USB_EPStartXfer+0x6a6>
 8005826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800582a:	085b      	lsrs	r3, r3, #1
 800582c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b00      	cmp	r3, #0
 800583a:	d004      	beq.n	8005846 <USB_EPStartXfer+0x636>
 800583c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005840:	3301      	adds	r3, #1
 8005842:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005848:	881b      	ldrh	r3, [r3, #0]
 800584a:	b29a      	uxth	r2, r3
 800584c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005850:	b29b      	uxth	r3, r3
 8005852:	029b      	lsls	r3, r3, #10
 8005854:	b29b      	uxth	r3, r3
 8005856:	4313      	orrs	r3, r2
 8005858:	b29a      	uxth	r2, r3
 800585a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800585c:	801a      	strh	r2, [r3, #0]
 800585e:	e02a      	b.n	80058b6 <USB_EPStartXfer+0x6a6>
 8005860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005864:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	785b      	ldrb	r3, [r3, #1]
 800586c:	2b01      	cmp	r3, #1
 800586e:	d122      	bne.n	80058b6 <USB_EPStartXfer+0x6a6>
 8005870:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005874:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	653b      	str	r3, [r7, #80]	@ 0x50
 800587c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005880:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800588a:	b29b      	uxth	r3, r3
 800588c:	461a      	mov	r2, r3
 800588e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005890:	4413      	add	r3, r2
 8005892:	653b      	str	r3, [r7, #80]	@ 0x50
 8005894:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005898:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	011a      	lsls	r2, r3, #4
 80058a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a4:	4413      	add	r3, r2
 80058a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80058aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058b4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80058b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	891b      	ldrh	r3, [r3, #8]
 80058c2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80058c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6959      	ldr	r1, [r3, #20]
 80058d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80058dc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80058e0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80058e4:	6800      	ldr	r0, [r0, #0]
 80058e6:	f001 f982 	bl	8006bee <USB_WritePMA>
            ep->xfer_buff += len;
 80058ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	695a      	ldr	r2, [r3, #20]
 80058f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058fa:	441a      	add	r2, r3
 80058fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005908:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800590c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6a1a      	ldr	r2, [r3, #32]
 8005914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005918:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	429a      	cmp	r2, r3
 8005922:	d90f      	bls.n	8005944 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005928:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	6a1a      	ldr	r2, [r3, #32]
 8005930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005934:	1ad2      	subs	r2, r2, r3
 8005936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800593a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	621a      	str	r2, [r3, #32]
 8005942:	e00e      	b.n	8005962 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005944:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005954:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005958:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005962:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005966:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	643b      	str	r3, [r7, #64]	@ 0x40
 800596e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005972:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	785b      	ldrb	r3, [r3, #1]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d177      	bne.n	8005a6e <USB_EPStartXfer+0x85e>
 800597e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005982:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	63bb      	str	r3, [r7, #56]	@ 0x38
 800598a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800598e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005998:	b29b      	uxth	r3, r3
 800599a:	461a      	mov	r2, r3
 800599c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599e:	4413      	add	r3, r2
 80059a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	011a      	lsls	r2, r3, #4
 80059b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b2:	4413      	add	r3, r2
 80059b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80059b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	b29b      	uxth	r3, r3
 80059c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059c4:	b29a      	uxth	r2, r3
 80059c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c8:	801a      	strh	r2, [r3, #0]
 80059ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80059d0:	d921      	bls.n	8005a16 <USB_EPStartXfer+0x806>
 80059d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80059dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e0:	f003 031f 	and.w	r3, r3, #31
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d104      	bne.n	80059f2 <USB_EPStartXfer+0x7e2>
 80059e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ec:	3b01      	subs	r3, #1
 80059ee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80059f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	b29a      	uxth	r2, r3
 80059f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	029b      	lsls	r3, r3, #10
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	4313      	orrs	r3, r2
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a0e:	b29a      	uxth	r2, r3
 8005a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a12:	801a      	strh	r2, [r3, #0]
 8005a14:	e050      	b.n	8005ab8 <USB_EPStartXfer+0x8a8>
 8005a16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10a      	bne.n	8005a34 <USB_EPStartXfer+0x824>
 8005a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a30:	801a      	strh	r2, [r3, #0]
 8005a32:	e041      	b.n	8005ab8 <USB_EPStartXfer+0x8a8>
 8005a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a38:	085b      	lsrs	r3, r3, #1
 8005a3a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d004      	beq.n	8005a54 <USB_EPStartXfer+0x844>
 8005a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	029b      	lsls	r3, r3, #10
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	4313      	orrs	r3, r2
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6a:	801a      	strh	r2, [r3, #0]
 8005a6c:	e024      	b.n	8005ab8 <USB_EPStartXfer+0x8a8>
 8005a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	785b      	ldrb	r3, [r3, #1]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d11c      	bne.n	8005ab8 <USB_EPStartXfer+0x8a8>
 8005a7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	461a      	mov	r2, r3
 8005a90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a92:	4413      	add	r3, r2
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	011a      	lsls	r2, r3, #4
 8005aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ab6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005ab8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005abc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	895b      	ldrh	r3, [r3, #10]
 8005ac4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005ac8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005acc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6959      	ldr	r1, [r3, #20]
 8005ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005ade:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005ae2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005ae6:	6800      	ldr	r0, [r0, #0]
 8005ae8:	f001 f881 	bl	8006bee <USB_WritePMA>
 8005aec:	e227      	b.n	8005f3e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005afe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4413      	add	r3, r2
 8005b18:	881b      	ldrh	r3, [r3, #0]
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005b20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b24:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	441a      	add	r2, r3
 8005b42:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005b46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005b5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	461a      	mov	r2, r3
 8005b78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b7a:	4413      	add	r3, r2
 8005b7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	011a      	lsls	r2, r3, #4
 8005b8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b8e:	4413      	add	r3, r2
 8005b90:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b9e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005ba0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ba4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	891b      	ldrh	r3, [r3, #8]
 8005bac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005bb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6959      	ldr	r1, [r3, #20]
 8005bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005bc6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005bca:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005bce:	6800      	ldr	r0, [r0, #0]
 8005bd0:	f001 f80d 	bl	8006bee <USB_WritePMA>
 8005bd4:	e1b3      	b.n	8005f3e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6a1a      	ldr	r2, [r3, #32]
 8005be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be6:	1ad2      	subs	r2, r2, r3
 8005be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005bf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bf8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	881b      	ldrh	r3, [r3, #0]
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 80c6 	beq.w	8005da8 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	785b      	ldrb	r3, [r3, #1]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d177      	bne.n	8005d28 <USB_EPStartXfer+0xb18>
 8005c38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c58:	4413      	add	r3, r2
 8005c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	011a      	lsls	r2, r3, #4
 8005c6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c72:	667b      	str	r3, [r7, #100]	@ 0x64
 8005c74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c76:	881b      	ldrh	r3, [r3, #0]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c82:	801a      	strh	r2, [r3, #0]
 8005c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c88:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c8a:	d921      	bls.n	8005cd0 <USB_EPStartXfer+0xac0>
 8005c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c9a:	f003 031f 	and.w	r3, r3, #31
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d104      	bne.n	8005cac <USB_EPStartXfer+0xa9c>
 8005ca2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005cac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cae:	881b      	ldrh	r3, [r3, #0]
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	029b      	lsls	r3, r3, #10
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cc8:	b29a      	uxth	r2, r3
 8005cca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ccc:	801a      	strh	r2, [r3, #0]
 8005cce:	e050      	b.n	8005d72 <USB_EPStartXfer+0xb62>
 8005cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d10a      	bne.n	8005cee <USB_EPStartXfer+0xade>
 8005cd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ce2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cea:	801a      	strh	r2, [r3, #0]
 8005cec:	e041      	b.n	8005d72 <USB_EPStartXfer+0xb62>
 8005cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cf2:	085b      	lsrs	r3, r3, #1
 8005cf4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cfc:	f003 0301 	and.w	r3, r3, #1
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d004      	beq.n	8005d0e <USB_EPStartXfer+0xafe>
 8005d04:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005d08:	3301      	adds	r3, #1
 8005d0a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005d0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	029b      	lsls	r3, r3, #10
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d24:	801a      	strh	r2, [r3, #0]
 8005d26:	e024      	b.n	8005d72 <USB_EPStartXfer+0xb62>
 8005d28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	785b      	ldrb	r3, [r3, #1]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d11c      	bne.n	8005d72 <USB_EPStartXfer+0xb62>
 8005d38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	461a      	mov	r2, r3
 8005d4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d4c:	4413      	add	r3, r2
 8005d4e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	011a      	lsls	r2, r3, #4
 8005d5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d60:	4413      	add	r3, r2
 8005d62:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d70:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005d72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	895b      	ldrh	r3, [r3, #10]
 8005d7e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6959      	ldr	r1, [r3, #20]
 8005d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005d98:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005d9c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005da0:	6800      	ldr	r0, [r0, #0]
 8005da2:	f000 ff24 	bl	8006bee <USB_WritePMA>
 8005da6:	e0ca      	b.n	8005f3e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	785b      	ldrb	r3, [r3, #1]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d177      	bne.n	8005ea8 <USB_EPStartXfer+0xc98>
 8005db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dbc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005dc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005dd8:	4413      	add	r3, r2
 8005dda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ddc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	011a      	lsls	r2, r3, #4
 8005dea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005dec:	4413      	add	r3, r2
 8005dee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005df2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005df6:	881b      	ldrh	r3, [r3, #0]
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e02:	801a      	strh	r2, [r3, #0]
 8005e04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e08:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e0a:	d921      	bls.n	8005e50 <USB_EPStartXfer+0xc40>
 8005e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e10:	095b      	lsrs	r3, r3, #5
 8005e12:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005e16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e1a:	f003 031f 	and.w	r3, r3, #31
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d104      	bne.n	8005e2c <USB_EPStartXfer+0xc1c>
 8005e22:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005e26:	3b01      	subs	r3, #1
 8005e28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005e2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e2e:	881b      	ldrh	r3, [r3, #0]
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	029b      	lsls	r3, r3, #10
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e4c:	801a      	strh	r2, [r3, #0]
 8005e4e:	e05c      	b.n	8005f0a <USB_EPStartXfer+0xcfa>
 8005e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10a      	bne.n	8005e6e <USB_EPStartXfer+0xc5e>
 8005e58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e6a:	801a      	strh	r2, [r3, #0]
 8005e6c:	e04d      	b.n	8005f0a <USB_EPStartXfer+0xcfa>
 8005e6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e72:	085b      	lsrs	r3, r3, #1
 8005e74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d004      	beq.n	8005e8e <USB_EPStartXfer+0xc7e>
 8005e84:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005e88:	3301      	adds	r3, #1
 8005e8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005e8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	029b      	lsls	r3, r3, #10
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ea4:	801a      	strh	r2, [r3, #0]
 8005ea6:	e030      	b.n	8005f0a <USB_EPStartXfer+0xcfa>
 8005ea8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	785b      	ldrb	r3, [r3, #1]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d128      	bne.n	8005f0a <USB_EPStartXfer+0xcfa>
 8005eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ebc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ec6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005edc:	4413      	add	r3, r2
 8005ede:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ee6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	011a      	lsls	r2, r3, #4
 8005ef0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ef4:	4413      	add	r3, r2
 8005ef6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005efa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005f08:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005f0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	891b      	ldrh	r3, [r3, #8]
 8005f16:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	6959      	ldr	r1, [r3, #20]
 8005f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005f30:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005f34:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005f38:	6800      	ldr	r0, [r0, #0]
 8005f3a:	f000 fe58 	bl	8006bee <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005f3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4413      	add	r3, r2
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f64:	817b      	strh	r3, [r7, #10]
 8005f66:	897b      	ldrh	r3, [r7, #10]
 8005f68:	f083 0310 	eor.w	r3, r3, #16
 8005f6c:	817b      	strh	r3, [r7, #10]
 8005f6e:	897b      	ldrh	r3, [r7, #10]
 8005f70:	f083 0320 	eor.w	r3, r3, #32
 8005f74:	817b      	strh	r3, [r7, #10]
 8005f76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	441a      	add	r2, r3
 8005f90:	897b      	ldrh	r3, [r7, #10]
 8005f92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	8013      	strh	r3, [r2, #0]
 8005fa6:	f000 bcde 	b.w	8006966 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005faa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	7b1b      	ldrb	r3, [r3, #12]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f040 80bb 	bne.w	8006132 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	699a      	ldr	r2, [r3, #24]
 8005fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d917      	bls.n	8006008 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8005fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	699a      	ldr	r2, [r3, #24]
 8005ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ff8:	1ad2      	subs	r2, r2, r3
 8005ffa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ffe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	619a      	str	r2, [r3, #24]
 8006006:	e00e      	b.n	8006026 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800600c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006018:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800601c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2200      	movs	r2, #0
 8006024:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800602a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006034:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006038:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006042:	b29b      	uxth	r3, r3
 8006044:	461a      	mov	r2, r3
 8006046:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800604a:	4413      	add	r3, r2
 800604c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	011a      	lsls	r2, r3, #4
 800605e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006062:	4413      	add	r3, r2
 8006064:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006068:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800606c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006070:	881b      	ldrh	r3, [r3, #0]
 8006072:	b29b      	uxth	r3, r3
 8006074:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006078:	b29a      	uxth	r2, r3
 800607a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800607e:	801a      	strh	r2, [r3, #0]
 8006080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006084:	2b3e      	cmp	r3, #62	@ 0x3e
 8006086:	d924      	bls.n	80060d2 <USB_EPStartXfer+0xec2>
 8006088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800608c:	095b      	lsrs	r3, r3, #5
 800608e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006092:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006096:	f003 031f 	and.w	r3, r3, #31
 800609a:	2b00      	cmp	r3, #0
 800609c:	d104      	bne.n	80060a8 <USB_EPStartXfer+0xe98>
 800609e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80060a2:	3b01      	subs	r3, #1
 80060a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80060a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060ac:	881b      	ldrh	r3, [r3, #0]
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	029b      	lsls	r3, r3, #10
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	4313      	orrs	r3, r2
 80060bc:	b29b      	uxth	r3, r3
 80060be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060cc:	801a      	strh	r2, [r3, #0]
 80060ce:	f000 bc10 	b.w	80068f2 <USB_EPStartXfer+0x16e2>
 80060d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10c      	bne.n	80060f4 <USB_EPStartXfer+0xee4>
 80060da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060de:	881b      	ldrh	r3, [r3, #0]
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060f0:	801a      	strh	r2, [r3, #0]
 80060f2:	e3fe      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
 80060f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060f8:	085b      	lsrs	r3, r3, #1
 80060fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80060fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <USB_EPStartXfer+0xf04>
 800610a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800610e:	3301      	adds	r3, #1
 8006110:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006114:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006118:	881b      	ldrh	r3, [r3, #0]
 800611a:	b29a      	uxth	r2, r3
 800611c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006120:	b29b      	uxth	r3, r3
 8006122:	029b      	lsls	r3, r3, #10
 8006124:	b29b      	uxth	r3, r3
 8006126:	4313      	orrs	r3, r2
 8006128:	b29a      	uxth	r2, r3
 800612a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800612e:	801a      	strh	r2, [r3, #0]
 8006130:	e3df      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006132:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006136:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	78db      	ldrb	r3, [r3, #3]
 800613e:	2b02      	cmp	r3, #2
 8006140:	f040 8218 	bne.w	8006574 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006144:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006148:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	785b      	ldrb	r3, [r3, #1]
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 809d 	bne.w	8006290 <USB_EPStartXfer+0x1080>
 8006156:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006164:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006168:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006172:	b29b      	uxth	r3, r3
 8006174:	461a      	mov	r2, r3
 8006176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800617a:	4413      	add	r3, r2
 800617c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	011a      	lsls	r2, r3, #4
 800618e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006192:	4413      	add	r3, r2
 8006194:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006198:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800619c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80061ae:	801a      	strh	r2, [r3, #0]
 80061b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80061be:	d92b      	bls.n	8006218 <USB_EPStartXfer+0x1008>
 80061c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	095b      	lsrs	r3, r3, #5
 80061ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f003 031f 	and.w	r3, r3, #31
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d104      	bne.n	80061f0 <USB_EPStartXfer+0xfe0>
 80061e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ea:	3b01      	subs	r3, #1
 80061ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80061f4:	881b      	ldrh	r3, [r3, #0]
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	029b      	lsls	r3, r3, #10
 8006200:	b29b      	uxth	r3, r3
 8006202:	4313      	orrs	r3, r2
 8006204:	b29b      	uxth	r3, r3
 8006206:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800620a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800620e:	b29a      	uxth	r2, r3
 8006210:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006214:	801a      	strh	r2, [r3, #0]
 8006216:	e070      	b.n	80062fa <USB_EPStartXfer+0x10ea>
 8006218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800621c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10c      	bne.n	8006242 <USB_EPStartXfer+0x1032>
 8006228:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800622c:	881b      	ldrh	r3, [r3, #0]
 800622e:	b29b      	uxth	r3, r3
 8006230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006238:	b29a      	uxth	r2, r3
 800623a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800623e:	801a      	strh	r2, [r3, #0]
 8006240:	e05b      	b.n	80062fa <USB_EPStartXfer+0x10ea>
 8006242:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006246:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	085b      	lsrs	r3, r3, #1
 8006250:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006254:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006258:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	f003 0301 	and.w	r3, r3, #1
 8006264:	2b00      	cmp	r3, #0
 8006266:	d004      	beq.n	8006272 <USB_EPStartXfer+0x1062>
 8006268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800626c:	3301      	adds	r3, #1
 800626e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006272:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006276:	881b      	ldrh	r3, [r3, #0]
 8006278:	b29a      	uxth	r2, r3
 800627a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800627e:	b29b      	uxth	r3, r3
 8006280:	029b      	lsls	r3, r3, #10
 8006282:	b29b      	uxth	r3, r3
 8006284:	4313      	orrs	r3, r2
 8006286:	b29a      	uxth	r2, r3
 8006288:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800628c:	801a      	strh	r2, [r3, #0]
 800628e:	e034      	b.n	80062fa <USB_EPStartXfer+0x10ea>
 8006290:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006294:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	785b      	ldrb	r3, [r3, #1]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d12c      	bne.n	80062fa <USB_EPStartXfer+0x10ea>
 80062a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062bc:	b29b      	uxth	r3, r3
 80062be:	461a      	mov	r2, r3
 80062c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062c4:	4413      	add	r3, r2
 80062c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	011a      	lsls	r2, r3, #4
 80062d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062dc:	4413      	add	r3, r2
 80062de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800630c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	785b      	ldrb	r3, [r3, #1]
 8006314:	2b00      	cmp	r3, #0
 8006316:	f040 809d 	bne.w	8006454 <USB_EPStartXfer+0x1244>
 800631a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800631e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006328:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800632c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006336:	b29b      	uxth	r3, r3
 8006338:	461a      	mov	r2, r3
 800633a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800633e:	4413      	add	r3, r2
 8006340:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006344:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006348:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	011a      	lsls	r2, r3, #4
 8006352:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006356:	4413      	add	r3, r2
 8006358:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800635c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006360:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006364:	881b      	ldrh	r3, [r3, #0]
 8006366:	b29b      	uxth	r3, r3
 8006368:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800636c:	b29a      	uxth	r2, r3
 800636e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006378:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	2b3e      	cmp	r3, #62	@ 0x3e
 8006382:	d92b      	bls.n	80063dc <USB_EPStartXfer+0x11cc>
 8006384:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006388:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	095b      	lsrs	r3, r3, #5
 8006392:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800639a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f003 031f 	and.w	r3, r3, #31
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d104      	bne.n	80063b4 <USB_EPStartXfer+0x11a4>
 80063aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ae:	3b01      	subs	r3, #1
 80063b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80063b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063b8:	881b      	ldrh	r3, [r3, #0]
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	029b      	lsls	r3, r3, #10
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	4313      	orrs	r3, r2
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063d8:	801a      	strh	r2, [r3, #0]
 80063da:	e069      	b.n	80064b0 <USB_EPStartXfer+0x12a0>
 80063dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10c      	bne.n	8006406 <USB_EPStartXfer+0x11f6>
 80063ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063f0:	881b      	ldrh	r3, [r3, #0]
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063fc:	b29a      	uxth	r2, r3
 80063fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006402:	801a      	strh	r2, [r3, #0]
 8006404:	e054      	b.n	80064b0 <USB_EPStartXfer+0x12a0>
 8006406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800640a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	085b      	lsrs	r3, r3, #1
 8006414:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800641c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d004      	beq.n	8006436 <USB_EPStartXfer+0x1226>
 800642c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006430:	3301      	adds	r3, #1
 8006432:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006436:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800643a:	881b      	ldrh	r3, [r3, #0]
 800643c:	b29a      	uxth	r2, r3
 800643e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006442:	b29b      	uxth	r3, r3
 8006444:	029b      	lsls	r3, r3, #10
 8006446:	b29b      	uxth	r3, r3
 8006448:	4313      	orrs	r3, r2
 800644a:	b29a      	uxth	r2, r3
 800644c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006450:	801a      	strh	r2, [r3, #0]
 8006452:	e02d      	b.n	80064b0 <USB_EPStartXfer+0x12a0>
 8006454:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006458:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	785b      	ldrb	r3, [r3, #1]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d125      	bne.n	80064b0 <USB_EPStartXfer+0x12a0>
 8006464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006468:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006472:	b29b      	uxth	r3, r3
 8006474:	461a      	mov	r2, r3
 8006476:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800647a:	4413      	add	r3, r2
 800647c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	011a      	lsls	r2, r3, #4
 800648e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006492:	4413      	add	r3, r2
 8006494:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006498:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800649c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064ae:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80064b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 8218 	beq.w	80068f2 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80064c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	881b      	ldrh	r3, [r3, #0]
 80064de:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80064e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80064e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d005      	beq.n	80064fa <USB_EPStartXfer+0x12ea>
 80064ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80064f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10d      	bne.n	8006516 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80064fa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80064fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006502:	2b00      	cmp	r3, #0
 8006504:	f040 81f5 	bne.w	80068f2 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006508:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800650c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006510:	2b00      	cmp	r3, #0
 8006512:	f040 81ee 	bne.w	80068f2 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006516:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800651a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006524:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	4413      	add	r3, r2
 8006530:	881b      	ldrh	r3, [r3, #0]
 8006532:	b29b      	uxth	r3, r3
 8006534:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006540:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006544:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	441a      	add	r2, r3
 800655a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800655e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800656a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800656e:	b29b      	uxth	r3, r3
 8006570:	8013      	strh	r3, [r2, #0]
 8006572:	e1be      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006574:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006578:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	78db      	ldrb	r3, [r3, #3]
 8006580:	2b01      	cmp	r3, #1
 8006582:	f040 81b4 	bne.w	80068ee <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800658a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699a      	ldr	r2, [r3, #24]
 8006592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006596:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d917      	bls.n	80065d2 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80065a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80065b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	699a      	ldr	r2, [r3, #24]
 80065be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c2:	1ad2      	subs	r2, r2, r3
 80065c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	619a      	str	r2, [r3, #24]
 80065d0:	e00e      	b.n	80065f0 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80065d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80065e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2200      	movs	r2, #0
 80065ee:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80065f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	785b      	ldrb	r3, [r3, #1]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f040 8085 	bne.w	800670c <USB_EPStartXfer+0x14fc>
 8006602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006606:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006614:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800661e:	b29b      	uxth	r3, r3
 8006620:	461a      	mov	r2, r3
 8006622:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006626:	4413      	add	r3, r2
 8006628:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800662c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006630:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	011a      	lsls	r2, r3, #4
 800663a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800663e:	4413      	add	r3, r2
 8006640:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006644:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006648:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800664c:	881b      	ldrh	r3, [r3, #0]
 800664e:	b29b      	uxth	r3, r3
 8006650:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006654:	b29a      	uxth	r2, r3
 8006656:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800665a:	801a      	strh	r2, [r3, #0]
 800665c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006660:	2b3e      	cmp	r3, #62	@ 0x3e
 8006662:	d923      	bls.n	80066ac <USB_EPStartXfer+0x149c>
 8006664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800666e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006672:	f003 031f 	and.w	r3, r3, #31
 8006676:	2b00      	cmp	r3, #0
 8006678:	d104      	bne.n	8006684 <USB_EPStartXfer+0x1474>
 800667a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800667e:	3b01      	subs	r3, #1
 8006680:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006684:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	b29a      	uxth	r2, r3
 800668c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006690:	b29b      	uxth	r3, r3
 8006692:	029b      	lsls	r3, r3, #10
 8006694:	b29b      	uxth	r3, r3
 8006696:	4313      	orrs	r3, r2
 8006698:	b29b      	uxth	r3, r3
 800669a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800669e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80066a8:	801a      	strh	r2, [r3, #0]
 80066aa:	e060      	b.n	800676e <USB_EPStartXfer+0x155e>
 80066ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10c      	bne.n	80066ce <USB_EPStartXfer+0x14be>
 80066b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80066ca:	801a      	strh	r2, [r3, #0]
 80066cc:	e04f      	b.n	800676e <USB_EPStartXfer+0x155e>
 80066ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d2:	085b      	lsrs	r3, r3, #1
 80066d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80066d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066dc:	f003 0301 	and.w	r3, r3, #1
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d004      	beq.n	80066ee <USB_EPStartXfer+0x14de>
 80066e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066e8:	3301      	adds	r3, #1
 80066ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80066ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	029b      	lsls	r3, r3, #10
 80066fe:	b29b      	uxth	r3, r3
 8006700:	4313      	orrs	r3, r2
 8006702:	b29a      	uxth	r2, r3
 8006704:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006708:	801a      	strh	r2, [r3, #0]
 800670a:	e030      	b.n	800676e <USB_EPStartXfer+0x155e>
 800670c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006710:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	785b      	ldrb	r3, [r3, #1]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d128      	bne.n	800676e <USB_EPStartXfer+0x155e>
 800671c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006720:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800672a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800672e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006738:	b29b      	uxth	r3, r3
 800673a:	461a      	mov	r2, r3
 800673c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006740:	4413      	add	r3, r2
 8006742:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006746:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800674a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	011a      	lsls	r2, r3, #4
 8006754:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006758:	4413      	add	r3, r2
 800675a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800675e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006762:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006766:	b29a      	uxth	r2, r3
 8006768:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800676c:	801a      	strh	r2, [r3, #0]
 800676e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006772:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800677c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006780:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	785b      	ldrb	r3, [r3, #1]
 8006788:	2b00      	cmp	r3, #0
 800678a:	f040 8085 	bne.w	8006898 <USB_EPStartXfer+0x1688>
 800678e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006792:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800679c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	461a      	mov	r2, r3
 80067ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067b2:	4413      	add	r3, r2
 80067b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80067b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	011a      	lsls	r2, r3, #4
 80067c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067ca:	4413      	add	r3, r2
 80067cc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80067d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80067d8:	881b      	ldrh	r3, [r3, #0]
 80067da:	b29b      	uxth	r3, r3
 80067dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80067e6:	801a      	strh	r2, [r3, #0]
 80067e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80067ee:	d923      	bls.n	8006838 <USB_EPStartXfer+0x1628>
 80067f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f4:	095b      	lsrs	r3, r3, #5
 80067f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067fe:	f003 031f 	and.w	r3, r3, #31
 8006802:	2b00      	cmp	r3, #0
 8006804:	d104      	bne.n	8006810 <USB_EPStartXfer+0x1600>
 8006806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800680a:	3b01      	subs	r3, #1
 800680c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006810:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006814:	881b      	ldrh	r3, [r3, #0]
 8006816:	b29a      	uxth	r2, r3
 8006818:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800681c:	b29b      	uxth	r3, r3
 800681e:	029b      	lsls	r3, r3, #10
 8006820:	b29b      	uxth	r3, r3
 8006822:	4313      	orrs	r3, r2
 8006824:	b29b      	uxth	r3, r3
 8006826:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800682a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800682e:	b29a      	uxth	r2, r3
 8006830:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006834:	801a      	strh	r2, [r3, #0]
 8006836:	e05c      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
 8006838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10c      	bne.n	800685a <USB_EPStartXfer+0x164a>
 8006840:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006844:	881b      	ldrh	r3, [r3, #0]
 8006846:	b29b      	uxth	r3, r3
 8006848:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800684c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006850:	b29a      	uxth	r2, r3
 8006852:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006856:	801a      	strh	r2, [r3, #0]
 8006858:	e04b      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
 800685a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685e:	085b      	lsrs	r3, r3, #1
 8006860:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b00      	cmp	r3, #0
 800686e:	d004      	beq.n	800687a <USB_EPStartXfer+0x166a>
 8006870:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006874:	3301      	adds	r3, #1
 8006876:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800687a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	b29a      	uxth	r2, r3
 8006882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006886:	b29b      	uxth	r3, r3
 8006888:	029b      	lsls	r3, r3, #10
 800688a:	b29b      	uxth	r3, r3
 800688c:	4313      	orrs	r3, r2
 800688e:	b29a      	uxth	r2, r3
 8006890:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006894:	801a      	strh	r2, [r3, #0]
 8006896:	e02c      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
 8006898:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800689c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	785b      	ldrb	r3, [r3, #1]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d124      	bne.n	80068f2 <USB_EPStartXfer+0x16e2>
 80068a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	461a      	mov	r2, r3
 80068ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068be:	4413      	add	r3, r2
 80068c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	011a      	lsls	r2, r3, #4
 80068d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80068d6:	4413      	add	r3, r2
 80068d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80068dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80068ea:	801a      	strh	r2, [r3, #0]
 80068ec:	e001      	b.n	80068f2 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e03a      	b.n	8006968 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80068f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006914:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006918:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800691c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006920:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006924:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006928:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800692c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006930:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006938:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006942:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	441a      	add	r2, r3
 800694e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800695a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800695e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006962:	b29b      	uxth	r3, r3
 8006964:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006972:	b480      	push	{r7}
 8006974:	b085      	sub	sp, #20
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
 800697a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	785b      	ldrb	r3, [r3, #1]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d020      	beq.n	80069c6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	b29b      	uxth	r3, r3
 8006992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006996:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800699a:	81bb      	strh	r3, [r7, #12]
 800699c:	89bb      	ldrh	r3, [r7, #12]
 800699e:	f083 0310 	eor.w	r3, r3, #16
 80069a2:	81bb      	strh	r3, [r7, #12]
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	441a      	add	r2, r3
 80069ae:	89bb      	ldrh	r3, [r7, #12]
 80069b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	8013      	strh	r3, [r2, #0]
 80069c4:	e01f      	b.n	8006a06 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4413      	add	r3, r2
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069dc:	81fb      	strh	r3, [r7, #14]
 80069de:	89fb      	ldrh	r3, [r7, #14]
 80069e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80069e4:	81fb      	strh	r3, [r7, #14]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	441a      	add	r2, r3
 80069f0:	89fb      	ldrh	r3, [r7, #14]
 80069f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3714      	adds	r7, #20
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	4770      	bx	lr

08006a12 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a12:	b480      	push	{r7}
 8006a14:	b087      	sub	sp, #28
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	7b1b      	ldrb	r3, [r3, #12]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f040 809d 	bne.w	8006b60 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	785b      	ldrb	r3, [r3, #1]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d04c      	beq.n	8006ac8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	823b      	strh	r3, [r7, #16]
 8006a3c:	8a3b      	ldrh	r3, [r7, #16]
 8006a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d01b      	beq.n	8006a7e <USB_EPClearStall+0x6c>
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4413      	add	r3, r2
 8006a50:	881b      	ldrh	r3, [r3, #0]
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a5c:	81fb      	strh	r3, [r7, #14]
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	441a      	add	r2, r3
 8006a68:	89fb      	ldrh	r3, [r7, #14]
 8006a6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	78db      	ldrb	r3, [r3, #3]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d06c      	beq.n	8006b60 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	4413      	add	r3, r2
 8006a90:	881b      	ldrh	r3, [r3, #0]
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a9c:	81bb      	strh	r3, [r7, #12]
 8006a9e:	89bb      	ldrh	r3, [r7, #12]
 8006aa0:	f083 0320 	eor.w	r3, r3, #32
 8006aa4:	81bb      	strh	r3, [r7, #12]
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	441a      	add	r2, r3
 8006ab0:	89bb      	ldrh	r3, [r7, #12]
 8006ab2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ab6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006aba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	8013      	strh	r3, [r2, #0]
 8006ac6:	e04b      	b.n	8006b60 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	4413      	add	r3, r2
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	82fb      	strh	r3, [r7, #22]
 8006ad6:	8afb      	ldrh	r3, [r7, #22]
 8006ad8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01b      	beq.n	8006b18 <USB_EPClearStall+0x106>
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af6:	82bb      	strh	r3, [r7, #20]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	441a      	add	r2, r3
 8006b02:	8abb      	ldrh	r3, [r7, #20]
 8006b04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b0c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	881b      	ldrh	r3, [r3, #0]
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b2e:	827b      	strh	r3, [r7, #18]
 8006b30:	8a7b      	ldrh	r3, [r7, #18]
 8006b32:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006b36:	827b      	strh	r3, [r7, #18]
 8006b38:	8a7b      	ldrh	r3, [r7, #18]
 8006b3a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b3e:	827b      	strh	r3, [r7, #18]
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	441a      	add	r2, r3
 8006b4a:	8a7b      	ldrh	r3, [r7, #18]
 8006b4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	371c      	adds	r7, #28
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bc80      	pop	{r7}
 8006b6a:	4770      	bx	lr

08006b6c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006b78:	78fb      	ldrb	r3, [r7, #3]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d103      	bne.n	8006b86 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2280      	movs	r2, #128	@ 0x80
 8006b82:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bc80      	pop	{r7}
 8006b90:	4770      	bx	lr

08006b92 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006b92:	b480      	push	{r7}
 8006b94:	b083      	sub	sp, #12
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bc80      	pop	{r7}
 8006ba4:	4770      	bx	lr

08006ba6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b083      	sub	sp, #12
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bc80      	pop	{r7}
 8006bb8:	4770      	bx	lr

08006bba <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b085      	sub	sp, #20
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3714      	adds	r7, #20
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bc80      	pop	{r7}
 8006bd6:	4770      	bx	lr

08006bd8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bc80      	pop	{r7}
 8006bec:	4770      	bx	lr

08006bee <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b08b      	sub	sp, #44	@ 0x2c
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	80fb      	strh	r3, [r7, #6]
 8006c00:	4613      	mov	r3, r2
 8006c02:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006c04:	88bb      	ldrh	r3, [r7, #4]
 8006c06:	3301      	adds	r3, #1
 8006c08:	085b      	lsrs	r3, r3, #1
 8006c0a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006c14:	88fb      	ldrh	r3, [r7, #6]
 8006c16:	005a      	lsls	r2, r3, #1
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c20:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c26:	e01f      	b.n	8006c68 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	3301      	adds	r3, #1
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	b21b      	sxth	r3, r3
 8006c36:	021b      	lsls	r3, r3, #8
 8006c38:	b21a      	sxth	r2, r3
 8006c3a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	b21b      	sxth	r3, r3
 8006c42:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	8a7a      	ldrh	r2, [r7, #18]
 8006c48:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006c4a:	6a3b      	ldr	r3, [r7, #32]
 8006c4c:	3302      	adds	r3, #2
 8006c4e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	3302      	adds	r3, #2
 8006c54:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c64:	3b01      	subs	r3, #1
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1dc      	bne.n	8006c28 <USB_WritePMA+0x3a>
  }
}
 8006c6e:	bf00      	nop
 8006c70:	bf00      	nop
 8006c72:	372c      	adds	r7, #44	@ 0x2c
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bc80      	pop	{r7}
 8006c78:	4770      	bx	lr

08006c7a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b08b      	sub	sp, #44	@ 0x2c
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	60f8      	str	r0, [r7, #12]
 8006c82:	60b9      	str	r1, [r7, #8]
 8006c84:	4611      	mov	r1, r2
 8006c86:	461a      	mov	r2, r3
 8006c88:	460b      	mov	r3, r1
 8006c8a:	80fb      	strh	r3, [r7, #6]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006c90:	88bb      	ldrh	r3, [r7, #4]
 8006c92:	085b      	lsrs	r3, r3, #1
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006ca0:	88fb      	ldrh	r3, [r7, #6]
 8006ca2:	005a      	lsls	r2, r3, #1
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	4413      	add	r3, r2
 8006ca8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006cac:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cb2:	e01b      	b.n	8006cec <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006cb4:	6a3b      	ldr	r3, [r7, #32]
 8006cb6:	881b      	ldrh	r3, [r3, #0]
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	3302      	adds	r3, #2
 8006cc0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	b2da      	uxtb	r2, r3
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	0a1b      	lsrs	r3, r3, #8
 8006cd4:	b2da      	uxtb	r2, r3
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006ce0:	6a3b      	ldr	r3, [r7, #32]
 8006ce2:	3302      	adds	r3, #2
 8006ce4:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	3b01      	subs	r3, #1
 8006cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e0      	bne.n	8006cb4 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006cf2:	88bb      	ldrh	r3, [r7, #4]
 8006cf4:	f003 0301 	and.w	r3, r3, #1
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d007      	beq.n	8006d0e <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	881b      	ldrh	r3, [r3, #0]
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	701a      	strb	r2, [r3, #0]
  }
}
 8006d0e:	bf00      	nop
 8006d10:	372c      	adds	r7, #44	@ 0x2c
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr

08006d18 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	460b      	mov	r3, r1
 8006d22:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	7c1b      	ldrb	r3, [r3, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d115      	bne.n	8006d5c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006d30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d34:	2202      	movs	r2, #2
 8006d36:	2181      	movs	r1, #129	@ 0x81
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f001 feee 	bl	8008b1a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006d44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d48:	2202      	movs	r2, #2
 8006d4a:	2101      	movs	r1, #1
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f001 fee4 	bl	8008b1a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8006d5a:	e012      	b.n	8006d82 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006d5c:	2340      	movs	r3, #64	@ 0x40
 8006d5e:	2202      	movs	r2, #2
 8006d60:	2181      	movs	r1, #129	@ 0x81
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f001 fed9 	bl	8008b1a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006d6e:	2340      	movs	r3, #64	@ 0x40
 8006d70:	2202      	movs	r2, #2
 8006d72:	2101      	movs	r1, #1
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f001 fed0 	bl	8008b1a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006d82:	2308      	movs	r3, #8
 8006d84:	2203      	movs	r2, #3
 8006d86:	2182      	movs	r1, #130	@ 0x82
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f001 fec6 	bl	8008b1a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006d94:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006d98:	f001 ffe6 	bl	8008d68 <USBD_static_malloc>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d102      	bne.n	8006db4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006dae:	2301      	movs	r3, #1
 8006db0:	73fb      	strb	r3, [r7, #15]
 8006db2:	e026      	b.n	8006e02 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dba:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	7c1b      	ldrb	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d109      	bne.n	8006df2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006de4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006de8:	2101      	movs	r1, #1
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f001 ff85 	bl	8008cfa <USBD_LL_PrepareReceive>
 8006df0:	e007      	b.n	8006e02 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006df8:	2340      	movs	r3, #64	@ 0x40
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f001 ff7c 	bl	8008cfa <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8006e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	460b      	mov	r3, r1
 8006e16:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006e1c:	2181      	movs	r1, #129	@ 0x81
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f001 fea1 	bl	8008b66 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006e2a:	2101      	movs	r1, #1
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f001 fe9a 	bl	8008b66 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006e3a:	2182      	movs	r1, #130	@ 0x82
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f001 fe92 	bl	8008b66 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00e      	beq.n	8006e70 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 ff8c 	bl	8008d80 <USBD_static_free>
    pdev->pClassData = NULL;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8006e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3710      	adds	r7, #16
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006e7a:	b580      	push	{r7, lr}
 8006e7c:	b086      	sub	sp, #24
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
 8006e82:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006e8a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006e90:	2300      	movs	r3, #0
 8006e92:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d039      	beq.n	8006f18 <USBD_CDC_Setup+0x9e>
 8006ea4:	2b20      	cmp	r3, #32
 8006ea6:	d17f      	bne.n	8006fa8 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	88db      	ldrh	r3, [r3, #6]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d029      	beq.n	8006f04 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b25b      	sxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	da11      	bge.n	8006ede <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8006ec6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	88d2      	ldrh	r2, [r2, #6]
 8006ecc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006ece:	6939      	ldr	r1, [r7, #16]
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	88db      	ldrh	r3, [r3, #6]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f001 fa06 	bl	80082e8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8006edc:	e06b      	b.n	8006fb6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	785a      	ldrb	r2, [r3, #1]
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	88db      	ldrh	r3, [r3, #6]
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006ef4:	6939      	ldr	r1, [r7, #16]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	88db      	ldrh	r3, [r3, #6]
 8006efa:	461a      	mov	r2, r3
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f001 fa21 	bl	8008344 <USBD_CtlPrepareRx>
      break;
 8006f02:	e058      	b.n	8006fb6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	7850      	ldrb	r0, [r2, #1]
 8006f10:	2200      	movs	r2, #0
 8006f12:	6839      	ldr	r1, [r7, #0]
 8006f14:	4798      	blx	r3
      break;
 8006f16:	e04e      	b.n	8006fb6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	785b      	ldrb	r3, [r3, #1]
 8006f1c:	2b0b      	cmp	r3, #11
 8006f1e:	d02e      	beq.n	8006f7e <USBD_CDC_Setup+0x104>
 8006f20:	2b0b      	cmp	r3, #11
 8006f22:	dc38      	bgt.n	8006f96 <USBD_CDC_Setup+0x11c>
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <USBD_CDC_Setup+0xb4>
 8006f28:	2b0a      	cmp	r3, #10
 8006f2a:	d014      	beq.n	8006f56 <USBD_CDC_Setup+0xdc>
 8006f2c:	e033      	b.n	8006f96 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f34:	2b03      	cmp	r3, #3
 8006f36:	d107      	bne.n	8006f48 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006f38:	f107 030c 	add.w	r3, r7, #12
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f001 f9d1 	bl	80082e8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006f46:	e02e      	b.n	8006fa6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006f48:	6839      	ldr	r1, [r7, #0]
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f001 f962 	bl	8008214 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f50:	2302      	movs	r3, #2
 8006f52:	75fb      	strb	r3, [r7, #23]
          break;
 8006f54:	e027      	b.n	8006fa6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f5c:	2b03      	cmp	r3, #3
 8006f5e:	d107      	bne.n	8006f70 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006f60:	f107 030f 	add.w	r3, r7, #15
 8006f64:	2201      	movs	r2, #1
 8006f66:	4619      	mov	r1, r3
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f001 f9bd 	bl	80082e8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006f6e:	e01a      	b.n	8006fa6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006f70:	6839      	ldr	r1, [r7, #0]
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f001 f94e 	bl	8008214 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f78:	2302      	movs	r3, #2
 8006f7a:	75fb      	strb	r3, [r7, #23]
          break;
 8006f7c:	e013      	b.n	8006fa6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f84:	2b03      	cmp	r3, #3
 8006f86:	d00d      	beq.n	8006fa4 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006f88:	6839      	ldr	r1, [r7, #0]
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 f942 	bl	8008214 <USBD_CtlError>
            ret = USBD_FAIL;
 8006f90:	2302      	movs	r3, #2
 8006f92:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006f94:	e006      	b.n	8006fa4 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f001 f93b 	bl	8008214 <USBD_CtlError>
          ret = USBD_FAIL;
 8006f9e:	2302      	movs	r3, #2
 8006fa0:	75fb      	strb	r3, [r7, #23]
          break;
 8006fa2:	e000      	b.n	8006fa6 <USBD_CDC_Setup+0x12c>
          break;
 8006fa4:	bf00      	nop
      }
      break;
 8006fa6:	e006      	b.n	8006fb6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006fa8:	6839      	ldr	r1, [r7, #0]
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f001 f932 	bl	8008214 <USBD_CtlError>
      ret = USBD_FAIL;
 8006fb0:	2302      	movs	r3, #2
 8006fb2:	75fb      	strb	r3, [r7, #23]
      break;
 8006fb4:	bf00      	nop
  }

  return ret;
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3718      	adds	r7, #24
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	460b      	mov	r3, r1
 8006fca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fd2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8006fda:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d03a      	beq.n	800705c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006fe6:	78fa      	ldrb	r2, [r7, #3]
 8006fe8:	6879      	ldr	r1, [r7, #4]
 8006fea:	4613      	mov	r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	4413      	add	r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	440b      	add	r3, r1
 8006ff4:	331c      	adds	r3, #28
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d029      	beq.n	8007050 <USBD_CDC_DataIn+0x90>
 8006ffc:	78fa      	ldrb	r2, [r7, #3]
 8006ffe:	6879      	ldr	r1, [r7, #4]
 8007000:	4613      	mov	r3, r2
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	4413      	add	r3, r2
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	440b      	add	r3, r1
 800700a:	331c      	adds	r3, #28
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	78f9      	ldrb	r1, [r7, #3]
 8007010:	68b8      	ldr	r0, [r7, #8]
 8007012:	460b      	mov	r3, r1
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	440b      	add	r3, r1
 8007018:	00db      	lsls	r3, r3, #3
 800701a:	4403      	add	r3, r0
 800701c:	3320      	adds	r3, #32
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	fbb2 f1f3 	udiv	r1, r2, r3
 8007024:	fb01 f303 	mul.w	r3, r1, r3
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d110      	bne.n	8007050 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800702e:	78fa      	ldrb	r2, [r7, #3]
 8007030:	6879      	ldr	r1, [r7, #4]
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	440b      	add	r3, r1
 800703c:	331c      	adds	r3, #28
 800703e:	2200      	movs	r2, #0
 8007040:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007042:	78f9      	ldrb	r1, [r7, #3]
 8007044:	2300      	movs	r3, #0
 8007046:	2200      	movs	r2, #0
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f001 fe33 	bl	8008cb4 <USBD_LL_Transmit>
 800704e:	e003      	b.n	8007058 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007058:	2300      	movs	r3, #0
 800705a:	e000      	b.n	800705e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800705c:	2302      	movs	r3, #2
  }
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b084      	sub	sp, #16
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	460b      	mov	r3, r1
 8007070:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007078:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800707a:	78fb      	ldrb	r3, [r7, #3]
 800707c:	4619      	mov	r1, r3
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f001 fe5e 	bl	8008d40 <USBD_LL_GetRxDataSize>
 8007084:	4602      	mov	r2, r0
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00d      	beq.n	80070b2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80070aa:	4611      	mov	r1, r2
 80070ac:	4798      	blx	r3

    return USBD_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e000      	b.n	80070b4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80070b2:	2302      	movs	r3, #2
  }
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b084      	sub	sp, #16
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070ca:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d014      	beq.n	8007100 <USBD_CDC_EP0_RxReady+0x44>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80070dc:	2bff      	cmp	r3, #255	@ 0xff
 80070de:	d00f      	beq.n	8007100 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80070ee:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80070f6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	22ff      	movs	r2, #255	@ 0xff
 80070fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
	...

0800710c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2243      	movs	r2, #67	@ 0x43
 8007118:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800711a:	4b03      	ldr	r3, [pc, #12]	@ (8007128 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800711c:	4618      	mov	r0, r3
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	bc80      	pop	{r7}
 8007124:	4770      	bx	lr
 8007126:	bf00      	nop
 8007128:	20000094 	.word	0x20000094

0800712c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2243      	movs	r2, #67	@ 0x43
 8007138:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800713a:	4b03      	ldr	r3, [pc, #12]	@ (8007148 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800713c:	4618      	mov	r0, r3
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20000050 	.word	0x20000050

0800714c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2243      	movs	r2, #67	@ 0x43
 8007158:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800715a:	4b03      	ldr	r3, [pc, #12]	@ (8007168 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800715c:	4618      	mov	r0, r3
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	bc80      	pop	{r7}
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	200000d8 	.word	0x200000d8

0800716c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	220a      	movs	r2, #10
 8007178:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800717a:	4b03      	ldr	r3, [pc, #12]	@ (8007188 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800717c:	4618      	mov	r0, r3
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	bc80      	pop	{r7}
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	2000000c 	.word	0x2000000c

0800718c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007196:	2302      	movs	r3, #2
 8007198:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d005      	beq.n	80071ac <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80071ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3714      	adds	r7, #20
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bc80      	pop	{r7}
 80071b6:	4770      	bx	lr

080071b8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	4613      	mov	r3, r2
 80071c4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071cc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80071d6:	88fa      	ldrh	r2, [r7, #6]
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	371c      	adds	r7, #28
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bc80      	pop	{r7}
 80071e8:	4770      	bx	lr

080071ea <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b085      	sub	sp, #20
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
 80071f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071fa:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	bc80      	pop	{r7}
 800720e:	4770      	bx	lr

08007210 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800721e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007226:	2b00      	cmp	r3, #0
 8007228:	d01c      	beq.n	8007264 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007230:	2b00      	cmp	r3, #0
 8007232:	d115      	bne.n	8007260 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2201      	movs	r2, #1
 8007238:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007252:	b29b      	uxth	r3, r3
 8007254:	2181      	movs	r1, #129	@ 0x81
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f001 fd2c 	bl	8008cb4 <USBD_LL_Transmit>

      return USBD_OK;
 800725c:	2300      	movs	r3, #0
 800725e:	e002      	b.n	8007266 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007260:	2301      	movs	r3, #1
 8007262:	e000      	b.n	8007266 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007264:	2302      	movs	r3, #2
  }
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b084      	sub	sp, #16
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800727c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d017      	beq.n	80072b8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	7c1b      	ldrb	r3, [r3, #16]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d109      	bne.n	80072a4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007296:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800729a:	2101      	movs	r1, #1
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f001 fd2c 	bl	8008cfa <USBD_LL_PrepareReceive>
 80072a2:	e007      	b.n	80072b4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80072aa:	2340      	movs	r3, #64	@ 0x40
 80072ac:	2101      	movs	r1, #1
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f001 fd23 	bl	8008cfa <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	e000      	b.n	80072ba <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80072b8:	2302      	movs	r3, #2
  }
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3710      	adds	r7, #16
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b084      	sub	sp, #16
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	60f8      	str	r0, [r7, #12]
 80072ca:	60b9      	str	r1, [r7, #8]
 80072cc:	4613      	mov	r3, r2
 80072ce:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80072d6:	2302      	movs	r3, #2
 80072d8:	e01a      	b.n	8007310 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d003      	beq.n	80072ec <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d003      	beq.n	80072fa <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	79fa      	ldrb	r2, [r7, #7]
 8007306:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f001 fb91 	bl	8008a30 <USBD_LL_Init>

  return USBD_OK;
 800730e:	2300      	movs	r3, #0
}
 8007310:	4618      	mov	r0, r3
 8007312:	3710      	adds	r7, #16
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007322:	2300      	movs	r3, #0
 8007324:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d006      	beq.n	800733a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	73fb      	strb	r3, [r7, #15]
 8007338:	e001      	b.n	800733e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800733a:	2302      	movs	r3, #2
 800733c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800733e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr

0800734a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b082      	sub	sp, #8
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f001 fbc6 	bl	8008ae4 <USBD_LL_Start>

  return USBD_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007362:	b480      	push	{r7}
 8007364:	b083      	sub	sp, #12
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	bc80      	pop	{r7}
 8007374:	4770      	bx	lr

08007376 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
 800737e:	460b      	mov	r3, r1
 8007380:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007382:	2302      	movs	r3, #2
 8007384:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00c      	beq.n	80073aa <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	78fa      	ldrb	r2, [r7, #3]
 800739a:	4611      	mov	r1, r2
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	4798      	blx	r3
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	460b      	mov	r3, r1
 80073be:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	78fa      	ldrb	r2, [r7, #3]
 80073ca:	4611      	mov	r1, r2
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	4798      	blx	r3

  return USBD_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3708      	adds	r7, #8
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80073da:	b580      	push	{r7, lr}
 80073dc:	b082      	sub	sp, #8
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80073ea:	6839      	ldr	r1, [r7, #0]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f000 fed8 	bl	80081a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2201      	movs	r2, #1
 80073f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007400:	461a      	mov	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800740e:	f003 031f 	and.w	r3, r3, #31
 8007412:	2b02      	cmp	r3, #2
 8007414:	d016      	beq.n	8007444 <USBD_LL_SetupStage+0x6a>
 8007416:	2b02      	cmp	r3, #2
 8007418:	d81c      	bhi.n	8007454 <USBD_LL_SetupStage+0x7a>
 800741a:	2b00      	cmp	r3, #0
 800741c:	d002      	beq.n	8007424 <USBD_LL_SetupStage+0x4a>
 800741e:	2b01      	cmp	r3, #1
 8007420:	d008      	beq.n	8007434 <USBD_LL_SetupStage+0x5a>
 8007422:	e017      	b.n	8007454 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800742a:	4619      	mov	r1, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f9cb 	bl	80077c8 <USBD_StdDevReq>
      break;
 8007432:	e01a      	b.n	800746a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800743a:	4619      	mov	r1, r3
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 fa2d 	bl	800789c <USBD_StdItfReq>
      break;
 8007442:	e012      	b.n	800746a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800744a:	4619      	mov	r1, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fa6d 	bl	800792c <USBD_StdEPReq>
      break;
 8007452:	e00a      	b.n	800746a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800745a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800745e:	b2db      	uxtb	r3, r3
 8007460:	4619      	mov	r1, r3
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f001 fb9e 	bl	8008ba4 <USBD_LL_StallEP>
      break;
 8007468:	bf00      	nop
  }

  return USBD_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3708      	adds	r7, #8
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	460b      	mov	r3, r1
 800747e:	607a      	str	r2, [r7, #4]
 8007480:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007482:	7afb      	ldrb	r3, [r7, #11]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d14b      	bne.n	8007520 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800748e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007496:	2b03      	cmp	r3, #3
 8007498:	d134      	bne.n	8007504 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d919      	bls.n	80074da <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	1ad2      	subs	r2, r2, r3
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	68da      	ldr	r2, [r3, #12]
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80074bc:	429a      	cmp	r2, r3
 80074be:	d203      	bcs.n	80074c8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	e002      	b.n	80074ce <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	461a      	mov	r2, r3
 80074d0:	6879      	ldr	r1, [r7, #4]
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 ff54 	bl	8008380 <USBD_CtlContinueRx>
 80074d8:	e038      	b.n	800754c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00a      	beq.n	80074fc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80074ec:	2b03      	cmp	r3, #3
 80074ee:	d105      	bne.n	80074fc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 ff51 	bl	80083a4 <USBD_CtlSendStatus>
 8007502:	e023      	b.n	800754c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800750a:	2b05      	cmp	r3, #5
 800750c:	d11e      	bne.n	800754c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007516:	2100      	movs	r1, #0
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f001 fb43 	bl	8008ba4 <USBD_LL_StallEP>
 800751e:	e015      	b.n	800754c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00d      	beq.n	8007548 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007532:	2b03      	cmp	r3, #3
 8007534:	d108      	bne.n	8007548 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	7afa      	ldrb	r2, [r7, #11]
 8007540:	4611      	mov	r1, r2
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	4798      	blx	r3
 8007546:	e001      	b.n	800754c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007548:	2302      	movs	r3, #2
 800754a:	e000      	b.n	800754e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b086      	sub	sp, #24
 800755a:	af00      	add	r7, sp, #0
 800755c:	60f8      	str	r0, [r7, #12]
 800755e:	460b      	mov	r3, r1
 8007560:	607a      	str	r2, [r7, #4]
 8007562:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007564:	7afb      	ldrb	r3, [r7, #11]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d17f      	bne.n	800766a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	3314      	adds	r3, #20
 800756e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007576:	2b02      	cmp	r3, #2
 8007578:	d15c      	bne.n	8007634 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	68da      	ldr	r2, [r3, #12]
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	691b      	ldr	r3, [r3, #16]
 8007582:	429a      	cmp	r2, r3
 8007584:	d915      	bls.n	80075b2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	1ad2      	subs	r2, r2, r3
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	b29b      	uxth	r3, r3
 800759a:	461a      	mov	r2, r3
 800759c:	6879      	ldr	r1, [r7, #4]
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f000 febe 	bl	8008320 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075a4:	2300      	movs	r3, #0
 80075a6:	2200      	movs	r2, #0
 80075a8:	2100      	movs	r1, #0
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f001 fba5 	bl	8008cfa <USBD_LL_PrepareReceive>
 80075b0:	e04e      	b.n	8007650 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	697a      	ldr	r2, [r7, #20]
 80075b8:	6912      	ldr	r2, [r2, #16]
 80075ba:	fbb3 f1f2 	udiv	r1, r3, r2
 80075be:	fb01 f202 	mul.w	r2, r1, r2
 80075c2:	1a9b      	subs	r3, r3, r2
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d11c      	bne.n	8007602 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	689a      	ldr	r2, [r3, #8]
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d316      	bcc.n	8007602 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80075de:	429a      	cmp	r2, r3
 80075e0:	d20f      	bcs.n	8007602 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80075e2:	2200      	movs	r2, #0
 80075e4:	2100      	movs	r1, #0
 80075e6:	68f8      	ldr	r0, [r7, #12]
 80075e8:	f000 fe9a 	bl	8008320 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075f4:	2300      	movs	r3, #0
 80075f6:	2200      	movs	r2, #0
 80075f8:	2100      	movs	r1, #0
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f001 fb7d 	bl	8008cfa <USBD_LL_PrepareReceive>
 8007600:	e026      	b.n	8007650 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00a      	beq.n	8007624 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007614:	2b03      	cmp	r3, #3
 8007616:	d105      	bne.n	8007624 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007624:	2180      	movs	r1, #128	@ 0x80
 8007626:	68f8      	ldr	r0, [r7, #12]
 8007628:	f001 fabc 	bl	8008ba4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 fecc 	bl	80083ca <USBD_CtlReceiveStatus>
 8007632:	e00d      	b.n	8007650 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800763a:	2b04      	cmp	r3, #4
 800763c:	d004      	beq.n	8007648 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007644:	2b00      	cmp	r3, #0
 8007646:	d103      	bne.n	8007650 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007648:	2180      	movs	r1, #128	@ 0x80
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f001 faaa 	bl	8008ba4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007656:	2b01      	cmp	r3, #1
 8007658:	d11d      	bne.n	8007696 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f7ff fe81 	bl	8007362 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007668:	e015      	b.n	8007696 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00d      	beq.n	8007692 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800767c:	2b03      	cmp	r3, #3
 800767e:	d108      	bne.n	8007692 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	7afa      	ldrb	r2, [r7, #11]
 800768a:	4611      	mov	r1, r2
 800768c:	68f8      	ldr	r0, [r7, #12]
 800768e:	4798      	blx	r3
 8007690:	e001      	b.n	8007696 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007692:	2302      	movs	r3, #2
 8007694:	e000      	b.n	8007698 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80076a8:	2340      	movs	r3, #64	@ 0x40
 80076aa:	2200      	movs	r2, #0
 80076ac:	2100      	movs	r1, #0
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f001 fa33 	bl	8008b1a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2240      	movs	r2, #64	@ 0x40
 80076c0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80076c4:	2340      	movs	r3, #64	@ 0x40
 80076c6:	2200      	movs	r2, #0
 80076c8:	2180      	movs	r1, #128	@ 0x80
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f001 fa25 	bl	8008b1a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2240      	movs	r2, #64	@ 0x40
 80076da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007700:	2b00      	cmp	r3, #0
 8007702:	d009      	beq.n	8007718 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	6852      	ldr	r2, [r2, #4]
 8007710:	b2d2      	uxtb	r2, r2
 8007712:	4611      	mov	r1, r2
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	4798      	blx	r3
  }

  return USBD_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}

08007722 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007722:	b480      	push	{r7}
 8007724:	b083      	sub	sp, #12
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
 800772a:	460b      	mov	r3, r1
 800772c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	78fa      	ldrb	r2, [r7, #3]
 8007732:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	bc80      	pop	{r7}
 800773e:	4770      	bx	lr

08007740 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2204      	movs	r2, #4
 8007758:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr

08007768 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007776:	2b04      	cmp	r3, #4
 8007778:	d105      	bne.n	8007786 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	bc80      	pop	{r7}
 8007790:	4770      	bx	lr

08007792 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b082      	sub	sp, #8
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077a0:	2b03      	cmp	r3, #3
 80077a2:	d10b      	bne.n	80077bc <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077aa:	69db      	ldr	r3, [r3, #28]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d005      	beq.n	80077bc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077b6:	69db      	ldr	r3, [r3, #28]
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3708      	adds	r7, #8
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
	...

080077c8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80077de:	2b40      	cmp	r3, #64	@ 0x40
 80077e0:	d005      	beq.n	80077ee <USBD_StdDevReq+0x26>
 80077e2:	2b40      	cmp	r3, #64	@ 0x40
 80077e4:	d84f      	bhi.n	8007886 <USBD_StdDevReq+0xbe>
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d009      	beq.n	80077fe <USBD_StdDevReq+0x36>
 80077ea:	2b20      	cmp	r3, #32
 80077ec:	d14b      	bne.n	8007886 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	6839      	ldr	r1, [r7, #0]
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	4798      	blx	r3
      break;
 80077fc:	e048      	b.n	8007890 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	785b      	ldrb	r3, [r3, #1]
 8007802:	2b09      	cmp	r3, #9
 8007804:	d839      	bhi.n	800787a <USBD_StdDevReq+0xb2>
 8007806:	a201      	add	r2, pc, #4	@ (adr r2, 800780c <USBD_StdDevReq+0x44>)
 8007808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780c:	0800785d 	.word	0x0800785d
 8007810:	08007871 	.word	0x08007871
 8007814:	0800787b 	.word	0x0800787b
 8007818:	08007867 	.word	0x08007867
 800781c:	0800787b 	.word	0x0800787b
 8007820:	0800783f 	.word	0x0800783f
 8007824:	08007835 	.word	0x08007835
 8007828:	0800787b 	.word	0x0800787b
 800782c:	08007853 	.word	0x08007853
 8007830:	08007849 	.word	0x08007849
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007834:	6839      	ldr	r1, [r7, #0]
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f9dc 	bl	8007bf4 <USBD_GetDescriptor>
          break;
 800783c:	e022      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800783e:	6839      	ldr	r1, [r7, #0]
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 fb3f 	bl	8007ec4 <USBD_SetAddress>
          break;
 8007846:	e01d      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007848:	6839      	ldr	r1, [r7, #0]
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fb7e 	bl	8007f4c <USBD_SetConfig>
          break;
 8007850:	e018      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007852:	6839      	ldr	r1, [r7, #0]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 fc07 	bl	8008068 <USBD_GetConfig>
          break;
 800785a:	e013      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800785c:	6839      	ldr	r1, [r7, #0]
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 fc37 	bl	80080d2 <USBD_GetStatus>
          break;
 8007864:	e00e      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007866:	6839      	ldr	r1, [r7, #0]
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 fc65 	bl	8008138 <USBD_SetFeature>
          break;
 800786e:	e009      	b.n	8007884 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007870:	6839      	ldr	r1, [r7, #0]
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fc74 	bl	8008160 <USBD_ClrFeature>
          break;
 8007878:	e004      	b.n	8007884 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800787a:	6839      	ldr	r1, [r7, #0]
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 fcc9 	bl	8008214 <USBD_CtlError>
          break;
 8007882:	bf00      	nop
      }
      break;
 8007884:	e004      	b.n	8007890 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007886:	6839      	ldr	r1, [r7, #0]
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 fcc3 	bl	8008214 <USBD_CtlError>
      break;
 800788e:	bf00      	nop
  }

  return ret;
 8007890:	7bfb      	ldrb	r3, [r7, #15]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop

0800789c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078a6:	2300      	movs	r3, #0
 80078a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078b2:	2b40      	cmp	r3, #64	@ 0x40
 80078b4:	d005      	beq.n	80078c2 <USBD_StdItfReq+0x26>
 80078b6:	2b40      	cmp	r3, #64	@ 0x40
 80078b8:	d82e      	bhi.n	8007918 <USBD_StdItfReq+0x7c>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <USBD_StdItfReq+0x26>
 80078be:	2b20      	cmp	r3, #32
 80078c0:	d12a      	bne.n	8007918 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078c8:	3b01      	subs	r3, #1
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	d81d      	bhi.n	800790a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	889b      	ldrh	r3, [r3, #4]
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d813      	bhi.n	8007900 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	6839      	ldr	r1, [r7, #0]
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	4798      	blx	r3
 80078e6:	4603      	mov	r3, r0
 80078e8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	88db      	ldrh	r3, [r3, #6]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d110      	bne.n	8007914 <USBD_StdItfReq+0x78>
 80078f2:	7bfb      	ldrb	r3, [r7, #15]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10d      	bne.n	8007914 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 fd53 	bl	80083a4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80078fe:	e009      	b.n	8007914 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007900:	6839      	ldr	r1, [r7, #0]
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 fc86 	bl	8008214 <USBD_CtlError>
          break;
 8007908:	e004      	b.n	8007914 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fc81 	bl	8008214 <USBD_CtlError>
          break;
 8007912:	e000      	b.n	8007916 <USBD_StdItfReq+0x7a>
          break;
 8007914:	bf00      	nop
      }
      break;
 8007916:	e004      	b.n	8007922 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007918:	6839      	ldr	r1, [r7, #0]
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fc7a 	bl	8008214 <USBD_CtlError>
      break;
 8007920:	bf00      	nop
  }

  return USBD_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3710      	adds	r7, #16
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	889b      	ldrh	r3, [r3, #4]
 800793e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007948:	2b40      	cmp	r3, #64	@ 0x40
 800794a:	d007      	beq.n	800795c <USBD_StdEPReq+0x30>
 800794c:	2b40      	cmp	r3, #64	@ 0x40
 800794e:	f200 8146 	bhi.w	8007bde <USBD_StdEPReq+0x2b2>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <USBD_StdEPReq+0x40>
 8007956:	2b20      	cmp	r3, #32
 8007958:	f040 8141 	bne.w	8007bde <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	6839      	ldr	r1, [r7, #0]
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	4798      	blx	r3
      break;
 800796a:	e13d      	b.n	8007be8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007974:	2b20      	cmp	r3, #32
 8007976:	d10a      	bne.n	800798e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	6839      	ldr	r1, [r7, #0]
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	4798      	blx	r3
 8007986:	4603      	mov	r3, r0
 8007988:	73fb      	strb	r3, [r7, #15]

        return ret;
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	e12d      	b.n	8007bea <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	785b      	ldrb	r3, [r3, #1]
 8007992:	2b03      	cmp	r3, #3
 8007994:	d007      	beq.n	80079a6 <USBD_StdEPReq+0x7a>
 8007996:	2b03      	cmp	r3, #3
 8007998:	f300 811b 	bgt.w	8007bd2 <USBD_StdEPReq+0x2a6>
 800799c:	2b00      	cmp	r3, #0
 800799e:	d072      	beq.n	8007a86 <USBD_StdEPReq+0x15a>
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d03a      	beq.n	8007a1a <USBD_StdEPReq+0xee>
 80079a4:	e115      	b.n	8007bd2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d002      	beq.n	80079b6 <USBD_StdEPReq+0x8a>
 80079b0:	2b03      	cmp	r3, #3
 80079b2:	d015      	beq.n	80079e0 <USBD_StdEPReq+0xb4>
 80079b4:	e02b      	b.n	8007a0e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079b6:	7bbb      	ldrb	r3, [r7, #14]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00c      	beq.n	80079d6 <USBD_StdEPReq+0xaa>
 80079bc:	7bbb      	ldrb	r3, [r7, #14]
 80079be:	2b80      	cmp	r3, #128	@ 0x80
 80079c0:	d009      	beq.n	80079d6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80079c2:	7bbb      	ldrb	r3, [r7, #14]
 80079c4:	4619      	mov	r1, r3
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f001 f8ec 	bl	8008ba4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80079cc:	2180      	movs	r1, #128	@ 0x80
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f001 f8e8 	bl	8008ba4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80079d4:	e020      	b.n	8007a18 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80079d6:	6839      	ldr	r1, [r7, #0]
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 fc1b 	bl	8008214 <USBD_CtlError>
              break;
 80079de:	e01b      	b.n	8007a18 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	885b      	ldrh	r3, [r3, #2]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10e      	bne.n	8007a06 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80079e8:	7bbb      	ldrb	r3, [r7, #14]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00b      	beq.n	8007a06 <USBD_StdEPReq+0xda>
 80079ee:	7bbb      	ldrb	r3, [r7, #14]
 80079f0:	2b80      	cmp	r3, #128	@ 0x80
 80079f2:	d008      	beq.n	8007a06 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	88db      	ldrh	r3, [r3, #6]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d104      	bne.n	8007a06 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80079fc:	7bbb      	ldrb	r3, [r7, #14]
 80079fe:	4619      	mov	r1, r3
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f001 f8cf 	bl	8008ba4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fccc 	bl	80083a4 <USBD_CtlSendStatus>

              break;
 8007a0c:	e004      	b.n	8007a18 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007a0e:	6839      	ldr	r1, [r7, #0]
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 fbff 	bl	8008214 <USBD_CtlError>
              break;
 8007a16:	bf00      	nop
          }
          break;
 8007a18:	e0e0      	b.n	8007bdc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d002      	beq.n	8007a2a <USBD_StdEPReq+0xfe>
 8007a24:	2b03      	cmp	r3, #3
 8007a26:	d015      	beq.n	8007a54 <USBD_StdEPReq+0x128>
 8007a28:	e026      	b.n	8007a78 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a2a:	7bbb      	ldrb	r3, [r7, #14]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00c      	beq.n	8007a4a <USBD_StdEPReq+0x11e>
 8007a30:	7bbb      	ldrb	r3, [r7, #14]
 8007a32:	2b80      	cmp	r3, #128	@ 0x80
 8007a34:	d009      	beq.n	8007a4a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007a36:	7bbb      	ldrb	r3, [r7, #14]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f001 f8b2 	bl	8008ba4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007a40:	2180      	movs	r1, #128	@ 0x80
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 f8ae 	bl	8008ba4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007a48:	e01c      	b.n	8007a84 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007a4a:	6839      	ldr	r1, [r7, #0]
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 fbe1 	bl	8008214 <USBD_CtlError>
              break;
 8007a52:	e017      	b.n	8007a84 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	885b      	ldrh	r3, [r3, #2]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d112      	bne.n	8007a82 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007a5c:	7bbb      	ldrb	r3, [r7, #14]
 8007a5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d004      	beq.n	8007a70 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007a66:	7bbb      	ldrb	r3, [r7, #14]
 8007a68:	4619      	mov	r1, r3
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f001 f8b9 	bl	8008be2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fc97 	bl	80083a4 <USBD_CtlSendStatus>
              }
              break;
 8007a76:	e004      	b.n	8007a82 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007a78:	6839      	ldr	r1, [r7, #0]
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fbca 	bl	8008214 <USBD_CtlError>
              break;
 8007a80:	e000      	b.n	8007a84 <USBD_StdEPReq+0x158>
              break;
 8007a82:	bf00      	nop
          }
          break;
 8007a84:	e0aa      	b.n	8007bdc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d002      	beq.n	8007a96 <USBD_StdEPReq+0x16a>
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d032      	beq.n	8007afa <USBD_StdEPReq+0x1ce>
 8007a94:	e097      	b.n	8007bc6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a96:	7bbb      	ldrb	r3, [r7, #14]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d007      	beq.n	8007aac <USBD_StdEPReq+0x180>
 8007a9c:	7bbb      	ldrb	r3, [r7, #14]
 8007a9e:	2b80      	cmp	r3, #128	@ 0x80
 8007aa0:	d004      	beq.n	8007aac <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007aa2:	6839      	ldr	r1, [r7, #0]
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fbb5 	bl	8008214 <USBD_CtlError>
                break;
 8007aaa:	e091      	b.n	8007bd0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007aac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	da0b      	bge.n	8007acc <USBD_StdEPReq+0x1a0>
 8007ab4:	7bbb      	ldrb	r3, [r7, #14]
 8007ab6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007aba:	4613      	mov	r3, r2
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	4413      	add	r3, r2
 8007ac0:	009b      	lsls	r3, r3, #2
 8007ac2:	3310      	adds	r3, #16
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	3304      	adds	r3, #4
 8007aca:	e00b      	b.n	8007ae4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007acc:	7bbb      	ldrb	r3, [r7, #14]
 8007ace:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ad2:	4613      	mov	r3, r2
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	4413      	add	r3, r2
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	2202      	movs	r2, #2
 8007af0:	4619      	mov	r1, r3
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 fbf8 	bl	80082e8 <USBD_CtlSendData>
              break;
 8007af8:	e06a      	b.n	8007bd0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007afa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	da11      	bge.n	8007b26 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	f003 020f 	and.w	r2, r3, #15
 8007b08:	6879      	ldr	r1, [r7, #4]
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4413      	add	r3, r2
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	440b      	add	r3, r1
 8007b14:	3318      	adds	r3, #24
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d117      	bne.n	8007b4c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007b1c:	6839      	ldr	r1, [r7, #0]
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 fb78 	bl	8008214 <USBD_CtlError>
                  break;
 8007b24:	e054      	b.n	8007bd0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007b26:	7bbb      	ldrb	r3, [r7, #14]
 8007b28:	f003 020f 	and.w	r2, r3, #15
 8007b2c:	6879      	ldr	r1, [r7, #4]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	4413      	add	r3, r2
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	440b      	add	r3, r1
 8007b38:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d104      	bne.n	8007b4c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007b42:	6839      	ldr	r1, [r7, #0]
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 fb65 	bl	8008214 <USBD_CtlError>
                  break;
 8007b4a:	e041      	b.n	8007bd0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	da0b      	bge.n	8007b6c <USBD_StdEPReq+0x240>
 8007b54:	7bbb      	ldrb	r3, [r7, #14]
 8007b56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	3310      	adds	r3, #16
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	4413      	add	r3, r2
 8007b68:	3304      	adds	r3, #4
 8007b6a:	e00b      	b.n	8007b84 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b6c:	7bbb      	ldrb	r3, [r7, #14]
 8007b6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b72:	4613      	mov	r3, r2
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	4413      	add	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	4413      	add	r3, r2
 8007b82:	3304      	adds	r3, #4
 8007b84:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007b86:	7bbb      	ldrb	r3, [r7, #14]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <USBD_StdEPReq+0x266>
 8007b8c:	7bbb      	ldrb	r3, [r7, #14]
 8007b8e:	2b80      	cmp	r3, #128	@ 0x80
 8007b90:	d103      	bne.n	8007b9a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2200      	movs	r2, #0
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	e00e      	b.n	8007bb8 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007b9a:	7bbb      	ldrb	r3, [r7, #14]
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f001 f83e 	bl	8008c20 <USBD_LL_IsStallEP>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2201      	movs	r2, #1
 8007bae:	601a      	str	r2, [r3, #0]
 8007bb0:	e002      	b.n	8007bb8 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fb92 	bl	80082e8 <USBD_CtlSendData>
              break;
 8007bc4:	e004      	b.n	8007bd0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007bc6:	6839      	ldr	r1, [r7, #0]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fb23 	bl	8008214 <USBD_CtlError>
              break;
 8007bce:	bf00      	nop
          }
          break;
 8007bd0:	e004      	b.n	8007bdc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007bd2:	6839      	ldr	r1, [r7, #0]
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 fb1d 	bl	8008214 <USBD_CtlError>
          break;
 8007bda:	bf00      	nop
      }
      break;
 8007bdc:	e004      	b.n	8007be8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007bde:	6839      	ldr	r1, [r7, #0]
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 fb17 	bl	8008214 <USBD_CtlError>
      break;
 8007be6:	bf00      	nop
  }

  return ret;
 8007be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007c02:	2300      	movs	r3, #0
 8007c04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007c06:	2300      	movs	r3, #0
 8007c08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	885b      	ldrh	r3, [r3, #2]
 8007c0e:	0a1b      	lsrs	r3, r3, #8
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	3b01      	subs	r3, #1
 8007c14:	2b06      	cmp	r3, #6
 8007c16:	f200 8128 	bhi.w	8007e6a <USBD_GetDescriptor+0x276>
 8007c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c20 <USBD_GetDescriptor+0x2c>)
 8007c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c20:	08007c3d 	.word	0x08007c3d
 8007c24:	08007c55 	.word	0x08007c55
 8007c28:	08007c95 	.word	0x08007c95
 8007c2c:	08007e6b 	.word	0x08007e6b
 8007c30:	08007e6b 	.word	0x08007e6b
 8007c34:	08007e0b 	.word	0x08007e0b
 8007c38:	08007e37 	.word	0x08007e37
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	7c12      	ldrb	r2, [r2, #16]
 8007c48:	f107 0108 	add.w	r1, r7, #8
 8007c4c:	4610      	mov	r0, r2
 8007c4e:	4798      	blx	r3
 8007c50:	60f8      	str	r0, [r7, #12]
      break;
 8007c52:	e112      	b.n	8007e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	7c1b      	ldrb	r3, [r3, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10d      	bne.n	8007c78 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c64:	f107 0208 	add.w	r2, r7, #8
 8007c68:	4610      	mov	r0, r2
 8007c6a:	4798      	blx	r3
 8007c6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	3301      	adds	r3, #1
 8007c72:	2202      	movs	r2, #2
 8007c74:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007c76:	e100      	b.n	8007e7a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c80:	f107 0208 	add.w	r2, r7, #8
 8007c84:	4610      	mov	r0, r2
 8007c86:	4798      	blx	r3
 8007c88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	2202      	movs	r2, #2
 8007c90:	701a      	strb	r2, [r3, #0]
      break;
 8007c92:	e0f2      	b.n	8007e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	885b      	ldrh	r3, [r3, #2]
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b05      	cmp	r3, #5
 8007c9c:	f200 80ac 	bhi.w	8007df8 <USBD_GetDescriptor+0x204>
 8007ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca8 <USBD_GetDescriptor+0xb4>)
 8007ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca6:	bf00      	nop
 8007ca8:	08007cc1 	.word	0x08007cc1
 8007cac:	08007cf5 	.word	0x08007cf5
 8007cb0:	08007d29 	.word	0x08007d29
 8007cb4:	08007d5d 	.word	0x08007d5d
 8007cb8:	08007d91 	.word	0x08007d91
 8007cbc:	08007dc5 	.word	0x08007dc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00b      	beq.n	8007ce4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	7c12      	ldrb	r2, [r2, #16]
 8007cd8:	f107 0108 	add.w	r1, r7, #8
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4798      	blx	r3
 8007ce0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ce2:	e091      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fa94 	bl	8008214 <USBD_CtlError>
            err++;
 8007cec:	7afb      	ldrb	r3, [r7, #11]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	72fb      	strb	r3, [r7, #11]
          break;
 8007cf2:	e089      	b.n	8007e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00b      	beq.n	8007d18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	7c12      	ldrb	r2, [r2, #16]
 8007d0c:	f107 0108 	add.w	r1, r7, #8
 8007d10:	4610      	mov	r0, r2
 8007d12:	4798      	blx	r3
 8007d14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d16:	e077      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fa7a 	bl	8008214 <USBD_CtlError>
            err++;
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	3301      	adds	r3, #1
 8007d24:	72fb      	strb	r3, [r7, #11]
          break;
 8007d26:	e06f      	b.n	8007e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00b      	beq.n	8007d4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	7c12      	ldrb	r2, [r2, #16]
 8007d40:	f107 0108 	add.w	r1, r7, #8
 8007d44:	4610      	mov	r0, r2
 8007d46:	4798      	blx	r3
 8007d48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d4a:	e05d      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 fa60 	bl	8008214 <USBD_CtlError>
            err++;
 8007d54:	7afb      	ldrb	r3, [r7, #11]
 8007d56:	3301      	adds	r3, #1
 8007d58:	72fb      	strb	r3, [r7, #11]
          break;
 8007d5a:	e055      	b.n	8007e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00b      	beq.n	8007d80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	7c12      	ldrb	r2, [r2, #16]
 8007d74:	f107 0108 	add.w	r1, r7, #8
 8007d78:	4610      	mov	r0, r2
 8007d7a:	4798      	blx	r3
 8007d7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d7e:	e043      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007d80:	6839      	ldr	r1, [r7, #0]
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 fa46 	bl	8008214 <USBD_CtlError>
            err++;
 8007d88:	7afb      	ldrb	r3, [r7, #11]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007d8e:	e03b      	b.n	8007e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007da2:	695b      	ldr	r3, [r3, #20]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	7c12      	ldrb	r2, [r2, #16]
 8007da8:	f107 0108 	add.w	r1, r7, #8
 8007dac:	4610      	mov	r0, r2
 8007dae:	4798      	blx	r3
 8007db0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007db2:	e029      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007db4:	6839      	ldr	r1, [r7, #0]
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fa2c 	bl	8008214 <USBD_CtlError>
            err++;
 8007dbc:	7afb      	ldrb	r3, [r7, #11]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	72fb      	strb	r3, [r7, #11]
          break;
 8007dc2:	e021      	b.n	8007e08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00b      	beq.n	8007de8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007dd6:	699b      	ldr	r3, [r3, #24]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	7c12      	ldrb	r2, [r2, #16]
 8007ddc:	f107 0108 	add.w	r1, r7, #8
 8007de0:	4610      	mov	r0, r2
 8007de2:	4798      	blx	r3
 8007de4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007de6:	e00f      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007de8:	6839      	ldr	r1, [r7, #0]
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fa12 	bl	8008214 <USBD_CtlError>
            err++;
 8007df0:	7afb      	ldrb	r3, [r7, #11]
 8007df2:	3301      	adds	r3, #1
 8007df4:	72fb      	strb	r3, [r7, #11]
          break;
 8007df6:	e007      	b.n	8007e08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007df8:	6839      	ldr	r1, [r7, #0]
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fa0a 	bl	8008214 <USBD_CtlError>
          err++;
 8007e00:	7afb      	ldrb	r3, [r7, #11]
 8007e02:	3301      	adds	r3, #1
 8007e04:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007e06:	e038      	b.n	8007e7a <USBD_GetDescriptor+0x286>
 8007e08:	e037      	b.n	8007e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	7c1b      	ldrb	r3, [r3, #16]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d109      	bne.n	8007e26 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1a:	f107 0208 	add.w	r2, r7, #8
 8007e1e:	4610      	mov	r0, r2
 8007e20:	4798      	blx	r3
 8007e22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e24:	e029      	b.n	8007e7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 f9f3 	bl	8008214 <USBD_CtlError>
        err++;
 8007e2e:	7afb      	ldrb	r3, [r7, #11]
 8007e30:	3301      	adds	r3, #1
 8007e32:	72fb      	strb	r3, [r7, #11]
      break;
 8007e34:	e021      	b.n	8007e7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	7c1b      	ldrb	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10d      	bne.n	8007e5a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e46:	f107 0208 	add.w	r2, r7, #8
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	4798      	blx	r3
 8007e4e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3301      	adds	r3, #1
 8007e54:	2207      	movs	r2, #7
 8007e56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e58:	e00f      	b.n	8007e7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007e5a:	6839      	ldr	r1, [r7, #0]
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 f9d9 	bl	8008214 <USBD_CtlError>
        err++;
 8007e62:	7afb      	ldrb	r3, [r7, #11]
 8007e64:	3301      	adds	r3, #1
 8007e66:	72fb      	strb	r3, [r7, #11]
      break;
 8007e68:	e007      	b.n	8007e7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f9d1 	bl	8008214 <USBD_CtlError>
      err++;
 8007e72:	7afb      	ldrb	r3, [r7, #11]
 8007e74:	3301      	adds	r3, #1
 8007e76:	72fb      	strb	r3, [r7, #11]
      break;
 8007e78:	bf00      	nop
  }

  if (err != 0U)
 8007e7a:	7afb      	ldrb	r3, [r7, #11]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d11c      	bne.n	8007eba <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8007e80:	893b      	ldrh	r3, [r7, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d011      	beq.n	8007eaa <USBD_GetDescriptor+0x2b6>
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	88db      	ldrh	r3, [r3, #6]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00d      	beq.n	8007eaa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	88da      	ldrh	r2, [r3, #6]
 8007e92:	893b      	ldrh	r3, [r7, #8]
 8007e94:	4293      	cmp	r3, r2
 8007e96:	bf28      	it	cs
 8007e98:	4613      	movcs	r3, r2
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e9e:	893b      	ldrh	r3, [r7, #8]
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 fa1f 	bl	80082e8 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	88db      	ldrh	r3, [r3, #6]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d104      	bne.n	8007ebc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 fa76 	bl	80083a4 <USBD_CtlSendStatus>
 8007eb8:	e000      	b.n	8007ebc <USBD_GetDescriptor+0x2c8>
    return;
 8007eba:	bf00      	nop
    }
  }
}
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop

08007ec4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	889b      	ldrh	r3, [r3, #4]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d130      	bne.n	8007f38 <USBD_SetAddress+0x74>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	88db      	ldrh	r3, [r3, #6]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d12c      	bne.n	8007f38 <USBD_SetAddress+0x74>
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	885b      	ldrh	r3, [r3, #2]
 8007ee2:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ee4:	d828      	bhi.n	8007f38 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	885b      	ldrh	r3, [r3, #2]
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ef0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ef8:	2b03      	cmp	r3, #3
 8007efa:	d104      	bne.n	8007f06 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007efc:	6839      	ldr	r1, [r7, #0]
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f988 	bl	8008214 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f04:	e01d      	b.n	8007f42 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	7bfa      	ldrb	r2, [r7, #15]
 8007f0a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
 8007f10:	4619      	mov	r1, r3
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 feaf 	bl	8008c76 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fa43 	bl	80083a4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f1e:	7bfb      	ldrb	r3, [r7, #15]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d004      	beq.n	8007f2e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2202      	movs	r2, #2
 8007f28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f2c:	e009      	b.n	8007f42 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f36:	e004      	b.n	8007f42 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f96a 	bl	8008214 <USBD_CtlError>
  }
}
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b082      	sub	sp, #8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	885b      	ldrh	r3, [r3, #2]
 8007f5a:	b2da      	uxtb	r2, r3
 8007f5c:	4b41      	ldr	r3, [pc, #260]	@ (8008064 <USBD_SetConfig+0x118>)
 8007f5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007f60:	4b40      	ldr	r3, [pc, #256]	@ (8008064 <USBD_SetConfig+0x118>)
 8007f62:	781b      	ldrb	r3, [r3, #0]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d904      	bls.n	8007f72 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8007f68:	6839      	ldr	r1, [r7, #0]
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f952 	bl	8008214 <USBD_CtlError>
 8007f70:	e075      	b.n	800805e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d002      	beq.n	8007f82 <USBD_SetConfig+0x36>
 8007f7c:	2b03      	cmp	r3, #3
 8007f7e:	d023      	beq.n	8007fc8 <USBD_SetConfig+0x7c>
 8007f80:	e062      	b.n	8008048 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8007f82:	4b38      	ldr	r3, [pc, #224]	@ (8008064 <USBD_SetConfig+0x118>)
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d01a      	beq.n	8007fc0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8007f8a:	4b36      	ldr	r3, [pc, #216]	@ (8008064 <USBD_SetConfig+0x118>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	461a      	mov	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2203      	movs	r2, #3
 8007f98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007f9c:	4b31      	ldr	r3, [pc, #196]	@ (8008064 <USBD_SetConfig+0x118>)
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff f9e7 	bl	8007376 <USBD_SetClassConfig>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d104      	bne.n	8007fb8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8007fae:	6839      	ldr	r1, [r7, #0]
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 f92f 	bl	8008214 <USBD_CtlError>
            return;
 8007fb6:	e052      	b.n	800805e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f9f3 	bl	80083a4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007fbe:	e04e      	b.n	800805e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f9ef 	bl	80083a4 <USBD_CtlSendStatus>
        break;
 8007fc6:	e04a      	b.n	800805e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007fc8:	4b26      	ldr	r3, [pc, #152]	@ (8008064 <USBD_SetConfig+0x118>)
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d112      	bne.n	8007ff6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8007fd8:	4b22      	ldr	r3, [pc, #136]	@ (8008064 <USBD_SetConfig+0x118>)
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	461a      	mov	r2, r3
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007fe2:	4b20      	ldr	r3, [pc, #128]	@ (8008064 <USBD_SetConfig+0x118>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7ff f9e3 	bl	80073b4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 f9d8 	bl	80083a4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007ff4:	e033      	b.n	800805e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007ff6:	4b1b      	ldr	r3, [pc, #108]	@ (8008064 <USBD_SetConfig+0x118>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	429a      	cmp	r2, r3
 8008002:	d01d      	beq.n	8008040 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	b2db      	uxtb	r3, r3
 800800a:	4619      	mov	r1, r3
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7ff f9d1 	bl	80073b4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008012:	4b14      	ldr	r3, [pc, #80]	@ (8008064 <USBD_SetConfig+0x118>)
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800801c:	4b11      	ldr	r3, [pc, #68]	@ (8008064 <USBD_SetConfig+0x118>)
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	4619      	mov	r1, r3
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f7ff f9a7 	bl	8007376 <USBD_SetClassConfig>
 8008028:	4603      	mov	r3, r0
 800802a:	2b02      	cmp	r3, #2
 800802c:	d104      	bne.n	8008038 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800802e:	6839      	ldr	r1, [r7, #0]
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 f8ef 	bl	8008214 <USBD_CtlError>
            return;
 8008036:	e012      	b.n	800805e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 f9b3 	bl	80083a4 <USBD_CtlSendStatus>
        break;
 800803e:	e00e      	b.n	800805e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 f9af 	bl	80083a4 <USBD_CtlSendStatus>
        break;
 8008046:	e00a      	b.n	800805e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 f8e2 	bl	8008214 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008050:	4b04      	ldr	r3, [pc, #16]	@ (8008064 <USBD_SetConfig+0x118>)
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	4619      	mov	r1, r3
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f7ff f9ac 	bl	80073b4 <USBD_ClrClassConfig>
        break;
 800805c:	bf00      	nop
    }
  }
}
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	2000043c 	.word	0x2000043c

08008068 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	88db      	ldrh	r3, [r3, #6]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d004      	beq.n	8008084 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f8c9 	bl	8008214 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008082:	e022      	b.n	80080ca <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800808a:	2b02      	cmp	r3, #2
 800808c:	dc02      	bgt.n	8008094 <USBD_GetConfig+0x2c>
 800808e:	2b00      	cmp	r3, #0
 8008090:	dc03      	bgt.n	800809a <USBD_GetConfig+0x32>
 8008092:	e015      	b.n	80080c0 <USBD_GetConfig+0x58>
 8008094:	2b03      	cmp	r3, #3
 8008096:	d00b      	beq.n	80080b0 <USBD_GetConfig+0x48>
 8008098:	e012      	b.n	80080c0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	3308      	adds	r3, #8
 80080a4:	2201      	movs	r2, #1
 80080a6:	4619      	mov	r1, r3
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 f91d 	bl	80082e8 <USBD_CtlSendData>
        break;
 80080ae:	e00c      	b.n	80080ca <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	3304      	adds	r3, #4
 80080b4:	2201      	movs	r2, #1
 80080b6:	4619      	mov	r1, r3
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f915 	bl	80082e8 <USBD_CtlSendData>
        break;
 80080be:	e004      	b.n	80080ca <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 f8a6 	bl	8008214 <USBD_CtlError>
        break;
 80080c8:	bf00      	nop
}
 80080ca:	bf00      	nop
 80080cc:	3708      	adds	r7, #8
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}

080080d2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b082      	sub	sp, #8
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
 80080da:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080e2:	3b01      	subs	r3, #1
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d81e      	bhi.n	8008126 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	88db      	ldrh	r3, [r3, #6]
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d004      	beq.n	80080fa <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80080f0:	6839      	ldr	r1, [r7, #0]
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 f88e 	bl	8008214 <USBD_CtlError>
        break;
 80080f8:	e01a      	b.n	8008130 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008106:	2b00      	cmp	r3, #0
 8008108:	d005      	beq.n	8008116 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f043 0202 	orr.w	r2, r3, #2
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	330c      	adds	r3, #12
 800811a:	2202      	movs	r2, #2
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f8e2 	bl	80082e8 <USBD_CtlSendData>
      break;
 8008124:	e004      	b.n	8008130 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008126:	6839      	ldr	r1, [r7, #0]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 f873 	bl	8008214 <USBD_CtlError>
      break;
 800812e:	bf00      	nop
  }
}
 8008130:	bf00      	nop
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	885b      	ldrh	r3, [r3, #2]
 8008146:	2b01      	cmp	r3, #1
 8008148:	d106      	bne.n	8008158 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2201      	movs	r2, #1
 800814e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 f926 	bl	80083a4 <USBD_CtlSendStatus>
  }
}
 8008158:	bf00      	nop
 800815a:	3708      	adds	r7, #8
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008170:	3b01      	subs	r3, #1
 8008172:	2b02      	cmp	r3, #2
 8008174:	d80b      	bhi.n	800818e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	885b      	ldrh	r3, [r3, #2]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d10c      	bne.n	8008198 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f90c 	bl	80083a4 <USBD_CtlSendStatus>
      }
      break;
 800818c:	e004      	b.n	8008198 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800818e:	6839      	ldr	r1, [r7, #0]
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 f83f 	bl	8008214 <USBD_CtlError>
      break;
 8008196:	e000      	b.n	800819a <USBD_ClrFeature+0x3a>
      break;
 8008198:	bf00      	nop
  }
}
 800819a:	bf00      	nop
 800819c:	3708      	adds	r7, #8
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}

080081a2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b083      	sub	sp, #12
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781a      	ldrb	r2, [r3, #0]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	785a      	ldrb	r2, [r3, #1]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	3302      	adds	r3, #2
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	3303      	adds	r3, #3
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	021b      	lsls	r3, r3, #8
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	4413      	add	r3, r2
 80081d0:	b29a      	uxth	r2, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	3304      	adds	r3, #4
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	3305      	adds	r3, #5
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	021b      	lsls	r3, r3, #8
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	4413      	add	r3, r2
 80081ea:	b29a      	uxth	r2, r3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	3306      	adds	r3, #6
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	3307      	adds	r3, #7
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	021b      	lsls	r3, r3, #8
 8008200:	b29b      	uxth	r3, r3
 8008202:	4413      	add	r3, r2
 8008204:	b29a      	uxth	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	80da      	strh	r2, [r3, #6]

}
 800820a:	bf00      	nop
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	bc80      	pop	{r7}
 8008212:	4770      	bx	lr

08008214 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800821e:	2180      	movs	r1, #128	@ 0x80
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 fcbf 	bl	8008ba4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008226:	2100      	movs	r1, #0
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fcbb 	bl	8008ba4 <USBD_LL_StallEP>
}
 800822e:	bf00      	nop
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}

08008236 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008236:	b580      	push	{r7, lr}
 8008238:	b086      	sub	sp, #24
 800823a:	af00      	add	r7, sp, #0
 800823c:	60f8      	str	r0, [r7, #12]
 800823e:	60b9      	str	r1, [r7, #8]
 8008240:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008242:	2300      	movs	r3, #0
 8008244:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d032      	beq.n	80082b2 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 f834 	bl	80082ba <USBD_GetLen>
 8008252:	4603      	mov	r3, r0
 8008254:	3301      	adds	r3, #1
 8008256:	b29b      	uxth	r3, r3
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	b29a      	uxth	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008260:	7dfb      	ldrb	r3, [r7, #23]
 8008262:	1c5a      	adds	r2, r3, #1
 8008264:	75fa      	strb	r2, [r7, #23]
 8008266:	461a      	mov	r2, r3
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	4413      	add	r3, r2
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	7812      	ldrb	r2, [r2, #0]
 8008270:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008272:	7dfb      	ldrb	r3, [r7, #23]
 8008274:	1c5a      	adds	r2, r3, #1
 8008276:	75fa      	strb	r2, [r7, #23]
 8008278:	461a      	mov	r2, r3
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	4413      	add	r3, r2
 800827e:	2203      	movs	r2, #3
 8008280:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008282:	e012      	b.n	80082aa <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	1c5a      	adds	r2, r3, #1
 8008288:	60fa      	str	r2, [r7, #12]
 800828a:	7dfa      	ldrb	r2, [r7, #23]
 800828c:	1c51      	adds	r1, r2, #1
 800828e:	75f9      	strb	r1, [r7, #23]
 8008290:	4611      	mov	r1, r2
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	440a      	add	r2, r1
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800829a:	7dfb      	ldrb	r3, [r7, #23]
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	75fa      	strb	r2, [r7, #23]
 80082a0:	461a      	mov	r2, r3
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	4413      	add	r3, r2
 80082a6:	2200      	movs	r2, #0
 80082a8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1e8      	bne.n	8008284 <USBD_GetString+0x4e>
    }
  }
}
 80082b2:	bf00      	nop
 80082b4:	3718      	adds	r7, #24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80082ba:	b480      	push	{r7}
 80082bc:	b085      	sub	sp, #20
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80082c2:	2300      	movs	r3, #0
 80082c4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80082c6:	e005      	b.n	80082d4 <USBD_GetLen+0x1a>
  {
    len++;
 80082c8:	7bfb      	ldrb	r3, [r7, #15]
 80082ca:	3301      	adds	r3, #1
 80082cc:	73fb      	strb	r3, [r7, #15]
    buf++;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	3301      	adds	r3, #1
 80082d2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1f5      	bne.n	80082c8 <USBD_GetLen+0xe>
  }

  return len;
 80082dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3714      	adds	r7, #20
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bc80      	pop	{r7}
 80082e6:	4770      	bx	lr

080082e8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	60b9      	str	r1, [r7, #8]
 80082f2:	4613      	mov	r3, r2
 80082f4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2202      	movs	r2, #2
 80082fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80082fe:	88fa      	ldrh	r2, [r7, #6]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008304:	88fa      	ldrh	r2, [r7, #6]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800830a:	88fb      	ldrh	r3, [r7, #6]
 800830c:	68ba      	ldr	r2, [r7, #8]
 800830e:	2100      	movs	r1, #0
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f000 fccf 	bl	8008cb4 <USBD_LL_Transmit>

  return USBD_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	4613      	mov	r3, r2
 800832c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800832e:	88fb      	ldrh	r3, [r7, #6]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	2100      	movs	r1, #0
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f000 fcbd 	bl	8008cb4 <USBD_LL_Transmit>

  return USBD_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	4613      	mov	r3, r2
 8008350:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2203      	movs	r2, #3
 8008356:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800835a:	88fa      	ldrh	r2, [r7, #6]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008362:	88fa      	ldrh	r2, [r7, #6]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800836a:	88fb      	ldrh	r3, [r7, #6]
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	2100      	movs	r1, #0
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 fcc2 	bl	8008cfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008376:	2300      	movs	r3, #0
}
 8008378:	4618      	mov	r0, r3
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	4613      	mov	r3, r2
 800838c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800838e:	88fb      	ldrh	r3, [r7, #6]
 8008390:	68ba      	ldr	r2, [r7, #8]
 8008392:	2100      	movs	r1, #0
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 fcb0 	bl	8008cfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3710      	adds	r7, #16
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2204      	movs	r2, #4
 80083b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80083b4:	2300      	movs	r3, #0
 80083b6:	2200      	movs	r2, #0
 80083b8:	2100      	movs	r1, #0
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fc7a 	bl	8008cb4 <USBD_LL_Transmit>

  return USBD_OK;
 80083c0:	2300      	movs	r3, #0
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3708      	adds	r7, #8
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b082      	sub	sp, #8
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2205      	movs	r2, #5
 80083d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083da:	2300      	movs	r3, #0
 80083dc:	2200      	movs	r2, #0
 80083de:	2100      	movs	r1, #0
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fc8a 	bl	8008cfa <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3708      	adds	r7, #8
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80083f4:	2200      	movs	r2, #0
 80083f6:	4912      	ldr	r1, [pc, #72]	@ (8008440 <MX_USB_DEVICE_Init+0x50>)
 80083f8:	4812      	ldr	r0, [pc, #72]	@ (8008444 <MX_USB_DEVICE_Init+0x54>)
 80083fa:	f7fe ff62 	bl	80072c2 <USBD_Init>
 80083fe:	4603      	mov	r3, r0
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008404:	f7f8 f904 	bl	8000610 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008408:	490f      	ldr	r1, [pc, #60]	@ (8008448 <MX_USB_DEVICE_Init+0x58>)
 800840a:	480e      	ldr	r0, [pc, #56]	@ (8008444 <MX_USB_DEVICE_Init+0x54>)
 800840c:	f7fe ff84 	bl	8007318 <USBD_RegisterClass>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008416:	f7f8 f8fb 	bl	8000610 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800841a:	490c      	ldr	r1, [pc, #48]	@ (800844c <MX_USB_DEVICE_Init+0x5c>)
 800841c:	4809      	ldr	r0, [pc, #36]	@ (8008444 <MX_USB_DEVICE_Init+0x54>)
 800841e:	f7fe feb5 	bl	800718c <USBD_CDC_RegisterInterface>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d001      	beq.n	800842c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008428:	f7f8 f8f2 	bl	8000610 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800842c:	4805      	ldr	r0, [pc, #20]	@ (8008444 <MX_USB_DEVICE_Init+0x54>)
 800842e:	f7fe ff8c 	bl	800734a <USBD_Start>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	d001      	beq.n	800843c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008438:	f7f8 f8ea 	bl	8000610 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800843c:	bf00      	nop
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20000134 	.word	0x20000134
 8008444:	20000440 	.word	0x20000440
 8008448:	20000018 	.word	0x20000018
 800844c:	20000124 	.word	0x20000124

08008450 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008454:	2200      	movs	r2, #0
 8008456:	4905      	ldr	r1, [pc, #20]	@ (800846c <CDC_Init_FS+0x1c>)
 8008458:	4805      	ldr	r0, [pc, #20]	@ (8008470 <CDC_Init_FS+0x20>)
 800845a:	f7fe fead 	bl	80071b8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800845e:	4905      	ldr	r1, [pc, #20]	@ (8008474 <CDC_Init_FS+0x24>)
 8008460:	4803      	ldr	r0, [pc, #12]	@ (8008470 <CDC_Init_FS+0x20>)
 8008462:	f7fe fec2 	bl	80071ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008466:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008468:	4618      	mov	r0, r3
 800846a:	bd80      	pop	{r7, pc}
 800846c:	20000b04 	.word	0x20000b04
 8008470:	20000440 	.word	0x20000440
 8008474:	20000704 	.word	0x20000704

08008478 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008478:	b480      	push	{r7}
 800847a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800847c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800847e:	4618      	mov	r0, r3
 8008480:	46bd      	mov	sp, r7
 8008482:	bc80      	pop	{r7}
 8008484:	4770      	bx	lr
	...

08008488 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	4603      	mov	r3, r0
 8008490:	6039      	str	r1, [r7, #0]
 8008492:	71fb      	strb	r3, [r7, #7]
 8008494:	4613      	mov	r3, r2
 8008496:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008498:	79fb      	ldrb	r3, [r7, #7]
 800849a:	2b23      	cmp	r3, #35	@ 0x23
 800849c:	f200 8098 	bhi.w	80085d0 <CDC_Control_FS+0x148>
 80084a0:	a201      	add	r2, pc, #4	@ (adr r2, 80084a8 <CDC_Control_FS+0x20>)
 80084a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a6:	bf00      	nop
 80084a8:	080085d1 	.word	0x080085d1
 80084ac:	080085d1 	.word	0x080085d1
 80084b0:	080085d1 	.word	0x080085d1
 80084b4:	080085d1 	.word	0x080085d1
 80084b8:	080085d1 	.word	0x080085d1
 80084bc:	080085d1 	.word	0x080085d1
 80084c0:	080085d1 	.word	0x080085d1
 80084c4:	080085d1 	.word	0x080085d1
 80084c8:	080085d1 	.word	0x080085d1
 80084cc:	080085d1 	.word	0x080085d1
 80084d0:	080085d1 	.word	0x080085d1
 80084d4:	080085d1 	.word	0x080085d1
 80084d8:	080085d1 	.word	0x080085d1
 80084dc:	080085d1 	.word	0x080085d1
 80084e0:	080085d1 	.word	0x080085d1
 80084e4:	080085d1 	.word	0x080085d1
 80084e8:	080085d1 	.word	0x080085d1
 80084ec:	080085d1 	.word	0x080085d1
 80084f0:	080085d1 	.word	0x080085d1
 80084f4:	080085d1 	.word	0x080085d1
 80084f8:	080085d1 	.word	0x080085d1
 80084fc:	080085d1 	.word	0x080085d1
 8008500:	080085d1 	.word	0x080085d1
 8008504:	080085d1 	.word	0x080085d1
 8008508:	080085d1 	.word	0x080085d1
 800850c:	080085d1 	.word	0x080085d1
 8008510:	080085d1 	.word	0x080085d1
 8008514:	080085d1 	.word	0x080085d1
 8008518:	080085d1 	.word	0x080085d1
 800851c:	080085d1 	.word	0x080085d1
 8008520:	080085d1 	.word	0x080085d1
 8008524:	080085d1 	.word	0x080085d1
 8008528:	08008539 	.word	0x08008539
 800852c:	0800857d 	.word	0x0800857d
 8008530:	080085d1 	.word	0x080085d1
 8008534:	080085d1 	.word	0x080085d1
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2]<<16) | (pbuf[3]<<24));
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	461a      	mov	r2, r3
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	3301      	adds	r3, #1
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	021b      	lsls	r3, r3, #8
 8008546:	431a      	orrs	r2, r3
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	3302      	adds	r3, #2
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	041b      	lsls	r3, r3, #16
 8008550:	431a      	orrs	r2, r3
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	3303      	adds	r3, #3
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	061b      	lsls	r3, r3, #24
 800855a:	4313      	orrs	r3, r2
 800855c:	461a      	mov	r2, r3
 800855e:	4b20      	ldr	r3, [pc, #128]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008560:	601a      	str	r2, [r3, #0]
    	LineCoding.format = pbuf[4];
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	791a      	ldrb	r2, [r3, #4]
 8008566:	4b1e      	ldr	r3, [pc, #120]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008568:	711a      	strb	r2, [r3, #4]
    	LineCoding.paritytype = pbuf[5];
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	795a      	ldrb	r2, [r3, #5]
 800856e:	4b1c      	ldr	r3, [pc, #112]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008570:	715a      	strb	r2, [r3, #5]
    	LineCoding.datatype = pbuf[6];
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	799a      	ldrb	r2, [r3, #6]
 8008576:	4b1a      	ldr	r3, [pc, #104]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008578:	719a      	strb	r2, [r3, #6]
    break;
 800857a:	e02a      	b.n	80085d2 <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
    	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800857c:	4b18      	ldr	r3, [pc, #96]	@ (80085e0 <CDC_Control_FS+0x158>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	b2da      	uxtb	r2, r3
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8008586:	4b16      	ldr	r3, [pc, #88]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	0a1a      	lsrs	r2, r3, #8
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	3301      	adds	r3, #1
 8008590:	b2d2      	uxtb	r2, r2
 8008592:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8008594:	4b12      	ldr	r3, [pc, #72]	@ (80085e0 <CDC_Control_FS+0x158>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	0c1a      	lsrs	r2, r3, #16
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	3302      	adds	r3, #2
 800859e:	b2d2      	uxtb	r2, r2
 80085a0:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 80085a2:	4b0f      	ldr	r3, [pc, #60]	@ (80085e0 <CDC_Control_FS+0x158>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	0e1a      	lsrs	r2, r3, #24
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	3303      	adds	r3, #3
 80085ac:	b2d2      	uxtb	r2, r2
 80085ae:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = LineCoding.format;
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	3304      	adds	r3, #4
 80085b4:	4a0a      	ldr	r2, [pc, #40]	@ (80085e0 <CDC_Control_FS+0x158>)
 80085b6:	7912      	ldrb	r2, [r2, #4]
 80085b8:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = LineCoding.paritytype;
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	3305      	adds	r3, #5
 80085be:	4a08      	ldr	r2, [pc, #32]	@ (80085e0 <CDC_Control_FS+0x158>)
 80085c0:	7952      	ldrb	r2, [r2, #5]
 80085c2:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = LineCoding.datatype;
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	3306      	adds	r3, #6
 80085c8:	4a05      	ldr	r2, [pc, #20]	@ (80085e0 <CDC_Control_FS+0x158>)
 80085ca:	7992      	ldrb	r2, [r2, #6]
 80085cc:	701a      	strb	r2, [r3, #0]
    break;
 80085ce:	e000      	b.n	80085d2 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80085d0:	bf00      	nop
  }

  return (USBD_OK);
 80085d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	bc80      	pop	{r7}
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	2000011c 	.word	0x2000011c

080085e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 if(aPtrFunRx != NULL)
 80085ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <CDC_Receive_FS+0x3c>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d007      	beq.n	8008606 <CDC_Receive_FS+0x22>
		aPtrFunRx(Buf, *Len);
 80085f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008620 <CDC_Receive_FS+0x3c>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	683a      	ldr	r2, [r7, #0]
 80085fc:	6812      	ldr	r2, [r2, #0]
 80085fe:	b292      	uxth	r2, r2
 8008600:	4611      	mov	r1, r2
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008606:	6879      	ldr	r1, [r7, #4]
 8008608:	4806      	ldr	r0, [pc, #24]	@ (8008624 <CDC_Receive_FS+0x40>)
 800860a:	f7fe fdee 	bl	80071ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800860e:	4805      	ldr	r0, [pc, #20]	@ (8008624 <CDC_Receive_FS+0x40>)
 8008610:	f7fe fe2d 	bl	800726e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008614:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008616:	4618      	mov	r0, r3
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	20000f04 	.word	0x20000f04
 8008624:	20000440 	.word	0x20000440

08008628 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	460b      	mov	r3, r1
 8008632:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008634:	2300      	movs	r3, #0
 8008636:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008638:	4b0d      	ldr	r3, [pc, #52]	@ (8008670 <CDC_Transmit_FS+0x48>)
 800863a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800863e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008646:	2b00      	cmp	r3, #0
 8008648:	d001      	beq.n	800864e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800864a:	2301      	movs	r3, #1
 800864c:	e00b      	b.n	8008666 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800864e:	887b      	ldrh	r3, [r7, #2]
 8008650:	461a      	mov	r2, r3
 8008652:	6879      	ldr	r1, [r7, #4]
 8008654:	4806      	ldr	r0, [pc, #24]	@ (8008670 <CDC_Transmit_FS+0x48>)
 8008656:	f7fe fdaf 	bl	80071b8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800865a:	4805      	ldr	r0, [pc, #20]	@ (8008670 <CDC_Transmit_FS+0x48>)
 800865c:	f7fe fdd8 	bl	8007210 <USBD_CDC_TransmitPacket>
 8008660:	4603      	mov	r3, r0
 8008662:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008664:	7bfb      	ldrb	r3, [r7, #15]
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	20000440 	.word	0x20000440

08008674 <CDC_AttachRxData>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_AttachRxData(void (*ptrRxAttach)(uint8_t *buf, uint16_t len)){
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
	aPtrFunRx = ptrRxAttach;
 800867c:	4a03      	ldr	r2, [pc, #12]	@ (800868c <CDC_AttachRxData+0x18>)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6013      	str	r3, [r2, #0]
}
 8008682:	bf00      	nop
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	bc80      	pop	{r7}
 800868a:	4770      	bx	lr
 800868c:	20000f04 	.word	0x20000f04

08008690 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	4603      	mov	r3, r0
 8008698:	6039      	str	r1, [r7, #0]
 800869a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2212      	movs	r2, #18
 80086a0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80086a2:	4b03      	ldr	r3, [pc, #12]	@ (80086b0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bc80      	pop	{r7}
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	20000150 	.word	0x20000150

080086b4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	4603      	mov	r3, r0
 80086bc:	6039      	str	r1, [r7, #0]
 80086be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2204      	movs	r2, #4
 80086c4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80086c6:	4b03      	ldr	r3, [pc, #12]	@ (80086d4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bc80      	pop	{r7}
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	20000164 	.word	0x20000164

080086d8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	4603      	mov	r3, r0
 80086e0:	6039      	str	r1, [r7, #0]
 80086e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80086e4:	79fb      	ldrb	r3, [r7, #7]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d105      	bne.n	80086f6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086ea:	683a      	ldr	r2, [r7, #0]
 80086ec:	4907      	ldr	r1, [pc, #28]	@ (800870c <USBD_FS_ProductStrDescriptor+0x34>)
 80086ee:	4808      	ldr	r0, [pc, #32]	@ (8008710 <USBD_FS_ProductStrDescriptor+0x38>)
 80086f0:	f7ff fda1 	bl	8008236 <USBD_GetString>
 80086f4:	e004      	b.n	8008700 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086f6:	683a      	ldr	r2, [r7, #0]
 80086f8:	4904      	ldr	r1, [pc, #16]	@ (800870c <USBD_FS_ProductStrDescriptor+0x34>)
 80086fa:	4805      	ldr	r0, [pc, #20]	@ (8008710 <USBD_FS_ProductStrDescriptor+0x38>)
 80086fc:	f7ff fd9b 	bl	8008236 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008700:	4b02      	ldr	r3, [pc, #8]	@ (800870c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008702:	4618      	mov	r0, r3
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	20000f08 	.word	0x20000f08
 8008710:	08008e70 	.word	0x08008e70

08008714 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b082      	sub	sp, #8
 8008718:	af00      	add	r7, sp, #0
 800871a:	4603      	mov	r3, r0
 800871c:	6039      	str	r1, [r7, #0]
 800871e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008720:	683a      	ldr	r2, [r7, #0]
 8008722:	4904      	ldr	r1, [pc, #16]	@ (8008734 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008724:	4804      	ldr	r0, [pc, #16]	@ (8008738 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008726:	f7ff fd86 	bl	8008236 <USBD_GetString>
  return USBD_StrDesc;
 800872a:	4b02      	ldr	r3, [pc, #8]	@ (8008734 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800872c:	4618      	mov	r0, r3
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	20000f08 	.word	0x20000f08
 8008738:	08008e88 	.word	0x08008e88

0800873c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	4603      	mov	r3, r0
 8008744:	6039      	str	r1, [r7, #0]
 8008746:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	221a      	movs	r2, #26
 800874c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800874e:	f000 f843 	bl	80087d8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008752:	4b02      	ldr	r3, [pc, #8]	@ (800875c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008754:	4618      	mov	r0, r3
 8008756:	3708      	adds	r7, #8
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}
 800875c:	20000168 	.word	0x20000168

08008760 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
 8008766:	4603      	mov	r3, r0
 8008768:	6039      	str	r1, [r7, #0]
 800876a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800876c:	79fb      	ldrb	r3, [r7, #7]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d105      	bne.n	800877e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008772:	683a      	ldr	r2, [r7, #0]
 8008774:	4907      	ldr	r1, [pc, #28]	@ (8008794 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008776:	4808      	ldr	r0, [pc, #32]	@ (8008798 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008778:	f7ff fd5d 	bl	8008236 <USBD_GetString>
 800877c:	e004      	b.n	8008788 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800877e:	683a      	ldr	r2, [r7, #0]
 8008780:	4904      	ldr	r1, [pc, #16]	@ (8008794 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008782:	4805      	ldr	r0, [pc, #20]	@ (8008798 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008784:	f7ff fd57 	bl	8008236 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008788:	4b02      	ldr	r3, [pc, #8]	@ (8008794 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	20000f08 	.word	0x20000f08
 8008798:	08008e9c 	.word	0x08008e9c

0800879c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	4603      	mov	r3, r0
 80087a4:	6039      	str	r1, [r7, #0]
 80087a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087a8:	79fb      	ldrb	r3, [r7, #7]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d105      	bne.n	80087ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	4907      	ldr	r1, [pc, #28]	@ (80087d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80087b2:	4808      	ldr	r0, [pc, #32]	@ (80087d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80087b4:	f7ff fd3f 	bl	8008236 <USBD_GetString>
 80087b8:	e004      	b.n	80087c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80087ba:	683a      	ldr	r2, [r7, #0]
 80087bc:	4904      	ldr	r1, [pc, #16]	@ (80087d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80087be:	4805      	ldr	r0, [pc, #20]	@ (80087d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80087c0:	f7ff fd39 	bl	8008236 <USBD_GetString>
  }
  return USBD_StrDesc;
 80087c4:	4b02      	ldr	r3, [pc, #8]	@ (80087d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20000f08 	.word	0x20000f08
 80087d4:	08008ea8 	.word	0x08008ea8

080087d8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80087de:	4b0f      	ldr	r3, [pc, #60]	@ (800881c <Get_SerialNum+0x44>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80087e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008820 <Get_SerialNum+0x48>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80087ea:	4b0e      	ldr	r3, [pc, #56]	@ (8008824 <Get_SerialNum+0x4c>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4413      	add	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d009      	beq.n	8008812 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80087fe:	2208      	movs	r2, #8
 8008800:	4909      	ldr	r1, [pc, #36]	@ (8008828 <Get_SerialNum+0x50>)
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f000 f814 	bl	8008830 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008808:	2204      	movs	r2, #4
 800880a:	4908      	ldr	r1, [pc, #32]	@ (800882c <Get_SerialNum+0x54>)
 800880c:	68b8      	ldr	r0, [r7, #8]
 800880e:	f000 f80f 	bl	8008830 <IntToUnicode>
  }
}
 8008812:	bf00      	nop
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	1ffff7e8 	.word	0x1ffff7e8
 8008820:	1ffff7ec 	.word	0x1ffff7ec
 8008824:	1ffff7f0 	.word	0x1ffff7f0
 8008828:	2000016a 	.word	0x2000016a
 800882c:	2000017a 	.word	0x2000017a

08008830 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	4613      	mov	r3, r2
 800883c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800883e:	2300      	movs	r3, #0
 8008840:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008842:	2300      	movs	r3, #0
 8008844:	75fb      	strb	r3, [r7, #23]
 8008846:	e027      	b.n	8008898 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	0f1b      	lsrs	r3, r3, #28
 800884c:	2b09      	cmp	r3, #9
 800884e:	d80b      	bhi.n	8008868 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	0f1b      	lsrs	r3, r3, #28
 8008854:	b2da      	uxtb	r2, r3
 8008856:	7dfb      	ldrb	r3, [r7, #23]
 8008858:	005b      	lsls	r3, r3, #1
 800885a:	4619      	mov	r1, r3
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	440b      	add	r3, r1
 8008860:	3230      	adds	r2, #48	@ 0x30
 8008862:	b2d2      	uxtb	r2, r2
 8008864:	701a      	strb	r2, [r3, #0]
 8008866:	e00a      	b.n	800887e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	0f1b      	lsrs	r3, r3, #28
 800886c:	b2da      	uxtb	r2, r3
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	005b      	lsls	r3, r3, #1
 8008872:	4619      	mov	r1, r3
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	440b      	add	r3, r1
 8008878:	3237      	adds	r2, #55	@ 0x37
 800887a:	b2d2      	uxtb	r2, r2
 800887c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	011b      	lsls	r3, r3, #4
 8008882:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008884:	7dfb      	ldrb	r3, [r7, #23]
 8008886:	005b      	lsls	r3, r3, #1
 8008888:	3301      	adds	r3, #1
 800888a:	68ba      	ldr	r2, [r7, #8]
 800888c:	4413      	add	r3, r2
 800888e:	2200      	movs	r2, #0
 8008890:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	3301      	adds	r3, #1
 8008896:	75fb      	strb	r3, [r7, #23]
 8008898:	7dfa      	ldrb	r2, [r7, #23]
 800889a:	79fb      	ldrb	r3, [r7, #7]
 800889c:	429a      	cmp	r2, r3
 800889e:	d3d3      	bcc.n	8008848 <IntToUnicode+0x18>
  }
}
 80088a0:	bf00      	nop
 80088a2:	bf00      	nop
 80088a4:	371c      	adds	r7, #28
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bc80      	pop	{r7}
 80088aa:	4770      	bx	lr

080088ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b084      	sub	sp, #16
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a0d      	ldr	r2, [pc, #52]	@ (80088f0 <HAL_PCD_MspInit+0x44>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d113      	bne.n	80088e6 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80088be:	4b0d      	ldr	r3, [pc, #52]	@ (80088f4 <HAL_PCD_MspInit+0x48>)
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	4a0c      	ldr	r2, [pc, #48]	@ (80088f4 <HAL_PCD_MspInit+0x48>)
 80088c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80088c8:	61d3      	str	r3, [r2, #28]
 80088ca:	4b0a      	ldr	r3, [pc, #40]	@ (80088f4 <HAL_PCD_MspInit+0x48>)
 80088cc:	69db      	ldr	r3, [r3, #28]
 80088ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088d2:	60fb      	str	r3, [r7, #12]
 80088d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80088d6:	2200      	movs	r2, #0
 80088d8:	2100      	movs	r1, #0
 80088da:	2014      	movs	r0, #20
 80088dc:	f7f8 fe27 	bl	800152e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80088e0:	2014      	movs	r0, #20
 80088e2:	f7f8 fe40 	bl	8001566 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80088e6:	bf00      	nop
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40005c00 	.word	0x40005c00
 80088f4:	40021000 	.word	0x40021000

080088f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800890c:	4619      	mov	r1, r3
 800890e:	4610      	mov	r0, r2
 8008910:	f7fe fd63 	bl	80073da <USBD_LL_SetupStage>
}
 8008914:	bf00      	nop
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	460b      	mov	r3, r1
 8008926:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800892e:	78fa      	ldrb	r2, [r7, #3]
 8008930:	6879      	ldr	r1, [r7, #4]
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	00db      	lsls	r3, r3, #3
 800893a:	440b      	add	r3, r1
 800893c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	78fb      	ldrb	r3, [r7, #3]
 8008944:	4619      	mov	r1, r3
 8008946:	f7fe fd95 	bl	8007474 <USBD_LL_DataOutStage>
}
 800894a:	bf00      	nop
 800894c:	3708      	adds	r7, #8
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b082      	sub	sp, #8
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
 800895a:	460b      	mov	r3, r1
 800895c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008964:	78fa      	ldrb	r2, [r7, #3]
 8008966:	6879      	ldr	r1, [r7, #4]
 8008968:	4613      	mov	r3, r2
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	4413      	add	r3, r2
 800896e:	00db      	lsls	r3, r3, #3
 8008970:	440b      	add	r3, r1
 8008972:	3324      	adds	r3, #36	@ 0x24
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	78fb      	ldrb	r3, [r7, #3]
 8008978:	4619      	mov	r1, r3
 800897a:	f7fe fdec 	bl	8007556 <USBD_LL_DataInStage>
}
 800897e:	bf00      	nop
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b082      	sub	sp, #8
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008994:	4618      	mov	r0, r3
 8008996:	f7fe fefc 	bl	8007792 <USBD_LL_SOF>
}
 800899a:	bf00      	nop
 800899c:	3708      	adds	r7, #8
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}

080089a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089a2:	b580      	push	{r7, lr}
 80089a4:	b084      	sub	sp, #16
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80089aa:	2301      	movs	r3, #1
 80089ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	799b      	ldrb	r3, [r3, #6]
 80089b2:	2b02      	cmp	r3, #2
 80089b4:	d001      	beq.n	80089ba <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80089b6:	f7f7 fe2b 	bl	8000610 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089c0:	7bfa      	ldrb	r2, [r7, #15]
 80089c2:	4611      	mov	r1, r2
 80089c4:	4618      	mov	r0, r3
 80089c6:	f7fe feac 	bl	8007722 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fe fe65 	bl	80076a0 <USBD_LL_Reset>
}
 80089d6:	bf00      	nop
 80089d8:	3710      	adds	r7, #16
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
	...

080089e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fe fea6 	bl	8007740 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	7a9b      	ldrb	r3, [r3, #10]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d005      	beq.n	8008a08 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80089fc:	4b04      	ldr	r3, [pc, #16]	@ (8008a10 <HAL_PCD_SuspendCallback+0x30>)
 80089fe:	691b      	ldr	r3, [r3, #16]
 8008a00:	4a03      	ldr	r2, [pc, #12]	@ (8008a10 <HAL_PCD_SuspendCallback+0x30>)
 8008a02:	f043 0306 	orr.w	r3, r3, #6
 8008a06:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008a08:	bf00      	nop
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	e000ed00 	.word	0xe000ed00

08008a14 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fe fea0 	bl	8007768 <USBD_LL_Resume>
}
 8008a28:	bf00      	nop
 8008a2a:	3708      	adds	r7, #8
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008a38:	4a28      	ldr	r2, [pc, #160]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a26      	ldr	r2, [pc, #152]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a44:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008a48:	4b24      	ldr	r3, [pc, #144]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a4a:	4a25      	ldr	r2, [pc, #148]	@ (8008ae0 <USBD_LL_Init+0xb0>)
 8008a4c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008a4e:	4b23      	ldr	r3, [pc, #140]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a50:	2208      	movs	r2, #8
 8008a52:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008a54:	4b21      	ldr	r3, [pc, #132]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a56:	2202      	movs	r2, #2
 8008a58:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008a5a:	4b20      	ldr	r3, [pc, #128]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008a60:	4b1e      	ldr	r3, [pc, #120]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a62:	2200      	movs	r2, #0
 8008a64:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008a66:	4b1d      	ldr	r3, [pc, #116]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008a6c:	481b      	ldr	r0, [pc, #108]	@ (8008adc <USBD_LL_Init+0xac>)
 8008a6e:	f7f8 ffd6 	bl	8001a1e <HAL_PCD_Init>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008a78:	f7f7 fdca 	bl	8000610 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008a82:	2318      	movs	r3, #24
 8008a84:	2200      	movs	r2, #0
 8008a86:	2100      	movs	r1, #0
 8008a88:	f7fa fce7 	bl	800345a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008a92:	2358      	movs	r3, #88	@ 0x58
 8008a94:	2200      	movs	r2, #0
 8008a96:	2180      	movs	r1, #128	@ 0x80
 8008a98:	f7fa fcdf 	bl	800345a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008aa2:	23c0      	movs	r3, #192	@ 0xc0
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	2181      	movs	r1, #129	@ 0x81
 8008aa8:	f7fa fcd7 	bl	800345a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008ab2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	2101      	movs	r1, #1
 8008aba:	f7fa fcce 	bl	800345a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008ac4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ac8:	2200      	movs	r2, #0
 8008aca:	2182      	movs	r1, #130	@ 0x82
 8008acc:	f7fa fcc5 	bl	800345a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3708      	adds	r7, #8
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	20001108 	.word	0x20001108
 8008ae0:	40005c00 	.word	0x40005c00

08008ae4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008af0:	2300      	movs	r3, #0
 8008af2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008afa:	4618      	mov	r0, r3
 8008afc:	f7f9 f885 	bl	8001c0a <HAL_PCD_Start>
 8008b00:	4603      	mov	r3, r0
 8008b02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b04:	7bfb      	ldrb	r3, [r7, #15]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f000 f94e 	bl	8008da8 <USBD_Get_USB_Status>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b10:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}

08008b1a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008b1a:	b580      	push	{r7, lr}
 8008b1c:	b084      	sub	sp, #16
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
 8008b22:	4608      	mov	r0, r1
 8008b24:	4611      	mov	r1, r2
 8008b26:	461a      	mov	r2, r3
 8008b28:	4603      	mov	r3, r0
 8008b2a:	70fb      	strb	r3, [r7, #3]
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	70bb      	strb	r3, [r7, #2]
 8008b30:	4613      	mov	r3, r2
 8008b32:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b34:	2300      	movs	r3, #0
 8008b36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008b42:	78bb      	ldrb	r3, [r7, #2]
 8008b44:	883a      	ldrh	r2, [r7, #0]
 8008b46:	78f9      	ldrb	r1, [r7, #3]
 8008b48:	f7f9 f9d9 	bl	8001efe <HAL_PCD_EP_Open>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b50:	7bfb      	ldrb	r3, [r7, #15]
 8008b52:	4618      	mov	r0, r3
 8008b54:	f000 f928 	bl	8008da8 <USBD_Get_USB_Status>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b084      	sub	sp, #16
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	460b      	mov	r3, r1
 8008b70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b80:	78fa      	ldrb	r2, [r7, #3]
 8008b82:	4611      	mov	r1, r2
 8008b84:	4618      	mov	r0, r3
 8008b86:	f7f9 fa17 	bl	8001fb8 <HAL_PCD_EP_Close>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b8e:	7bfb      	ldrb	r3, [r7, #15]
 8008b90:	4618      	mov	r0, r3
 8008b92:	f000 f909 	bl	8008da8 <USBD_Get_USB_Status>
 8008b96:	4603      	mov	r3, r0
 8008b98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	460b      	mov	r3, r1
 8008bae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008bbe:	78fa      	ldrb	r2, [r7, #3]
 8008bc0:	4611      	mov	r1, r2
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f7f9 fabf 	bl	8002146 <HAL_PCD_EP_SetStall>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bcc:	7bfb      	ldrb	r3, [r7, #15]
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f000 f8ea 	bl	8008da8 <USBD_Get_USB_Status>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b084      	sub	sp, #16
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
 8008bea:	460b      	mov	r3, r1
 8008bec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008bfc:	78fa      	ldrb	r2, [r7, #3]
 8008bfe:	4611      	mov	r1, r2
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7f9 fb00 	bl	8002206 <HAL_PCD_EP_ClrStall>
 8008c06:	4603      	mov	r3, r0
 8008c08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c0a:	7bfb      	ldrb	r3, [r7, #15]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f000 f8cb 	bl	8008da8 <USBD_Get_USB_Status>
 8008c12:	4603      	mov	r3, r0
 8008c14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c16:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008c32:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008c34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	da0b      	bge.n	8008c54 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008c3c:	78fb      	ldrb	r3, [r7, #3]
 8008c3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c42:	68f9      	ldr	r1, [r7, #12]
 8008c44:	4613      	mov	r3, r2
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	4413      	add	r3, r2
 8008c4a:	00db      	lsls	r3, r3, #3
 8008c4c:	440b      	add	r3, r1
 8008c4e:	3312      	adds	r3, #18
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	e00b      	b.n	8008c6c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008c54:	78fb      	ldrb	r3, [r7, #3]
 8008c56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c5a:	68f9      	ldr	r1, [r7, #12]
 8008c5c:	4613      	mov	r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4413      	add	r3, r2
 8008c62:	00db      	lsls	r3, r3, #3
 8008c64:	440b      	add	r3, r1
 8008c66:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8008c6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3714      	adds	r7, #20
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr

08008c76 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	460b      	mov	r3, r1
 8008c80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c82:	2300      	movs	r3, #0
 8008c84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c86:	2300      	movs	r3, #0
 8008c88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008c90:	78fa      	ldrb	r2, [r7, #3]
 8008c92:	4611      	mov	r1, r2
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7f9 f90e 	bl	8001eb6 <HAL_PCD_SetAddress>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f000 f881 	bl	8008da8 <USBD_Get_USB_Status>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008caa:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b086      	sub	sp, #24
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	60f8      	str	r0, [r7, #12]
 8008cbc:	607a      	str	r2, [r7, #4]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	72fb      	strb	r3, [r7, #11]
 8008cc4:	4613      	mov	r3, r2
 8008cc6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008cd6:	893b      	ldrh	r3, [r7, #8]
 8008cd8:	7af9      	ldrb	r1, [r7, #11]
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	f7f9 f9fc 	bl	80020d8 <HAL_PCD_EP_Transmit>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 f85e 	bl	8008da8 <USBD_Get_USB_Status>
 8008cec:	4603      	mov	r3, r0
 8008cee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008cf0:	7dbb      	ldrb	r3, [r7, #22]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3718      	adds	r7, #24
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b086      	sub	sp, #24
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	60f8      	str	r0, [r7, #12]
 8008d02:	607a      	str	r2, [r7, #4]
 8008d04:	461a      	mov	r2, r3
 8008d06:	460b      	mov	r3, r1
 8008d08:	72fb      	strb	r3, [r7, #11]
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008d1c:	893b      	ldrh	r3, [r7, #8]
 8008d1e:	7af9      	ldrb	r1, [r7, #11]
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	f7f9 f991 	bl	8002048 <HAL_PCD_EP_Receive>
 8008d26:	4603      	mov	r3, r0
 8008d28:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d2a:	7dfb      	ldrb	r3, [r7, #23]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f000 f83b 	bl	8008da8 <USBD_Get_USB_Status>
 8008d32:	4603      	mov	r3, r0
 8008d34:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d36:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3718      	adds	r7, #24
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	460b      	mov	r3, r1
 8008d4a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008d52:	78fa      	ldrb	r2, [r7, #3]
 8008d54:	4611      	mov	r1, r2
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7f9 f9a7 	bl	80020aa <HAL_PCD_EP_GetRxCount>
 8008d5c:	4603      	mov	r3, r0
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3708      	adds	r7, #8
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
	...

08008d68 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008d70:	4b02      	ldr	r3, [pc, #8]	@ (8008d7c <USBD_static_malloc+0x14>)
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	370c      	adds	r7, #12
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bc80      	pop	{r7}
 8008d7a:	4770      	bx	lr
 8008d7c:	200013e0 	.word	0x200013e0

08008d80 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]

}
 8008d88:	bf00      	nop
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bc80      	pop	{r7}
 8008d90:	4770      	bx	lr

08008d92 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bc80      	pop	{r7}
 8008da6:	4770      	bx	lr

08008da8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	4603      	mov	r3, r0
 8008db0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008db2:	2300      	movs	r3, #0
 8008db4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	2b03      	cmp	r3, #3
 8008dba:	d817      	bhi.n	8008dec <USBD_Get_USB_Status+0x44>
 8008dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc4 <USBD_Get_USB_Status+0x1c>)
 8008dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc2:	bf00      	nop
 8008dc4:	08008dd5 	.word	0x08008dd5
 8008dc8:	08008ddb 	.word	0x08008ddb
 8008dcc:	08008de1 	.word	0x08008de1
 8008dd0:	08008de7 	.word	0x08008de7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73fb      	strb	r3, [r7, #15]
    break;
 8008dd8:	e00b      	b.n	8008df2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008dda:	2302      	movs	r3, #2
 8008ddc:	73fb      	strb	r3, [r7, #15]
    break;
 8008dde:	e008      	b.n	8008df2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008de0:	2301      	movs	r3, #1
 8008de2:	73fb      	strb	r3, [r7, #15]
    break;
 8008de4:	e005      	b.n	8008df2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008de6:	2302      	movs	r3, #2
 8008de8:	73fb      	strb	r3, [r7, #15]
    break;
 8008dea:	e002      	b.n	8008df2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008dec:	2302      	movs	r3, #2
 8008dee:	73fb      	strb	r3, [r7, #15]
    break;
 8008df0:	bf00      	nop
  }
  return usb_status;
 8008df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3714      	adds	r7, #20
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bc80      	pop	{r7}
 8008dfc:	4770      	bx	lr
 8008dfe:	bf00      	nop

08008e00 <memset>:
 8008e00:	4603      	mov	r3, r0
 8008e02:	4402      	add	r2, r0
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d100      	bne.n	8008e0a <memset+0xa>
 8008e08:	4770      	bx	lr
 8008e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e0e:	e7f9      	b.n	8008e04 <memset+0x4>

08008e10 <__libc_init_array>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	2600      	movs	r6, #0
 8008e14:	4d0c      	ldr	r5, [pc, #48]	@ (8008e48 <__libc_init_array+0x38>)
 8008e16:	4c0d      	ldr	r4, [pc, #52]	@ (8008e4c <__libc_init_array+0x3c>)
 8008e18:	1b64      	subs	r4, r4, r5
 8008e1a:	10a4      	asrs	r4, r4, #2
 8008e1c:	42a6      	cmp	r6, r4
 8008e1e:	d109      	bne.n	8008e34 <__libc_init_array+0x24>
 8008e20:	f000 f81a 	bl	8008e58 <_init>
 8008e24:	2600      	movs	r6, #0
 8008e26:	4d0a      	ldr	r5, [pc, #40]	@ (8008e50 <__libc_init_array+0x40>)
 8008e28:	4c0a      	ldr	r4, [pc, #40]	@ (8008e54 <__libc_init_array+0x44>)
 8008e2a:	1b64      	subs	r4, r4, r5
 8008e2c:	10a4      	asrs	r4, r4, #2
 8008e2e:	42a6      	cmp	r6, r4
 8008e30:	d105      	bne.n	8008e3e <__libc_init_array+0x2e>
 8008e32:	bd70      	pop	{r4, r5, r6, pc}
 8008e34:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e38:	4798      	blx	r3
 8008e3a:	3601      	adds	r6, #1
 8008e3c:	e7ee      	b.n	8008e1c <__libc_init_array+0xc>
 8008e3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e42:	4798      	blx	r3
 8008e44:	3601      	adds	r6, #1
 8008e46:	e7f2      	b.n	8008e2e <__libc_init_array+0x1e>
 8008e48:	08008edc 	.word	0x08008edc
 8008e4c:	08008edc 	.word	0x08008edc
 8008e50:	08008edc 	.word	0x08008edc
 8008e54:	08008ee0 	.word	0x08008ee0

08008e58 <_init>:
 8008e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e5a:	bf00      	nop
 8008e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e5e:	bc08      	pop	{r3}
 8008e60:	469e      	mov	lr, r3
 8008e62:	4770      	bx	lr

08008e64 <_fini>:
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	bf00      	nop
 8008e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6a:	bc08      	pop	{r3}
 8008e6c:	469e      	mov	lr, r3
 8008e6e:	4770      	bx	lr
