# ğŸ” Synchronous FIFO Buffer in Verilog

This project implements a **parameterizable synchronous FIFO (First-In First-Out)** buffer in **Verilog HDL**, designed for use in RTL pipelines, buffering, and digital communication systems.

---

## ğŸ§  Core Features

- âœ… **Synchronous Design** â€” Single clock domain operation
- âœ… **Parameterizable** â€” Configurable `DATA_WIDTH`, `DEPTH`, and `PTR_SIZE`
- âœ… **Overflow & Underflow Protection**
- âœ… **Occupancy Counter** â€” Real-time full/empty indication
- âœ… **Synthesizable RTL** â€” Clean, industry-ready Verilog

<img width="1554" height="459" alt="image" src="https://github.com/user-attachments/assets/16f74351-068a-4664-8659-f50371d3d500" />
