
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c078  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  0800c188  0800c188  0001c188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cc2c  0800cc2c  0001cc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800cc34  0800cc34  0001cc34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006e4  20000000  0800cc40  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009d4  200006e4  0800d324  000206e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010b8  0800d324  000210b8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206e4  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002070d  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000e18e  00000000  00000000  00020750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000031f5  00000000  00000000  0002e8de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001148  00000000  00000000  00031ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000d18  00000000  00000000  00032c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000192e9  00000000  00000000  00033938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00013df2  00000000  00000000  0004cc21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00081bd5  00000000  00000000  00060a13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00005d58  00000000  00000000  000e25e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  000e8340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006e4 	.word	0x200006e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c170 	.word	0x0800c170

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006e8 	.word	0x200006e8
 800014c:	0800c170 	.word	0x0800c170

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9bd 	b.w	8000e24 <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b972 	b.w	8000e24 <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d14c      	bne.n	8000c02 <__udivmoddi4+0xaa>
 8000b68:	428a      	cmp	r2, r1
 8000b6a:	4694      	mov	ip, r2
 8000b6c:	d967      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000b6e:	fab2 f382 	clz	r3, r2
 8000b72:	b153      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b78:	f1c3 0220 	rsb	r2, r3, #32
 8000b7c:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b80:	fa20 f202 	lsr.w	r2, r0, r2
 8000b84:	ea42 0e0e 	orr.w	lr, r2, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8e:	fbbe f1f7 	udiv	r1, lr, r7
 8000b92:	fa1f f58c 	uxth.w	r5, ip
 8000b96:	fb07 ee11 	mls	lr, r7, r1, lr
 8000b9a:	fb01 f005 	mul.w	r0, r1, r5
 8000b9e:	0c22      	lsrs	r2, r4, #16
 8000ba0:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	eb1c 0202 	adds.w	r2, ip, r2
 8000bac:	f101 3eff 	add.w	lr, r1, #4294967295
 8000bb0:	f080 8119 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000bb4:	4290      	cmp	r0, r2
 8000bb6:	f240 8116 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000bba:	3902      	subs	r1, #2
 8000bbc:	4462      	add	r2, ip
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000bc8:	fb00 f505 	mul.w	r5, r0, r5
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a5      	cmp	r5, r4
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x94>
 8000bd6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bda:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bde:	f080 8104 	bcs.w	8000dea <__udivmoddi4+0x292>
 8000be2:	42a5      	cmp	r5, r4
 8000be4:	f240 8101 	bls.w	8000dea <__udivmoddi4+0x292>
 8000be8:	4464      	add	r4, ip
 8000bea:	3802      	subs	r0, #2
 8000bec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	1b64      	subs	r4, r4, r5
 8000bf4:	b11e      	cbz	r6, 8000bfe <__udivmoddi4+0xa6>
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	e9c6 4300 	strd	r4, r3, [r6]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0xc0>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	f000 80ea 	beq.w	8000de0 <__udivmoddi4+0x288>
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	e9c6 0500 	strd	r0, r5, [r6]
 8000c12:	4608      	mov	r0, r1
 8000c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c18:	fab3 f183 	clz	r1, r3
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	d148      	bne.n	8000cb2 <__udivmoddi4+0x15a>
 8000c20:	42ab      	cmp	r3, r5
 8000c22:	d302      	bcc.n	8000c2a <__udivmoddi4+0xd2>
 8000c24:	4282      	cmp	r2, r0
 8000c26:	f200 80f8 	bhi.w	8000e1a <__udivmoddi4+0x2c2>
 8000c2a:	1a84      	subs	r4, r0, r2
 8000c2c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c30:	2001      	movs	r0, #1
 8000c32:	4696      	mov	lr, r2
 8000c34:	2e00      	cmp	r6, #0
 8000c36:	d0e2      	beq.n	8000bfe <__udivmoddi4+0xa6>
 8000c38:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c3c:	e7df      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000c3e:	b902      	cbnz	r2, 8000c42 <__udivmoddi4+0xea>
 8000c40:	deff      	udf	#255	; 0xff
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f040 808e 	bne.w	8000d68 <__udivmoddi4+0x210>
 8000c4c:	1a88      	subs	r0, r1, r2
 8000c4e:	2101      	movs	r1, #1
 8000c50:	0c17      	lsrs	r7, r2, #16
 8000c52:	fa1f fe82 	uxth.w	lr, r2
 8000c56:	fbb0 f5f7 	udiv	r5, r0, r7
 8000c5a:	fb07 0015 	mls	r0, r7, r5, r0
 8000c5e:	0c22      	lsrs	r2, r4, #16
 8000c60:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c64:	fb0e f005 	mul.w	r0, lr, r5
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	d908      	bls.n	8000c7e <__udivmoddi4+0x126>
 8000c6c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c70:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x124>
 8000c76:	4290      	cmp	r0, r2
 8000c78:	f200 80cc 	bhi.w	8000e14 <__udivmoddi4+0x2bc>
 8000c7c:	4645      	mov	r5, r8
 8000c7e:	1a12      	subs	r2, r2, r0
 8000c80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c84:	fb07 2210 	mls	r2, r7, r0, r2
 8000c88:	fb0e fe00 	mul.w	lr, lr, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0x150>
 8000c96:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x14e>
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	f200 80b4 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cb0:	e7a0      	b.n	8000bf4 <__udivmoddi4+0x9c>
 8000cb2:	f1c1 0720 	rsb	r7, r1, #32
 8000cb6:	408b      	lsls	r3, r1
 8000cb8:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cbc:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc0:	fa25 fa07 	lsr.w	sl, r5, r7
 8000cc4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cc8:	fbba f8f9 	udiv	r8, sl, r9
 8000ccc:	408d      	lsls	r5, r1
 8000cce:	fa20 f307 	lsr.w	r3, r0, r7
 8000cd2:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	432b      	orrs	r3, r5
 8000cdc:	fa00 f501 	lsl.w	r5, r0, r1
 8000ce0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ce4:	0c1c      	lsrs	r4, r3, #16
 8000ce6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000cea:	42a0      	cmp	r0, r4
 8000cec:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf0:	d90b      	bls.n	8000d0a <__udivmoddi4+0x1b2>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cfa:	f080 8086 	bcs.w	8000e0a <__udivmoddi4+0x2b2>
 8000cfe:	42a0      	cmp	r0, r4
 8000d00:	f240 8083 	bls.w	8000e0a <__udivmoddi4+0x2b2>
 8000d04:	f1a8 0802 	sub.w	r8, r8, #2
 8000d08:	4464      	add	r4, ip
 8000d0a:	1a24      	subs	r4, r4, r0
 8000d0c:	b298      	uxth	r0, r3
 8000d0e:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d12:	fb09 4413 	mls	r4, r9, r3, r4
 8000d16:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d1a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x1dc>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d2a:	d26a      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d968      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d30:	3b02      	subs	r3, #2
 8000d32:	4464      	add	r4, ip
 8000d34:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d38:	fba0 9302 	umull	r9, r3, r0, r2
 8000d3c:	eba4 040e 	sub.w	r4, r4, lr
 8000d40:	429c      	cmp	r4, r3
 8000d42:	46c8      	mov	r8, r9
 8000d44:	469e      	mov	lr, r3
 8000d46:	d354      	bcc.n	8000df2 <__udivmoddi4+0x29a>
 8000d48:	d051      	beq.n	8000dee <__udivmoddi4+0x296>
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d067      	beq.n	8000e1e <__udivmoddi4+0x2c6>
 8000d4e:	ebb5 0308 	subs.w	r3, r5, r8
 8000d52:	eb64 040e 	sbc.w	r4, r4, lr
 8000d56:	40cb      	lsrs	r3, r1
 8000d58:	fa04 f707 	lsl.w	r7, r4, r7
 8000d5c:	431f      	orrs	r7, r3
 8000d5e:	40cc      	lsrs	r4, r1
 8000d60:	e9c6 7400 	strd	r7, r4, [r6]
 8000d64:	2100      	movs	r1, #0
 8000d66:	e74a      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000d68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d6c:	f1c3 0020 	rsb	r0, r3, #32
 8000d70:	40c1      	lsrs	r1, r0
 8000d72:	409d      	lsls	r5, r3
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7c:	4328      	orrs	r0, r5
 8000d7e:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d82:	fb07 1115 	mls	r1, r7, r5, r1
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	0c02      	lsrs	r2, r0, #16
 8000d8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d90:	fb05 f10e 	mul.w	r1, r5, lr
 8000d94:	4291      	cmp	r1, r2
 8000d96:	fa04 f403 	lsl.w	r4, r4, r3
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x256>
 8000d9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000da0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da4:	d22f      	bcs.n	8000e06 <__udivmoddi4+0x2ae>
 8000da6:	4291      	cmp	r1, r2
 8000da8:	d92d      	bls.n	8000e06 <__udivmoddi4+0x2ae>
 8000daa:	3d02      	subs	r5, #2
 8000dac:	4462      	add	r2, ip
 8000dae:	1a52      	subs	r2, r2, r1
 8000db0:	fbb2 f1f7 	udiv	r1, r2, r7
 8000db4:	fb07 2211 	mls	r2, r7, r1, r2
 8000db8:	b280      	uxth	r0, r0
 8000dba:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000dbe:	fb01 f20e 	mul.w	r2, r1, lr
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x280>
 8000dc6:	eb1c 0000 	adds.w	r0, ip, r0
 8000dca:	f101 38ff 	add.w	r8, r1, #4294967295
 8000dce:	d216      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000dd0:	4282      	cmp	r2, r0
 8000dd2:	d914      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000dd4:	3902      	subs	r1, #2
 8000dd6:	4460      	add	r0, ip
 8000dd8:	1a80      	subs	r0, r0, r2
 8000dda:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dde:	e73a      	b.n	8000c56 <__udivmoddi4+0xfe>
 8000de0:	4631      	mov	r1, r6
 8000de2:	4630      	mov	r0, r6
 8000de4:	e70b      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000de6:	4671      	mov	r1, lr
 8000de8:	e6e9      	b.n	8000bbe <__udivmoddi4+0x66>
 8000dea:	4610      	mov	r0, r2
 8000dec:	e6fe      	b.n	8000bec <__udivmoddi4+0x94>
 8000dee:	454d      	cmp	r5, r9
 8000df0:	d2ab      	bcs.n	8000d4a <__udivmoddi4+0x1f2>
 8000df2:	ebb9 0802 	subs.w	r8, r9, r2
 8000df6:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7a5      	b.n	8000d4a <__udivmoddi4+0x1f2>
 8000dfe:	4641      	mov	r1, r8
 8000e00:	e7ea      	b.n	8000dd8 <__udivmoddi4+0x280>
 8000e02:	4603      	mov	r3, r0
 8000e04:	e796      	b.n	8000d34 <__udivmoddi4+0x1dc>
 8000e06:	4645      	mov	r5, r8
 8000e08:	e7d1      	b.n	8000dae <__udivmoddi4+0x256>
 8000e0a:	46d0      	mov	r8, sl
 8000e0c:	e77d      	b.n	8000d0a <__udivmoddi4+0x1b2>
 8000e0e:	4464      	add	r4, ip
 8000e10:	3802      	subs	r0, #2
 8000e12:	e749      	b.n	8000ca8 <__udivmoddi4+0x150>
 8000e14:	3d02      	subs	r5, #2
 8000e16:	4462      	add	r2, ip
 8000e18:	e731      	b.n	8000c7e <__udivmoddi4+0x126>
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e70a      	b.n	8000c34 <__udivmoddi4+0xdc>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e6ed      	b.n	8000bfe <__udivmoddi4+0xa6>
 8000e22:	bf00      	nop

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <CRC_init>:
/**
 * @func 	void CRC_init(void)
 * @brief	Initialise le module CRC
 **/
void CRC_init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	hcrc.Instance = CRC;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <CRC_init+0x14>)
 8000e2e:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <CRC_init+0x18>)
 8000e30:	601a      	str	r2, [r3, #0]

	if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000e32:	4802      	ldr	r0, [pc, #8]	; (8000e3c <CRC_init+0x14>)
 8000e34:	f003 f97b 	bl	800412e <HAL_CRC_Init>
	{
		// Handle errors ...
	}
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000700 	.word	0x20000700
 8000e40:	40023000 	.word	0x40023000

08000e44 <CRC_compare_8b>:
 * @param	crc_code : code à comparer avec le buffer spécifié
 * @param	buff* : buffer contenant les octets utiles
 * @param	length : taille du buffer
 **/
bool_e CRC_compare_8b(uint32_t crc_code, uint8_t* buff, uint16_t length)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	80fb      	strh	r3, [r7, #6]
	uint32_t index = 0U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]

	__HAL_LOCK(&hcrc);
 8000e56:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e58:	791b      	ldrb	r3, [r3, #4]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d101      	bne.n	8000e62 <CRC_compare_8b+0x1e>
 8000e5e:	2302      	movs	r3, #2
 8000e60:	e02e      	b.n	8000ec0 <CRC_compare_8b+0x7c>
 8000e62:	4b1a      	ldr	r3, [pc, #104]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	711a      	strb	r2, [r3, #4]

	hcrc.State = HAL_CRC_STATE_BUSY;
 8000e68:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e6a:	2202      	movs	r2, #2
 8000e6c:	715a      	strb	r2, [r3, #5]

	__HAL_CRC_DR_RESET(&hcrc);
 8000e6e:	4b17      	ldr	r3, [pc, #92]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f042 0201 	orr.w	r2, r2, #1
 8000e7c:	609a      	str	r2, [r3, #8]

	for(index = 0U; index < length; index++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	e009      	b.n	8000e98 <CRC_compare_8b+0x54>
	{
		hcrc.Instance->DR = (uint32_t)buff[index];
 8000e84:	68ba      	ldr	r2, [r7, #8]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	4413      	add	r3, r2
 8000e8a:	781a      	ldrb	r2, [r3, #0]
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <CRC_compare_8b+0x88>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	601a      	str	r2, [r3, #0]
	for(index = 0U; index < length; index++)
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d3f1      	bcc.n	8000e84 <CRC_compare_8b+0x40>
	}

	hcrc.State = HAL_CRC_STATE_READY;
 8000ea0:	4b0a      	ldr	r3, [pc, #40]	; (8000ecc <CRC_compare_8b+0x88>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	715a      	strb	r2, [r3, #5]

	__HAL_UNLOCK(&hcrc);
 8000ea6:	4b09      	ldr	r3, [pc, #36]	; (8000ecc <CRC_compare_8b+0x88>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	711a      	strb	r2, [r3, #4]

	return ((hcrc.Instance->DR & 0xFFFF) == crc_code);
 8000eac:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <CRC_compare_8b+0x88>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	68fa      	ldr	r2, [r7, #12]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	bf0c      	ite	eq
 8000eba:	2301      	moveq	r3, #1
 8000ebc:	2300      	movne	r3, #0
 8000ebe:	b2db      	uxtb	r3, r3
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	371c      	adds	r7, #28
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	20000700 	.word	0x20000700

08000ed0 <HAL_CRC_MspInit>:
 * @func 	void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
 * @brief	Permet de démarrer le module CRC
 * @param	crcHandle : gestionnaire de module CRC
 **/
void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a09      	ldr	r2, [pc, #36]	; (8000f04 <HAL_CRC_MspInit+0x34>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d10b      	bne.n	8000efa <HAL_CRC_MspInit+0x2a>
  {
    __HAL_RCC_CRC_CLK_ENABLE();
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <HAL_CRC_MspInit+0x38>)
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	4a08      	ldr	r2, [pc, #32]	; (8000f08 <HAL_CRC_MspInit+0x38>)
 8000ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eec:	6153      	str	r3, [r2, #20]
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_CRC_MspInit+0x38>)
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  }
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	40023000 	.word	0x40023000
 8000f08:	40021000 	.word	0x40021000

08000f0c <process_ms>:
}


static volatile uint32_t t = 0;
void process_ms(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
	if(t)
 8000f10:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <process_ms+0x20>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d004      	beq.n	8000f22 <process_ms+0x16>
		t--;
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <process_ms+0x20>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	4a03      	ldr	r2, [pc, #12]	; (8000f2c <process_ms+0x20>)
 8000f20:	6013      	str	r3, [r2, #0]
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000708 	.word	0x20000708

08000f30 <main>:

void set_drone_position(st_receiver_data *data);

int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la première étape de la fonction main().
	HAL_Init();
 8000f36:	f002 ff7f 	bl	8003e38 <HAL_Init>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2201      	movs	r2, #1
 8000f42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f46:	4819      	ldr	r0, [pc, #100]	; (8000fac <main+0x7c>)
 8000f48:	f000 fd38 	bl	80019bc <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2301      	movs	r3, #1
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f58:	4815      	ldr	r0, [pc, #84]	; (8000fb0 <main+0x80>)
 8000f5a:	f000 fd2f 	bl	80019bc <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms à la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000f5e:	4815      	ldr	r0, [pc, #84]	; (8000fb4 <main+0x84>)
 8000f60:	f002 ff40 	bl	8003de4 <Systick_add_callback_function>

	// Initialise les moteurs
	MOTOR_init();
 8000f64:	f000 fa9c 	bl	80014a0 <MOTOR_init>

	HAL_GPIO_WritePin(LED_GREEN_GPIO, LED_GREEN_PIN, 0);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f6e:	480f      	ldr	r0, [pc, #60]	; (8000fac <main+0x7c>)
 8000f70:	f003 faf4 	bl	800455c <HAL_GPIO_WritePin>

	//Initialisation de l'UART2 à la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	RECEIVER_init(UART2_ID, 4000, 6);
 8000f74:	2206      	movs	r2, #6
 8000f76:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f000 fb44 	bl	8001608 <RECEIVER_init>

	while(1)	//boucle de tâche de fond
	{
		st_receiver_data data = {0};
 8000f80:	463b      	mov	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	809a      	strh	r2, [r3, #4]

		if(!t)
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <main+0x88>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d1f7      	bne.n	8000f80 <main+0x50>
		{
			if (RECEIVER_data_available())
 8000f90:	f000 fb7c 	bl	800168c <RECEIVER_data_available>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d0f2      	beq.n	8000f80 <main+0x50>
			{
				RECEIVER_fetch_data(&data);
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 fb87 	bl	80016b0 <RECEIVER_fetch_data>

				set_drone_position(&data);
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 f809 	bl	8000fbc <set_drone_position>
	{
 8000faa:	e7e9      	b.n	8000f80 <main+0x50>
 8000fac:	40011000 	.word	0x40011000
 8000fb0:	40010800 	.word	0x40010800
 8000fb4:	08000f0d 	.word	0x08000f0d
 8000fb8:	20000708 	.word	0x20000708

08000fbc <set_drone_position>:
		}
	}
}

void set_drone_position(st_receiver_data *data)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
	if (data->x > 0 && data->y > 0)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	dd41      	ble.n	8001052 <set_drone_position+0x96>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	dd3c      	ble.n	8001052 <set_drone_position+0x96>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 10);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	330a      	adds	r3, #10
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 faa8 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 10);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	330a      	adds	r3, #10
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f000 fa9e 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 10);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	330a      	adds	r3, #10
 800100a:	b2db      	uxtb	r3, r3
 800100c:	4619      	mov	r1, r3
 800100e:	2002      	movs	r0, #2
 8001010:	f000 fa94 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 75);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	334b      	adds	r3, #75	; 0x4b
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4619      	mov	r1, r3
 8001022:	2003      	movs	r0, #3
 8001024:	f000 fa8a 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 10);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	330a      	adds	r3, #10
 8001032:	b2db      	uxtb	r3, r3
 8001034:	4619      	mov	r1, r3
 8001036:	2004      	movs	r0, #4
 8001038:	f000 fa80 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 75);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	334b      	adds	r3, #75	; 0x4b
 8001046:	b2db      	uxtb	r3, r3
 8001048:	4619      	mov	r1, r3
 800104a:	2005      	movs	r0, #5
 800104c:	f000 fa76 	bl	800153c <MOTOR_drive>
 8001050:	e221      	b.n	8001496 <set_drone_position+0x4da>
	}

	else if (data->x < 0 && data->y > 0)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001058:	2b00      	cmp	r3, #0
 800105a:	da41      	bge.n	80010e0 <set_drone_position+0x124>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001062:	2b00      	cmp	r3, #0
 8001064:	dd3c      	ble.n	80010e0 <set_drone_position+0x124>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 10);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800106c:	b2db      	uxtb	r3, r3
 800106e:	330a      	adds	r3, #10
 8001070:	b2db      	uxtb	r3, r3
 8001072:	4619      	mov	r1, r3
 8001074:	2000      	movs	r0, #0
 8001076:	f000 fa61 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 10);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	330a      	adds	r3, #10
 8001084:	b2db      	uxtb	r3, r3
 8001086:	4619      	mov	r1, r3
 8001088:	2001      	movs	r0, #1
 800108a:	f000 fa57 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 10);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	330a      	adds	r3, #10
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4619      	mov	r1, r3
 800109c:	2002      	movs	r0, #2
 800109e:	f000 fa4d 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 10);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	330a      	adds	r3, #10
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	4619      	mov	r1, r3
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 fa43 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 75);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	334b      	adds	r3, #75	; 0x4b
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	4619      	mov	r1, r3
 80010c4:	2004      	movs	r0, #4
 80010c6:	f000 fa39 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 75);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	334b      	adds	r3, #75	; 0x4b
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	4619      	mov	r1, r3
 80010d8:	2005      	movs	r0, #5
 80010da:	f000 fa2f 	bl	800153c <MOTOR_drive>
 80010de:	e1da      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x > 0 && data->y < 0)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	dd41      	ble.n	800116e <set_drone_position+0x1b2>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	da3c      	bge.n	800116e <set_drone_position+0x1b2>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 75);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	334b      	adds	r3, #75	; 0x4b
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	4619      	mov	r1, r3
 8001102:	2000      	movs	r0, #0
 8001104:	f000 fa1a 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 10);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	330a      	adds	r3, #10
 8001112:	b2db      	uxtb	r3, r3
 8001114:	4619      	mov	r1, r3
 8001116:	2001      	movs	r0, #1
 8001118:	f000 fa10 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 75);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	334b      	adds	r3, #75	; 0x4b
 8001126:	b2db      	uxtb	r3, r3
 8001128:	4619      	mov	r1, r3
 800112a:	2002      	movs	r0, #2
 800112c:	f000 fa06 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 10);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	330a      	adds	r3, #10
 800113a:	b2db      	uxtb	r3, r3
 800113c:	4619      	mov	r1, r3
 800113e:	2003      	movs	r0, #3
 8001140:	f000 f9fc 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 10);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	330a      	adds	r3, #10
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4619      	mov	r1, r3
 8001152:	2004      	movs	r0, #4
 8001154:	f000 f9f2 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 10);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800115e:	b2db      	uxtb	r3, r3
 8001160:	330a      	adds	r3, #10
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	2005      	movs	r0, #5
 8001168:	f000 f9e8 	bl	800153c <MOTOR_drive>
 800116c:	e193      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x < 0 && data->y < 0)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	2b00      	cmp	r3, #0
 8001176:	da41      	bge.n	80011fc <set_drone_position+0x240>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800117e:	2b00      	cmp	r3, #0
 8001180:	da3c      	bge.n	80011fc <set_drone_position+0x240>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 75);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	334b      	adds	r3, #75	; 0x4b
 800118c:	b2db      	uxtb	r3, r3
 800118e:	4619      	mov	r1, r3
 8001190:	2000      	movs	r0, #0
 8001192:	f000 f9d3 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 75);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	334b      	adds	r3, #75	; 0x4b
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4619      	mov	r1, r3
 80011a4:	2001      	movs	r0, #1
 80011a6:	f000 f9c9 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 10);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	330a      	adds	r3, #10
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	4619      	mov	r1, r3
 80011b8:	2002      	movs	r0, #2
 80011ba:	f000 f9bf 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 10);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	330a      	adds	r3, #10
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	2003      	movs	r0, #3
 80011ce:	f000 f9b5 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 10);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	330a      	adds	r3, #10
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	4619      	mov	r1, r3
 80011e0:	2004      	movs	r0, #4
 80011e2:	f000 f9ab 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 10);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	330a      	adds	r3, #10
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4619      	mov	r1, r3
 80011f4:	2005      	movs	r0, #5
 80011f6:	f000 f9a1 	bl	800153c <MOTOR_drive>
 80011fa:	e14c      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x > 0 && data->y == 0)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001202:	2b00      	cmp	r3, #0
 8001204:	dd41      	ble.n	800128a <set_drone_position+0x2ce>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d13c      	bne.n	800128a <set_drone_position+0x2ce>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 10);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	330a      	adds	r3, #10
 800121a:	b2db      	uxtb	r3, r3
 800121c:	4619      	mov	r1, r3
 800121e:	2000      	movs	r0, #0
 8001220:	f000 f98c 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 10);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	330a      	adds	r3, #10
 800122e:	b2db      	uxtb	r3, r3
 8001230:	4619      	mov	r1, r3
 8001232:	2001      	movs	r0, #1
 8001234:	f000 f982 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 75);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	334b      	adds	r3, #75	; 0x4b
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4619      	mov	r1, r3
 8001246:	2002      	movs	r0, #2
 8001248:	f000 f978 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 75);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	334b      	adds	r3, #75	; 0x4b
 8001256:	b2db      	uxtb	r3, r3
 8001258:	4619      	mov	r1, r3
 800125a:	2003      	movs	r0, #3
 800125c:	f000 f96e 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 10);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	330a      	adds	r3, #10
 800126a:	b2db      	uxtb	r3, r3
 800126c:	4619      	mov	r1, r3
 800126e:	2004      	movs	r0, #4
 8001270:	f000 f964 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 10);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	330a      	adds	r3, #10
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4619      	mov	r1, r3
 8001282:	2005      	movs	r0, #5
 8001284:	f000 f95a 	bl	800153c <MOTOR_drive>
 8001288:	e105      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x < 0 && data->y == 0)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001290:	2b00      	cmp	r3, #0
 8001292:	da41      	bge.n	8001318 <set_drone_position+0x35c>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d13c      	bne.n	8001318 <set_drone_position+0x35c>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 10);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	330a      	adds	r3, #10
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	4619      	mov	r1, r3
 80012ac:	2000      	movs	r0, #0
 80012ae:	f000 f945 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 75);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	334b      	adds	r3, #75	; 0x4b
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	2001      	movs	r0, #1
 80012c2:	f000 f93b 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 10);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	330a      	adds	r3, #10
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4619      	mov	r1, r3
 80012d4:	2002      	movs	r0, #2
 80012d6:	f000 f931 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 10);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	330a      	adds	r3, #10
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	4619      	mov	r1, r3
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f927 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 75);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	334b      	adds	r3, #75	; 0x4b
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	4619      	mov	r1, r3
 80012fc:	2004      	movs	r0, #4
 80012fe:	f000 f91d 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 10);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	330a      	adds	r3, #10
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4619      	mov	r1, r3
 8001310:	2005      	movs	r0, #5
 8001312:	f000 f913 	bl	800153c <MOTOR_drive>
 8001316:	e0be      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x == 0 && data->y > 0)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d141      	bne.n	80013a6 <set_drone_position+0x3ea>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001328:	2b00      	cmp	r3, #0
 800132a:	dd3c      	ble.n	80013a6 <set_drone_position+0x3ea>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 10);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	330a      	adds	r3, #10
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4619      	mov	r1, r3
 800133a:	2000      	movs	r0, #0
 800133c:	f000 f8fe 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 10);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001346:	b2db      	uxtb	r3, r3
 8001348:	330a      	adds	r3, #10
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4619      	mov	r1, r3
 800134e:	2001      	movs	r0, #1
 8001350:	f000 f8f4 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 10);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	330a      	adds	r3, #10
 800135e:	b2db      	uxtb	r3, r3
 8001360:	4619      	mov	r1, r3
 8001362:	2002      	movs	r0, #2
 8001364:	f000 f8ea 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 75);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	334b      	adds	r3, #75	; 0x4b
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4619      	mov	r1, r3
 8001376:	2003      	movs	r0, #3
 8001378:	f000 f8e0 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 75);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001382:	b2db      	uxtb	r3, r3
 8001384:	334b      	adds	r3, #75	; 0x4b
 8001386:	b2db      	uxtb	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	2004      	movs	r0, #4
 800138c:	f000 f8d6 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 75);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	334b      	adds	r3, #75	; 0x4b
 800139a:	b2db      	uxtb	r3, r3
 800139c:	4619      	mov	r1, r3
 800139e:	2005      	movs	r0, #5
 80013a0:	f000 f8cc 	bl	800153c <MOTOR_drive>
 80013a4:	e077      	b.n	8001496 <set_drone_position+0x4da>
	}
	else if (data->x == 0 && data->y < 0)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d141      	bne.n	8001434 <set_drone_position+0x478>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	da3c      	bge.n	8001434 <set_drone_position+0x478>
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 75);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	334b      	adds	r3, #75	; 0x4b
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	4619      	mov	r1, r3
 80013c8:	2000      	movs	r0, #0
 80013ca:	f000 f8b7 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 75);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	334b      	adds	r3, #75	; 0x4b
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	4619      	mov	r1, r3
 80013dc:	2001      	movs	r0, #1
 80013de:	f000 f8ad 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 75);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	334b      	adds	r3, #75	; 0x4b
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	4619      	mov	r1, r3
 80013f0:	2002      	movs	r0, #2
 80013f2:	f000 f8a3 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 10);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	330a      	adds	r3, #10
 8001400:	b2db      	uxtb	r3, r3
 8001402:	4619      	mov	r1, r3
 8001404:	2003      	movs	r0, #3
 8001406:	f000 f899 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 10);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	330a      	adds	r3, #10
 8001414:	b2db      	uxtb	r3, r3
 8001416:	4619      	mov	r1, r3
 8001418:	2004      	movs	r0, #4
 800141a:	f000 f88f 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 10);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001424:	b2db      	uxtb	r3, r3
 8001426:	330a      	adds	r3, #10
 8001428:	b2db      	uxtb	r3, r3
 800142a:	4619      	mov	r1, r3
 800142c:	2005      	movs	r0, #5
 800142e:	f000 f885 	bl	800153c <MOTOR_drive>
 8001432:	e030      	b.n	8001496 <set_drone_position+0x4da>
	}
	else
	{
		MOTOR_drive(MOTOR_ID_0, data->z + 0);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	4619      	mov	r1, r3
 800143e:	2000      	movs	r0, #0
 8001440:	f000 f87c 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_1, data->z + 0);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4619      	mov	r1, r3
 800144e:	2001      	movs	r0, #1
 8001450:	f000 f874 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_2, data->z + 0);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800145a:	b2db      	uxtb	r3, r3
 800145c:	4619      	mov	r1, r3
 800145e:	2002      	movs	r0, #2
 8001460:	f000 f86c 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_3, data->z + 0);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	2003      	movs	r0, #3
 8001470:	f000 f864 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_4, data->z + 0);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	4619      	mov	r1, r3
 800147e:	2004      	movs	r0, #4
 8001480:	f000 f85c 	bl	800153c <MOTOR_drive>
		MOTOR_drive(MOTOR_ID_5, data->z + 0);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	2005      	movs	r0, #5
 8001490:	f000 f854 	bl	800153c <MOTOR_drive>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <MOTOR_init>:
/* Static function prototype ============================================== */

/* Function  ============================================================== */

void MOTOR_init()
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	MOTOR_add(GPIOA, GPIO_PIN_8, GPIOB, GPIO_PIN_13);
 80014a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a8:	4a22      	ldr	r2, [pc, #136]	; (8001534 <MOTOR_init+0x94>)
 80014aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014ae:	4822      	ldr	r0, [pc, #136]	; (8001538 <MOTOR_init+0x98>)
 80014b0:	f000 fa9e 	bl	80019f0 <MOTOR_add>
	MOTOR_add(GPIOA, GPIO_PIN_9, GPIOB, GPIO_PIN_14);
 80014b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014b8:	4a1e      	ldr	r2, [pc, #120]	; (8001534 <MOTOR_init+0x94>)
 80014ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014be:	481e      	ldr	r0, [pc, #120]	; (8001538 <MOTOR_init+0x98>)
 80014c0:	f000 fa96 	bl	80019f0 <MOTOR_add>
	MOTOR_add(GPIOA, GPIO_PIN_10, GPIOB, GPIO_PIN_15);
 80014c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014c8:	4a1a      	ldr	r2, [pc, #104]	; (8001534 <MOTOR_init+0x94>)
 80014ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ce:	481a      	ldr	r0, [pc, #104]	; (8001538 <MOTOR_init+0x98>)
 80014d0:	f000 fa8e 	bl	80019f0 <MOTOR_add>
	MOTOR_add(GPIOA, GPIO_PIN_11, GPIOB, GPIO_PIN_11);
 80014d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014d8:	4a16      	ldr	r2, [pc, #88]	; (8001534 <MOTOR_init+0x94>)
 80014da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014de:	4816      	ldr	r0, [pc, #88]	; (8001538 <MOTOR_init+0x98>)
 80014e0:	f000 fa86 	bl	80019f0 <MOTOR_add>
	MOTOR_add(GPIOA, GPIO_PIN_6, GPIOB, GPIO_PIN_15);
 80014e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014e8:	4a12      	ldr	r2, [pc, #72]	; (8001534 <MOTOR_init+0x94>)
 80014ea:	2140      	movs	r1, #64	; 0x40
 80014ec:	4812      	ldr	r0, [pc, #72]	; (8001538 <MOTOR_init+0x98>)
 80014ee:	f000 fa7f 	bl	80019f0 <MOTOR_add>
	MOTOR_add(GPIOA, GPIO_PIN_7, GPIOB, GPIO_PIN_11);
 80014f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014f6:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <MOTOR_init+0x94>)
 80014f8:	2180      	movs	r1, #128	; 0x80
 80014fa:	480f      	ldr	r0, [pc, #60]	; (8001538 <MOTOR_init+0x98>)
 80014fc:	f000 fa78 	bl	80019f0 <MOTOR_add>

	MOTOR_drive(MOTOR_ID_0, 20);
 8001500:	2114      	movs	r1, #20
 8001502:	2000      	movs	r0, #0
 8001504:	f000 f81a 	bl	800153c <MOTOR_drive>
	MOTOR_drive(MOTOR_ID_1, 20);
 8001508:	2114      	movs	r1, #20
 800150a:	2001      	movs	r0, #1
 800150c:	f000 f816 	bl	800153c <MOTOR_drive>
	MOTOR_drive(MOTOR_ID_2, 20);
 8001510:	2114      	movs	r1, #20
 8001512:	2002      	movs	r0, #2
 8001514:	f000 f812 	bl	800153c <MOTOR_drive>
	MOTOR_drive(MOTOR_ID_3, 20);
 8001518:	2114      	movs	r1, #20
 800151a:	2003      	movs	r0, #3
 800151c:	f000 f80e 	bl	800153c <MOTOR_drive>
	MOTOR_drive(MOTOR_ID_4, 20);
 8001520:	2114      	movs	r1, #20
 8001522:	2004      	movs	r0, #4
 8001524:	f000 f80a 	bl	800153c <MOTOR_drive>
	MOTOR_drive(MOTOR_ID_5, 20);
 8001528:	2114      	movs	r1, #20
 800152a:	2005      	movs	r0, #5
 800152c:	f000 f806 	bl	800153c <MOTOR_drive>
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40010c00 	.word	0x40010c00
 8001538:	40010800 	.word	0x40010800

0800153c <MOTOR_drive>:


void MOTOR_drive(motor_id_e motor_id, uint8_t setpoint)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	460a      	mov	r2, r1
 8001546:	71fb      	strb	r3, [r7, #7]
 8001548:	4613      	mov	r3, r2
 800154a:	71bb      	strb	r3, [r7, #6]
	if (motor_id > MOTOR_ID_3)
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	2b03      	cmp	r3, #3
 8001552:	dd0c      	ble.n	800156e <MOTOR_drive+0x32>
	{
		MOTOR_set_duty(motor_id, 100 - setpoint);
 8001554:	79bb      	ldrb	r3, [r7, #6]
 8001556:	b29b      	uxth	r3, r3
 8001558:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800155c:	b29b      	uxth	r3, r3
 800155e:	b21a      	sxth	r2, r3
 8001560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001564:	4611      	mov	r1, r2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 fd6a 	bl	8002040 <MOTOR_set_duty>
	}
	else
	{
		MOTOR_set_duty(motor_id, setpoint);
	}
}
 800156c:	e007      	b.n	800157e <MOTOR_drive+0x42>
		MOTOR_set_duty(motor_id, setpoint);
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	b21a      	sxth	r2, r3
 8001572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fd61 	bl	8002040 <MOTOR_set_duty>
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	2b00      	cmp	r3, #0
 8001598:	db0b      	blt.n	80015b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	f003 021f 	and.w	r2, r3, #31
 80015a0:	4906      	ldr	r1, [pc, #24]	; (80015bc <__NVIC_EnableIRQ+0x34>)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	095b      	lsrs	r3, r3, #5
 80015a8:	2001      	movs	r0, #1
 80015aa:	fa00 f202 	lsl.w	r2, r0, r2
 80015ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	e000e100 	.word	0xe000e100

080015c0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	db12      	blt.n	80015f8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f003 021f 	and.w	r2, r3, #31
 80015d8:	490a      	ldr	r1, [pc, #40]	; (8001604 <__NVIC_DisableIRQ+0x44>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	2001      	movs	r0, #1
 80015e2:	fa00 f202 	lsl.w	r2, r0, r2
 80015e6:	3320      	adds	r3, #32
 80015e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015ec:	f3bf 8f4f 	dsb	sy
}
 80015f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015f2:	f3bf 8f6f 	isb	sy
}
 80015f6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000e100 	.word	0xe000e100

08001608 <RECEIVER_init>:
 * @brief	Méthode permettant d'initialiser la réception de trame sur le canal UART spécifié
 * @param	uart_id : canal UART sur lequel scruter la réception de données
 *
 **/
void RECEIVER_init(uart_id_e uart_id, uint32_t baudrate, uint32_t delay_ms)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
 8001614:	73fb      	strb	r3, [r7, #15]
	/* Début protection contre les préemptions non atomiques */
	DISABLE_UART_IRQ();
 8001616:	4b18      	ldr	r3, [pc, #96]	; (8001678 <RECEIVER_init+0x70>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	461a      	mov	r2, r3
 800161c:	4b17      	ldr	r3, [pc, #92]	; (800167c <RECEIVER_init+0x74>)
 800161e:	569b      	ldrsb	r3, [r3, r2]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ffcd 	bl	80015c0 <__NVIC_DisableIRQ>

	// Initialisation du CRC hardware
	CRC_init();
 8001626:	f7ff fbff 	bl	8000e28 <CRC_init>

	// Configuration du module UART
	timeout_delay_ms = delay_ms;
 800162a:	4a15      	ldr	r2, [pc, #84]	; (8001680 <RECEIVER_init+0x78>)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6013      	str	r3, [r2, #0]
	uart_channel = uart_id;
 8001630:	4a11      	ldr	r2, [pc, #68]	; (8001678 <RECEIVER_init+0x70>)
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	7013      	strb	r3, [r2, #0]
	UART_init(uart_channel, baudrate);
 8001636:	4b10      	ldr	r3, [pc, #64]	; (8001678 <RECEIVER_init+0x70>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	68b9      	ldr	r1, [r7, #8]
 800163c:	4618      	mov	r0, r3
 800163e:	f001 fdff 	bl	8003240 <UART_init>
	UART_set_callback(uart_channel, &RECEIVER_callback_routine);
 8001642:	4b0d      	ldr	r3, [pc, #52]	; (8001678 <RECEIVER_init+0x70>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	490f      	ldr	r1, [pc, #60]	; (8001684 <RECEIVER_init+0x7c>)
 8001648:	4618      	mov	r0, r3
 800164a:	f001 fec9 	bl	80033e0 <UART_set_callback>

	// Flag d'initialisation clear
	init_flag = FALSE;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <RECEIVER_init+0x80>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

	// Tir à blanc pour réinitialiser la routine
	RECEIVER_callback_routine();
 8001654:	f000 f862 	bl	800171c <RECEIVER_callback_routine>

	// Flag d'initialisation levé
	init_flag = TRUE;
 8001658:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <RECEIVER_init+0x80>)
 800165a:	2201      	movs	r2, #1
 800165c:	601a      	str	r2, [r3, #0]

	/* Fin protection contre les préemptions non atomiques */
	ENABLE_UART_IRQ();
 800165e:	4b06      	ldr	r3, [pc, #24]	; (8001678 <RECEIVER_init+0x70>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	4b05      	ldr	r3, [pc, #20]	; (800167c <RECEIVER_init+0x74>)
 8001666:	569b      	ldrsb	r3, [r3, r2]
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff8d 	bl	8001588 <__NVIC_EnableIRQ>
}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	20000710 	.word	0x20000710
 800167c:	0800c85c 	.word	0x0800c85c
 8001680:	20000714 	.word	0x20000714
 8001684:	0800171d 	.word	0x0800171d
 8001688:	2000070c 	.word	0x2000070c

0800168c <RECEIVER_data_available>:
 * @func 	bool_e RECEIVER_data_available(void)
 * @brief	Indique si de nouvelles données valides ont été obtenues
 * @return 	vrai ou faux
 **/
bool_e RECEIVER_data_available(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
	bool_e ret = new_data_available;
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <RECEIVER_data_available+0x20>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	607b      	str	r3, [r7, #4]
	new_data_available = FALSE;
 8001698:	4b04      	ldr	r3, [pc, #16]	; (80016ac <RECEIVER_data_available+0x20>)
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]

	return ret;
 800169e:	687b      	ldr	r3, [r7, #4]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000718 	.word	0x20000718

080016b0 <RECEIVER_fetch_data>:
 * @func 	void RECEIVER_fetch_data(st_receiver_data *data)
 * @brief	Renvoie les données valides obtenues par le recepteur RF
 * @param	*data : union u_data_frame contenant les datas utiles
 **/
void RECEIVER_fetch_data(st_receiver_data *data)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	/* Début protection contre les préemptions non atomiques */
	DISABLE_UART_IRQ();
 80016b8:	4b14      	ldr	r3, [pc, #80]	; (800170c <RECEIVER_fetch_data+0x5c>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b14      	ldr	r3, [pc, #80]	; (8001710 <RECEIVER_fetch_data+0x60>)
 80016c0:	569b      	ldrsb	r3, [r3, r2]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff7c 	bl	80015c0 <__NVIC_DisableIRQ>

	// Copie des valeurs dans le buffer de retour
	data->x = valid_data.fields.x;
 80016c8:	4b12      	ldr	r3, [pc, #72]	; (8001714 <RECEIVER_fetch_data+0x64>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	801a      	strh	r2, [r3, #0]
	data->y = valid_data.fields.y;
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <RECEIVER_fetch_data+0x64>)
 80016d6:	785b      	ldrb	r3, [r3, #1]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	b21a      	sxth	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	805a      	strh	r2, [r3, #2]
	data->z = valid_data.fields.z;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <RECEIVER_fetch_data+0x64>)
 80016e2:	789b      	ldrb	r3, [r3, #2]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	b21a      	sxth	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	809a      	strh	r2, [r3, #4]

	// Flag de réception clear
	new_data_available = FALSE;
 80016ec:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <RECEIVER_fetch_data+0x68>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]

	/* Fin protection contre les préemptions non atomiques */
	ENABLE_UART_IRQ();
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <RECEIVER_fetch_data+0x5c>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	461a      	mov	r2, r3
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <RECEIVER_fetch_data+0x60>)
 80016fa:	569b      	ldrsb	r3, [r3, r2]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff43 	bl	8001588 <__NVIC_EnableIRQ>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000710 	.word	0x20000710
 8001710:	0800c85c 	.word	0x0800c85c
 8001714:	20000720 	.word	0x20000720
 8001718:	20000718 	.word	0x20000718

0800171c <RECEIVER_callback_routine>:
/**
 * @func 	static void RECEIVER_callback_routine()
 * @brief	Routine appelée périodiquement effectuant une scrutation sur le canal UART paramétré
 **/
static void RECEIVER_callback_routine()
{
 800171c:	b598      	push	{r3, r4, r7, lr}
 800171e:	af00      	add	r7, sp, #0
	static volatile uint32_t previous_time = 0;
	static volatile uint32_t bytes_received = 0;
	static volatile u_data_frame buff = {0};

	// Si le module n'est pas initialisé -> sortie
	if (init_flag == FALSE)
 8001720:	4b34      	ldr	r3, [pc, #208]	; (80017f4 <RECEIVER_callback_routine+0xd8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d103      	bne.n	8001730 <RECEIVER_callback_routine+0x14>
	{
		transfer_reset = TRUE;
 8001728:	4b33      	ldr	r3, [pc, #204]	; (80017f8 <RECEIVER_callback_routine+0xdc>)
 800172a:	2201      	movs	r2, #1
 800172c:	601a      	str	r2, [r3, #0]
		return;
 800172e:	e060      	b.n	80017f2 <RECEIVER_callback_routine+0xd6>
	}

	// Si le délai de timeout est dépassé, on initialise un nouveau transfert
	if ((HAL_GetTick() - previous_time) >= timeout_delay_ms)
 8001730:	f002 fbda 	bl	8003ee8 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	4b31      	ldr	r3, [pc, #196]	; (80017fc <RECEIVER_callback_routine+0xe0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	1ad2      	subs	r2, r2, r3
 800173c:	4b30      	ldr	r3, [pc, #192]	; (8001800 <RECEIVER_callback_routine+0xe4>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	429a      	cmp	r2, r3
 8001742:	d302      	bcc.n	800174a <RECEIVER_callback_routine+0x2e>
	{
		transfer_reset = TRUE;
 8001744:	4b2c      	ldr	r3, [pc, #176]	; (80017f8 <RECEIVER_callback_routine+0xdc>)
 8001746:	2201      	movs	r2, #1
 8001748:	601a      	str	r2, [r3, #0]
	}

	// Si l'initialisation d'un transfert est demandée
	if (transfer_reset)
 800174a:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <RECEIVER_callback_routine+0xdc>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d005      	beq.n	800175e <RECEIVER_callback_routine+0x42>
	{
		bytes_received = 0;
 8001752:	4b2c      	ldr	r3, [pc, #176]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
		transfer_reset = FALSE;
 8001758:	4b27      	ldr	r3, [pc, #156]	; (80017f8 <RECEIVER_callback_routine+0xdc>)
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
	}

	// Récupère la data disponible sur l'UART
	if (UART_data_ready(uart_channel) && bytes_received < DATA_FRAME_SIZE)
 800175e:	4b2a      	ldr	r3, [pc, #168]	; (8001808 <RECEIVER_callback_routine+0xec>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f001 fe5c 	bl	8003420 <UART_data_ready>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d018      	beq.n	80017a0 <RECEIVER_callback_routine+0x84>
 800176e:	4b25      	ldr	r3, [pc, #148]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b05      	cmp	r3, #5
 8001774:	d814      	bhi.n	80017a0 <RECEIVER_callback_routine+0x84>
	{
		buff.bytes[bytes_received] = UART_get_next_byte(uart_channel);
 8001776:	4b24      	ldr	r3, [pc, #144]	; (8001808 <RECEIVER_callback_routine+0xec>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	4a22      	ldr	r2, [pc, #136]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 800177c:	6814      	ldr	r4, [r2, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f001 fe6c 	bl	800345c <UART_get_next_byte>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <RECEIVER_callback_routine+0xf0>)
 800178a:	551a      	strb	r2, [r3, r4]
		previous_time = HAL_GetTick();
 800178c:	f002 fbac 	bl	8003ee8 <HAL_GetTick>
 8001790:	4603      	mov	r3, r0
 8001792:	4a1a      	ldr	r2, [pc, #104]	; (80017fc <RECEIVER_callback_routine+0xe0>)
 8001794:	6013      	str	r3, [r2, #0]
			char_watch[indice] = buff.bytes[bytes_received];
			indice++;
		}
#endif

		bytes_received++;
 8001796:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	4a19      	ldr	r2, [pc, #100]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 800179e:	6013      	str	r3, [r2, #0]
	}

	// Si le nombre d'octets nécessaire est atteint : étape suivante
	if (bytes_received == DATA_FRAME_SIZE)
 80017a0:	4b18      	ldr	r3, [pc, #96]	; (8001804 <RECEIVER_callback_routine+0xe8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b06      	cmp	r3, #6
 80017a6:	d124      	bne.n	80017f2 <RECEIVER_callback_routine+0xd6>
	{
		// On vérifie que le CRC-16 correspond bien
		if (CRC_compare_8b(buff.fields.crc16, buff.bytes, 3))
 80017a8:	4b18      	ldr	r3, [pc, #96]	; (800180c <RECEIVER_callback_routine+0xf0>)
 80017aa:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	2203      	movs	r2, #3
 80017b2:	4916      	ldr	r1, [pc, #88]	; (800180c <RECEIVER_callback_routine+0xf0>)
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fb45 	bl	8000e44 <CRC_compare_8b>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d012      	beq.n	80017e6 <RECEIVER_callback_routine+0xca>
		{
			// Copie les valeurs dans le buffer publique
			valid_data.fields.x = buff.fields.x;
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <RECEIVER_callback_routine+0xf0>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	4b12      	ldr	r3, [pc, #72]	; (8001810 <RECEIVER_callback_routine+0xf4>)
 80017c8:	701a      	strb	r2, [r3, #0]
			valid_data.fields.y = buff.fields.y;
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <RECEIVER_callback_routine+0xf0>)
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	b25a      	sxtb	r2, r3
 80017d0:	4b0f      	ldr	r3, [pc, #60]	; (8001810 <RECEIVER_callback_routine+0xf4>)
 80017d2:	705a      	strb	r2, [r3, #1]
			valid_data.fields.z = buff.fields.z;
 80017d4:	4b0d      	ldr	r3, [pc, #52]	; (800180c <RECEIVER_callback_routine+0xf0>)
 80017d6:	789b      	ldrb	r3, [r3, #2]
 80017d8:	b25a      	sxtb	r2, r3
 80017da:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <RECEIVER_callback_routine+0xf4>)
 80017dc:	709a      	strb	r2, [r3, #2]

			// Lève le flag indiquant que de nouvelle données sont disponibles
			new_data_available = TRUE;
 80017de:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <RECEIVER_callback_routine+0xf8>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	e002      	b.n	80017ec <RECEIVER_callback_routine+0xd0>
		}
		else
		{
			corrupted_data_detected = TRUE;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <RECEIVER_callback_routine+0xfc>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	601a      	str	r2, [r3, #0]
		}

		transfer_reset = TRUE;
 80017ec:	4b02      	ldr	r3, [pc, #8]	; (80017f8 <RECEIVER_callback_routine+0xdc>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	601a      	str	r2, [r3, #0]
	}
}
 80017f2:	bd98      	pop	{r3, r4, r7, pc}
 80017f4:	2000070c 	.word	0x2000070c
 80017f8:	20000000 	.word	0x20000000
 80017fc:	20000728 	.word	0x20000728
 8001800:	20000714 	.word	0x20000714
 8001804:	2000072c 	.word	0x2000072c
 8001808:	20000710 	.word	0x20000710
 800180c:	20000730 	.word	0x20000730
 8001810:	20000720 	.word	0x20000720
 8001814:	20000718 	.word	0x20000718
 8001818:	2000071c 	.word	0x2000071c

0800181c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2201      	movs	r2, #1
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001830:	4b10      	ldr	r3, [pc, #64]	; (8001874 <EXTI_call+0x58>)
 8001832:	695a      	ldr	r2, [r3, #20]
 8001834:	89fb      	ldrh	r3, [r7, #14]
 8001836:	4013      	ands	r3, r2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d016      	beq.n	800186a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800183c:	4a0d      	ldr	r2, [pc, #52]	; (8001874 <EXTI_call+0x58>)
 800183e:	89fb      	ldrh	r3, [r7, #14]
 8001840:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001842:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <EXTI_call+0x5c>)
 8001844:	881a      	ldrh	r2, [r3, #0]
 8001846:	89fb      	ldrh	r3, [r7, #14]
 8001848:	4013      	ands	r3, r2
 800184a:	b29b      	uxth	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00c      	beq.n	800186a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4a0a      	ldr	r2, [pc, #40]	; (800187c <EXTI_call+0x60>)
 8001854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	4a07      	ldr	r2, [pc, #28]	; (800187c <EXTI_call+0x60>)
 8001860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001864:	89fa      	ldrh	r2, [r7, #14]
 8001866:	4610      	mov	r0, r2
 8001868:	4798      	blx	r3
		}
	}
}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40010400 	.word	0x40010400
 8001878:	20000778 	.word	0x20000778
 800187c:	20000738 	.word	0x20000738

08001880 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001884:	2000      	movs	r0, #0
 8001886:	f7ff ffc9 	bl	800181c <EXTI_call>
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f7ff ffc2 	bl	800181c <EXTI_call>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80018a0:	2002      	movs	r0, #2
 80018a2:	f7ff ffbb 	bl	800181c <EXTI_call>
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}

080018aa <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80018ae:	2003      	movs	r0, #3
 80018b0:	f7ff ffb4 	bl	800181c <EXTI_call>
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80018bc:	2004      	movs	r0, #4
 80018be:	f7ff ffad 	bl	800181c <EXTI_call>
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80018ca:	2005      	movs	r0, #5
 80018cc:	f7ff ffa6 	bl	800181c <EXTI_call>
	EXTI_call(6);
 80018d0:	2006      	movs	r0, #6
 80018d2:	f7ff ffa3 	bl	800181c <EXTI_call>
	EXTI_call(7);
 80018d6:	2007      	movs	r0, #7
 80018d8:	f7ff ffa0 	bl	800181c <EXTI_call>
	EXTI_call(8);
 80018dc:	2008      	movs	r0, #8
 80018de:	f7ff ff9d 	bl	800181c <EXTI_call>
	EXTI_call(9);
 80018e2:	2009      	movs	r0, #9
 80018e4:	f7ff ff9a 	bl	800181c <EXTI_call>
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80018f0:	200a      	movs	r0, #10
 80018f2:	f7ff ff93 	bl	800181c <EXTI_call>
	EXTI_call(11);
 80018f6:	200b      	movs	r0, #11
 80018f8:	f7ff ff90 	bl	800181c <EXTI_call>
	EXTI_call(12);
 80018fc:	200c      	movs	r0, #12
 80018fe:	f7ff ff8d 	bl	800181c <EXTI_call>
	EXTI_call(13);
 8001902:	200d      	movs	r0, #13
 8001904:	f7ff ff8a 	bl	800181c <EXTI_call>
	EXTI_call(14);
 8001908:	200e      	movs	r0, #14
 800190a:	f7ff ff87 	bl	800181c <EXTI_call>
	EXTI_call(15);
 800190e:	200f      	movs	r0, #15
 8001910:	f7ff ff84 	bl	800181c <EXTI_call>
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}

08001918 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800191e:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	4a25      	ldr	r2, [pc, #148]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001924:	f043 0304 	orr.w	r3, r3, #4
 8001928:	6193      	str	r3, [r2, #24]
 800192a:	4b23      	ldr	r3, [pc, #140]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001936:	4b20      	ldr	r3, [pc, #128]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	4a1f      	ldr	r2, [pc, #124]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800193c:	f043 0308 	orr.w	r3, r3, #8
 8001940:	6193      	str	r3, [r2, #24]
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800194e:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	4a19      	ldr	r2, [pc, #100]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6193      	str	r3, [r2, #24]
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001966:	4b14      	ldr	r3, [pc, #80]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	4a13      	ldr	r2, [pc, #76]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800196c:	f043 0320 	orr.w	r3, r3, #32
 8001970:	6193      	str	r3, [r2, #24]
 8001972:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f003 0320 	and.w	r3, r3, #32
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800197e:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001980:	699b      	ldr	r3, [r3, #24]
 8001982:	4a0d      	ldr	r2, [pc, #52]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001988:	6193      	str	r3, [r2, #24]
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	4a07      	ldr	r2, [pc, #28]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6193      	str	r3, [r2, #24]
 80019a2:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <BSP_GPIO_Enable+0xa0>)
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
#endif
}
 80019ae:	bf00      	nop
 80019b0:	371c      	adds	r7, #28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr
 80019b8:	40021000 	.word	0x40021000

080019bc <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
 80019c8:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80019d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80019da:	f107 0310 	add.w	r3, r7, #16
 80019de:	4619      	mov	r1, r3
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f002 fc37 	bl	8004254 <HAL_GPIO_Init>
}
 80019e6:	bf00      	nop
 80019e8:	3720      	adds	r7, #32
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <MOTOR_add>:
 * @param : on doit founir pour chaque moteur le GPIO et la PIN pour les commandes forward et reverse.
 * @ret : 	cette fonction retourne MOTOR_ID_NONE si les broches fournies ne sont pas acceptable.
 * 			sinon, cette fonction retourne l'ID attribué à ce moteur. Conservez cet id pour l'utiliser ultérieurement (notamment pour mettre à jour la PWM !)
 */
motor_id_e MOTOR_add(GPIO_TypeDef * gpio_forward, uint16_t pin_forward, GPIO_TypeDef * gpio_reverse, uint16_t pin_reverse)
{
 80019f0:	b5b0      	push	{r4, r5, r7, lr}
 80019f2:	b088      	sub	sp, #32
 80019f4:	af02      	add	r7, sp, #8
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	461a      	mov	r2, r3
 80019fc:	460b      	mov	r3, r1
 80019fe:	817b      	strh	r3, [r7, #10]
 8001a00:	4613      	mov	r3, r2
 8001a02:	813b      	strh	r3, [r7, #8]
	motor_id_e ret;
	ret = MOTOR_ID_NONE;
 8001a04:	23ff      	movs	r3, #255	; 0xff
 8001a06:	75fb      	strb	r3, [r7, #23]

	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001a08:	2300      	movs	r3, #0
 8001a0a:	75bb      	strb	r3, [r7, #22]
 8001a0c:	e138      	b.n	8001c80 <MOTOR_add+0x290>
	{
		if(motors[id].enable == FALSE)	//si on a trouvé une case vide dans le tableau des motors... on la choisit !
 8001a0e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a12:	4aa1      	ldr	r2, [pc, #644]	; (8001c98 <MOTOR_add+0x2a8>)
 8001a14:	214c      	movs	r1, #76	; 0x4c
 8001a16:	fb01 f303 	mul.w	r3, r1, r3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	3348      	adds	r3, #72	; 0x48
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f040 8127 	bne.w	8001c74 <MOTOR_add+0x284>
		{
			debug_printf("Ajout du moteur %d\n", id);
 8001a26:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	489b      	ldr	r0, [pc, #620]	; (8001c9c <MOTOR_add+0x2ac>)
 8001a2e:	f004 fd31 	bl	8006494 <printf>
			ret = id;	//pour renvoyer l'id choisi.
 8001a32:	7dbb      	ldrb	r3, [r7, #22]
 8001a34:	75fb      	strb	r3, [r7, #23]
			if(	MOTOR_gpio_and_pin_to_pwm_channel(gpio_forward, pin_forward, &motors[id].forward) == END_OK
 8001a36:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a3a:	224c      	movs	r2, #76	; 0x4c
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	4a95      	ldr	r2, [pc, #596]	; (8001c98 <MOTOR_add+0x2a8>)
 8001a42:	441a      	add	r2, r3
 8001a44:	897b      	ldrh	r3, [r7, #10]
 8001a46:	4619      	mov	r1, r3
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f000 f935 	bl	8001cb8 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	f040 810b 	bne.w	8001c6c <MOTOR_add+0x27c>
					&&
				MOTOR_gpio_and_pin_to_pwm_channel(gpio_reverse, pin_reverse, &motors[id].reverse) == END_OK)
 8001a56:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a5a:	224c      	movs	r2, #76	; 0x4c
 8001a5c:	fb02 f303 	mul.w	r3, r2, r3
 8001a60:	3320      	adds	r3, #32
 8001a62:	4a8d      	ldr	r2, [pc, #564]	; (8001c98 <MOTOR_add+0x2a8>)
 8001a64:	4413      	add	r3, r2
 8001a66:	1d1a      	adds	r2, r3, #4
 8001a68:	893b      	ldrh	r3, [r7, #8]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f923 	bl	8001cb8 <MOTOR_gpio_and_pin_to_pwm_channel>
 8001a72:	4603      	mov	r3, r0
					&&
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	f040 80f9 	bne.w	8001c6c <MOTOR_add+0x27c>
			{
				motors[id].enable = TRUE;
 8001a7a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a7e:	4a86      	ldr	r2, [pc, #536]	; (8001c98 <MOTOR_add+0x2a8>)
 8001a80:	214c      	movs	r1, #76	; 0x4c
 8001a82:	fb01 f303 	mul.w	r3, r1, r3
 8001a86:	4413      	add	r3, r2
 8001a88:	3348      	adds	r3, #72	; 0x48
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]
				TIMER_run_us(motors[id].forward.timer_id, PWM_PERIOD, FALSE);
 8001a8e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a92:	4a81      	ldr	r2, [pc, #516]	; (8001c98 <MOTOR_add+0x2a8>)
 8001a94:	214c      	movs	r1, #76	; 0x4c
 8001a96:	fb01 f303 	mul.w	r3, r1, r3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	3320      	adds	r3, #32
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2132      	movs	r1, #50	; 0x32
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f000 fe8b 	bl	80027c0 <TIMER_run_us>
				if(motors[id].forward.timer_id != motors[id].reverse.timer_id)
 8001aaa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001aae:	4a7a      	ldr	r2, [pc, #488]	; (8001c98 <MOTOR_add+0x2a8>)
 8001ab0:	214c      	movs	r1, #76	; 0x4c
 8001ab2:	fb01 f303 	mul.w	r3, r1, r3
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3320      	adds	r3, #32
 8001aba:	781a      	ldrb	r2, [r3, #0]
 8001abc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ac0:	4975      	ldr	r1, [pc, #468]	; (8001c98 <MOTOR_add+0x2a8>)
 8001ac2:	204c      	movs	r0, #76	; 0x4c
 8001ac4:	fb00 f303 	mul.w	r3, r0, r3
 8001ac8:	440b      	add	r3, r1
 8001aca:	3344      	adds	r3, #68	; 0x44
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d00d      	beq.n	8001aee <MOTOR_add+0xfe>
					TIMER_run_us(motors[id].reverse.timer_id, PWM_PERIOD, FALSE);
 8001ad2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ad6:	4a70      	ldr	r2, [pc, #448]	; (8001c98 <MOTOR_add+0x2a8>)
 8001ad8:	214c      	movs	r1, #76	; 0x4c
 8001ada:	fb01 f303 	mul.w	r3, r1, r3
 8001ade:	4413      	add	r3, r2
 8001ae0:	3344      	adds	r3, #68	; 0x44
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2132      	movs	r1, #50	; 0x32
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 fe69 	bl	80027c0 <TIMER_run_us>
				TIMER_enable_PWM(motors[id].forward.timer_id, motors[id].forward.tim_channel, 0, motors[id].forward.remap, motors[id].forward.negative);
 8001aee:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001af2:	4a69      	ldr	r2, [pc, #420]	; (8001c98 <MOTOR_add+0x2a8>)
 8001af4:	214c      	movs	r1, #76	; 0x4c
 8001af6:	fb01 f303 	mul.w	r3, r1, r3
 8001afa:	4413      	add	r3, r2
 8001afc:	3320      	adds	r3, #32
 8001afe:	7818      	ldrb	r0, [r3, #0]
 8001b00:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b04:	4a64      	ldr	r2, [pc, #400]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b06:	214c      	movs	r1, #76	; 0x4c
 8001b08:	fb01 f303 	mul.w	r3, r1, r3
 8001b0c:	4413      	add	r3, r2
 8001b0e:	3308      	adds	r3, #8
 8001b10:	6819      	ldr	r1, [r3, #0]
 8001b12:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b16:	4a60      	ldr	r2, [pc, #384]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b18:	244c      	movs	r4, #76	; 0x4c
 8001b1a:	fb04 f303 	mul.w	r3, r4, r3
 8001b1e:	4413      	add	r3, r2
 8001b20:	3310      	adds	r3, #16
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b28:	4c5b      	ldr	r4, [pc, #364]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b2a:	254c      	movs	r5, #76	; 0x4c
 8001b2c:	fb05 f303 	mul.w	r3, r5, r3
 8001b30:	4423      	add	r3, r4
 8001b32:	330c      	adds	r3, #12
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f000 ffac 	bl	8002a98 <TIMER_enable_PWM>
				TIMER_enable_PWM(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, 0, motors[id].reverse.remap, motors[id].reverse.negative);
 8001b40:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b44:	4a54      	ldr	r2, [pc, #336]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b46:	214c      	movs	r1, #76	; 0x4c
 8001b48:	fb01 f303 	mul.w	r3, r1, r3
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3344      	adds	r3, #68	; 0x44
 8001b50:	7818      	ldrb	r0, [r3, #0]
 8001b52:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b56:	4a50      	ldr	r2, [pc, #320]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b58:	214c      	movs	r1, #76	; 0x4c
 8001b5a:	fb01 f303 	mul.w	r3, r1, r3
 8001b5e:	4413      	add	r3, r2
 8001b60:	332c      	adds	r3, #44	; 0x2c
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b68:	4a4b      	ldr	r2, [pc, #300]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b6a:	244c      	movs	r4, #76	; 0x4c
 8001b6c:	fb04 f303 	mul.w	r3, r4, r3
 8001b70:	4413      	add	r3, r2
 8001b72:	3334      	adds	r3, #52	; 0x34
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b7a:	4c47      	ldr	r4, [pc, #284]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b7c:	254c      	movs	r5, #76	; 0x4c
 8001b7e:	fb05 f303 	mul.w	r3, r5, r3
 8001b82:	4423      	add	r3, r4
 8001b84:	3330      	adds	r3, #48	; 0x30
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f000 ff83 	bl	8002a98 <TIMER_enable_PWM>

				debug_printf("\tforward - sur le timer %d - channel %ld%s%s\n",  motors[id].forward.timer_id+1, motors[id].forward.tim_channel/4+1, (motors[id].forward.negative)?" negative":"", (motors[id].forward.remap)?" (remap)":"");
 8001b92:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001b96:	4a40      	ldr	r2, [pc, #256]	; (8001c98 <MOTOR_add+0x2a8>)
 8001b98:	214c      	movs	r1, #76	; 0x4c
 8001b9a:	fb01 f303 	mul.w	r3, r1, r3
 8001b9e:	4413      	add	r3, r2
 8001ba0:	3320      	adds	r3, #32
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	1c59      	adds	r1, r3, #1
 8001ba6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001baa:	4a3b      	ldr	r2, [pc, #236]	; (8001c98 <MOTOR_add+0x2a8>)
 8001bac:	204c      	movs	r0, #76	; 0x4c
 8001bae:	fb00 f303 	mul.w	r3, r0, r3
 8001bb2:	4413      	add	r3, r2
 8001bb4:	3308      	adds	r3, #8
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	089b      	lsrs	r3, r3, #2
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001bc0:	4835      	ldr	r0, [pc, #212]	; (8001c98 <MOTOR_add+0x2a8>)
 8001bc2:	244c      	movs	r4, #76	; 0x4c
 8001bc4:	fb04 f303 	mul.w	r3, r4, r3
 8001bc8:	4403      	add	r3, r0
 8001bca:	330c      	adds	r3, #12
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MOTOR_add+0x1e6>
 8001bd2:	4833      	ldr	r0, [pc, #204]	; (8001ca0 <MOTOR_add+0x2b0>)
 8001bd4:	e000      	b.n	8001bd8 <MOTOR_add+0x1e8>
 8001bd6:	4833      	ldr	r0, [pc, #204]	; (8001ca4 <MOTOR_add+0x2b4>)
 8001bd8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001bdc:	4c2e      	ldr	r4, [pc, #184]	; (8001c98 <MOTOR_add+0x2a8>)
 8001bde:	254c      	movs	r5, #76	; 0x4c
 8001be0:	fb05 f303 	mul.w	r3, r5, r3
 8001be4:	4423      	add	r3, r4
 8001be6:	3310      	adds	r3, #16
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MOTOR_add+0x202>
 8001bee:	4b2e      	ldr	r3, [pc, #184]	; (8001ca8 <MOTOR_add+0x2b8>)
 8001bf0:	e000      	b.n	8001bf4 <MOTOR_add+0x204>
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	; (8001ca4 <MOTOR_add+0x2b4>)
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	482c      	ldr	r0, [pc, #176]	; (8001cac <MOTOR_add+0x2bc>)
 8001bfa:	f004 fc4b 	bl	8006494 <printf>
				debug_printf("\treverse - sur le timer %d - channel %ld%s%s\n",  motors[id].reverse.timer_id+1, motors[id].reverse.tim_channel/4+1, (motors[id].reverse.negative)?" negative":"", (motors[id].reverse.remap)?" (remap)":"");
 8001bfe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c02:	4a25      	ldr	r2, [pc, #148]	; (8001c98 <MOTOR_add+0x2a8>)
 8001c04:	214c      	movs	r1, #76	; 0x4c
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	4413      	add	r3, r2
 8001c0c:	3344      	adds	r3, #68	; 0x44
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	1c59      	adds	r1, r3, #1
 8001c12:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c16:	4a20      	ldr	r2, [pc, #128]	; (8001c98 <MOTOR_add+0x2a8>)
 8001c18:	204c      	movs	r0, #76	; 0x4c
 8001c1a:	fb00 f303 	mul.w	r3, r0, r3
 8001c1e:	4413      	add	r3, r2
 8001c20:	332c      	adds	r3, #44	; 0x2c
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	089b      	lsrs	r3, r3, #2
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c2c:	481a      	ldr	r0, [pc, #104]	; (8001c98 <MOTOR_add+0x2a8>)
 8001c2e:	244c      	movs	r4, #76	; 0x4c
 8001c30:	fb04 f303 	mul.w	r3, r4, r3
 8001c34:	4403      	add	r3, r0
 8001c36:	3330      	adds	r3, #48	; 0x30
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MOTOR_add+0x252>
 8001c3e:	4818      	ldr	r0, [pc, #96]	; (8001ca0 <MOTOR_add+0x2b0>)
 8001c40:	e000      	b.n	8001c44 <MOTOR_add+0x254>
 8001c42:	4818      	ldr	r0, [pc, #96]	; (8001ca4 <MOTOR_add+0x2b4>)
 8001c44:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c48:	4c13      	ldr	r4, [pc, #76]	; (8001c98 <MOTOR_add+0x2a8>)
 8001c4a:	254c      	movs	r5, #76	; 0x4c
 8001c4c:	fb05 f303 	mul.w	r3, r5, r3
 8001c50:	4423      	add	r3, r4
 8001c52:	3334      	adds	r3, #52	; 0x34
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MOTOR_add+0x26e>
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <MOTOR_add+0x2b8>)
 8001c5c:	e000      	b.n	8001c60 <MOTOR_add+0x270>
 8001c5e:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <MOTOR_add+0x2b4>)
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	4603      	mov	r3, r0
 8001c64:	4812      	ldr	r0, [pc, #72]	; (8001cb0 <MOTOR_add+0x2c0>)
 8001c66:	f004 fc15 	bl	8006494 <printf>
			}
			else
			{
				debug_printf("échec d'initialisation des PWM liées au moteur demandé\n");
			}
			break;
 8001c6a:	e00e      	b.n	8001c8a <MOTOR_add+0x29a>
				debug_printf("échec d'initialisation des PWM liées au moteur demandé\n");
 8001c6c:	4811      	ldr	r0, [pc, #68]	; (8001cb4 <MOTOR_add+0x2c4>)
 8001c6e:	f004 fc69 	bl	8006544 <puts>
			break;
 8001c72:	e00a      	b.n	8001c8a <MOTOR_add+0x29a>
	for(motor_id_e id = 0; id<MOTOR_NB; id++)
 8001c74:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	75bb      	strb	r3, [r7, #22]
 8001c80:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001c84:	2b05      	cmp	r3, #5
 8001c86:	f77f aec2 	ble.w	8001a0e <MOTOR_add+0x1e>
		}
	}

	return ret;
 8001c8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bdb0      	pop	{r4, r5, r7, pc}
 8001c96:	bf00      	nop
 8001c98:	2000077c 	.word	0x2000077c
 8001c9c:	0800c280 	.word	0x0800c280
 8001ca0:	0800c294 	.word	0x0800c294
 8001ca4:	0800c2a0 	.word	0x0800c2a0
 8001ca8:	0800c2a4 	.word	0x0800c2a4
 8001cac:	0800c2b0 	.word	0x0800c2b0
 8001cb0:	0800c2e0 	.word	0x0800c2e0
 8001cb4:	0800c310 	.word	0x0800c310

08001cb8 <MOTOR_gpio_and_pin_to_pwm_channel>:


static running_e MOTOR_gpio_and_pin_to_pwm_channel(GPIO_TypeDef * gpio, uint16_t pin, pwm_channel_t * pwm_channel)
{
 8001cb8:	b5b0      	push	{r4, r5, r7, lr}
 8001cba:	b08e      	sub	sp, #56	; 0x38
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	607a      	str	r2, [r7, #4]
 8001cc4:	817b      	strh	r3, [r7, #10]
	running_e ret;
	ret = END_ERROR;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	pwm_channel_t local_pwm_channel;
	local_pwm_channel.timer_id = TIMER_ID_NB;
 8001ccc:	2304      	movs	r3, #4
 8001cce:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	local_pwm_channel.gpio = gpio;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	613b      	str	r3, [r7, #16]
	local_pwm_channel.pin = pin;
 8001cd6:	897b      	ldrh	r3, [r7, #10]
 8001cd8:	82bb      	strh	r3, [r7, #20]
	local_pwm_channel.negative = FALSE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
	local_pwm_channel.remap = FALSE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]

	if(gpio == GPIOA)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	4ab7      	ldr	r2, [pc, #732]	; (8001fc4 <MOTOR_gpio_and_pin_to_pwm_channel+0x30c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d173      	bne.n	8001dd2 <MOTOR_gpio_and_pin_to_pwm_channel+0x11a>
	{
		switch(pin)
 8001cea:	897b      	ldrh	r3, [r7, #10]
 8001cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cf0:	d069      	beq.n	8001dc6 <MOTOR_gpio_and_pin_to_pwm_channel+0x10e>
 8001cf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cf6:	f300 8162 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001cfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cfe:	d05c      	beq.n	8001dba <MOTOR_gpio_and_pin_to_pwm_channel+0x102>
 8001d00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d04:	f300 815b 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d0c:	d04f      	beq.n	8001dae <MOTOR_gpio_and_pin_to_pwm_channel+0xf6>
 8001d0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d12:	f300 8154 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d1a:	d042      	beq.n	8001da2 <MOTOR_gpio_and_pin_to_pwm_channel+0xea>
 8001d1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d20:	f300 814d 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d28:	d035      	beq.n	8001d96 <MOTOR_gpio_and_pin_to_pwm_channel+0xde>
 8001d2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d2e:	f300 8146 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d32:	2b80      	cmp	r3, #128	; 0x80
 8001d34:	d029      	beq.n	8001d8a <MOTOR_gpio_and_pin_to_pwm_channel+0xd2>
 8001d36:	2b80      	cmp	r3, #128	; 0x80
 8001d38:	f300 8141 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d3c:	2b40      	cmp	r3, #64	; 0x40
 8001d3e:	d01e      	beq.n	8001d7e <MOTOR_gpio_and_pin_to_pwm_channel+0xc6>
 8001d40:	2b40      	cmp	r3, #64	; 0x40
 8001d42:	f300 813c 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d46:	2b08      	cmp	r3, #8
 8001d48:	d013      	beq.n	8001d72 <MOTOR_gpio_and_pin_to_pwm_channel+0xba>
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	f300 8137 	bgt.w	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d002      	beq.n	8001d5a <MOTOR_gpio_and_pin_to_pwm_channel+0xa2>
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d006      	beq.n	8001d66 <MOTOR_gpio_and_pin_to_pwm_channel+0xae>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
			default:
				break;
 8001d58:	e131      	b.n	8001fbe <MOTOR_gpio_and_pin_to_pwm_channel+0x306>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d60:	2304      	movs	r3, #4
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	e133      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_2:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8001d66:	2301      	movs	r3, #1
 8001d68:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	61bb      	str	r3, [r7, #24]
 8001d70:	e12d      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8001d72:	2301      	movs	r3, #1
 8001d74:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d78:	230c      	movs	r3, #12
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	e127      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d84:	2300      	movs	r3, #0
 8001d86:	61bb      	str	r3, [r7, #24]
 8001d88:	e121      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d90:	2304      	movs	r3, #4
 8001d92:	61bb      	str	r3, [r7, #24]
 8001d94:	e11b      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001d96:	2300      	movs	r3, #0
 8001d98:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61bb      	str	r3, [r7, #24]
 8001da0:	e115      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;		break;
 8001da2:	2300      	movs	r3, #0
 8001da4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001da8:	2304      	movs	r3, #4
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	e10f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;		break;
 8001dae:	2300      	movs	r3, #0
 8001db0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001db4:	2308      	movs	r3, #8
 8001db6:	61bb      	str	r3, [r7, #24]
 8001db8:	e109      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;		break;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001dc0:	230c      	movs	r3, #12
 8001dc2:	61bb      	str	r3, [r7, #24]
 8001dc4:	e103      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;		break;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61bb      	str	r3, [r7, #24]
 8001dd0:	e0fd      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
		}
	}
	else if(gpio == GPIOB)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4a7c      	ldr	r2, [pc, #496]	; (8001fc8 <MOTOR_gpio_and_pin_to_pwm_channel+0x310>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	f040 80f9 	bne.w	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
	{
		switch(pin)
 8001ddc:	897b      	ldrh	r3, [r7, #10]
 8001dde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001de2:	f000 80e4 	beq.w	8001fae <MOTOR_gpio_and_pin_to_pwm_channel+0x2f6>
 8001de6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dea:	f300 80ef 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001dee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001df2:	f000 80d4 	beq.w	8001f9e <MOTOR_gpio_and_pin_to_pwm_channel+0x2e6>
 8001df6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dfa:	f300 80e7 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001dfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e02:	f000 80c4 	beq.w	8001f8e <MOTOR_gpio_and_pin_to_pwm_channel+0x2d6>
 8001e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e0a:	f300 80df 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e12:	f000 80b4 	beq.w	8001f7e <MOTOR_gpio_and_pin_to_pwm_channel+0x2c6>
 8001e16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e1a:	f300 80d7 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e22:	f000 80a4 	beq.w	8001f6e <MOTOR_gpio_and_pin_to_pwm_channel+0x2b6>
 8001e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e2a:	f300 80cf 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e32:	f000 8096 	beq.w	8001f62 <MOTOR_gpio_and_pin_to_pwm_channel+0x2aa>
 8001e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e3a:	f300 80c7 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e42:	f000 8088 	beq.w	8001f56 <MOTOR_gpio_and_pin_to_pwm_channel+0x29e>
 8001e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e4a:	f300 80bf 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e4e:	2b80      	cmp	r3, #128	; 0x80
 8001e50:	d07b      	beq.n	8001f4a <MOTOR_gpio_and_pin_to_pwm_channel+0x292>
 8001e52:	2b80      	cmp	r3, #128	; 0x80
 8001e54:	f300 80ba 	bgt.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e58:	2b20      	cmp	r3, #32
 8001e5a:	dc49      	bgt.n	8001ef0 <MOTOR_gpio_and_pin_to_pwm_channel+0x238>
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f340 80b5 	ble.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e62:	3b01      	subs	r3, #1
 8001e64:	2b1f      	cmp	r3, #31
 8001e66:	f200 80b1 	bhi.w	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
 8001e6a:	a201      	add	r2, pc, #4	; (adr r2, 8001e70 <MOTOR_gpio_and_pin_to_pwm_channel+0x1b8>)
 8001e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e70:	08001ef7 	.word	0x08001ef7
 8001e74:	08001f03 	.word	0x08001f03
 8001e78:	08001fcd 	.word	0x08001fcd
 8001e7c:	08001fcd 	.word	0x08001fcd
 8001e80:	08001fcd 	.word	0x08001fcd
 8001e84:	08001fcd 	.word	0x08001fcd
 8001e88:	08001fcd 	.word	0x08001fcd
 8001e8c:	08001f0f 	.word	0x08001f0f
 8001e90:	08001fcd 	.word	0x08001fcd
 8001e94:	08001fcd 	.word	0x08001fcd
 8001e98:	08001fcd 	.word	0x08001fcd
 8001e9c:	08001fcd 	.word	0x08001fcd
 8001ea0:	08001fcd 	.word	0x08001fcd
 8001ea4:	08001fcd 	.word	0x08001fcd
 8001ea8:	08001fcd 	.word	0x08001fcd
 8001eac:	08001f1f 	.word	0x08001f1f
 8001eb0:	08001fcd 	.word	0x08001fcd
 8001eb4:	08001fcd 	.word	0x08001fcd
 8001eb8:	08001fcd 	.word	0x08001fcd
 8001ebc:	08001fcd 	.word	0x08001fcd
 8001ec0:	08001fcd 	.word	0x08001fcd
 8001ec4:	08001fcd 	.word	0x08001fcd
 8001ec8:	08001fcd 	.word	0x08001fcd
 8001ecc:	08001fcd 	.word	0x08001fcd
 8001ed0:	08001fcd 	.word	0x08001fcd
 8001ed4:	08001fcd 	.word	0x08001fcd
 8001ed8:	08001fcd 	.word	0x08001fcd
 8001edc:	08001fcd 	.word	0x08001fcd
 8001ee0:	08001fcd 	.word	0x08001fcd
 8001ee4:	08001fcd 	.word	0x08001fcd
 8001ee8:	08001fcd 	.word	0x08001fcd
 8001eec:	08001f2f 	.word	0x08001f2f
 8001ef0:	2b40      	cmp	r3, #64	; 0x40
 8001ef2:	d024      	beq.n	8001f3e <MOTOR_gpio_and_pin_to_pwm_channel+0x286>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
			default:
				break;
 8001ef4:	e06a      	b.n	8001fcc <MOTOR_gpio_and_pin_to_pwm_channel+0x314>
			case GPIO_PIN_0:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001efc:	2308      	movs	r3, #8
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	e065      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_1:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8001f02:	2302      	movs	r3, #2
 8001f04:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f08:	230c      	movs	r3, #12
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	e05f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_3:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f14:	2304      	movs	r3, #4
 8001f16:	61bb      	str	r3, [r7, #24]
 8001f18:	2301      	movs	r3, #1
 8001f1a:	623b      	str	r3, [r7, #32]
 8001f1c:	e057      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_4:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.remap = TRUE;		break;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f24:	2300      	movs	r3, #0
 8001f26:	61bb      	str	r3, [r7, #24]
 8001f28:	2301      	movs	r3, #1
 8001f2a:	623b      	str	r3, [r7, #32]
 8001f2c:	e04f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_5:	local_pwm_channel.timer_id = TIMER3_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.remap = TRUE;		break;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f34:	2304      	movs	r3, #4
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	2301      	movs	r3, #1
 8001f3a:	623b      	str	r3, [r7, #32]
 8001f3c:	e047      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_6:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;										break;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
 8001f48:	e041      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_7:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;										break;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f50:	2304      	movs	r3, #4
 8001f52:	61bb      	str	r3, [r7, #24]
 8001f54:	e03b      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_8:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;										break;
 8001f56:	2303      	movs	r3, #3
 8001f58:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	61bb      	str	r3, [r7, #24]
 8001f60:	e035      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_9:	local_pwm_channel.timer_id = TIMER4_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;										break;
 8001f62:	2303      	movs	r3, #3
 8001f64:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f68:	230c      	movs	r3, #12
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	e02f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_10:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.remap = TRUE;		break;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f74:	2308      	movs	r3, #8
 8001f76:	61bb      	str	r3, [r7, #24]
 8001f78:	2301      	movs	r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]
 8001f7c:	e027      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_11:	local_pwm_channel.timer_id = TIMER2_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_4;	local_pwm_channel.remap = TRUE;		break;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f84:	230c      	movs	r3, #12
 8001f86:	61bb      	str	r3, [r7, #24]
 8001f88:	2301      	movs	r3, #1
 8001f8a:	623b      	str	r3, [r7, #32]
 8001f8c:	e01f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_13:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_1;	local_pwm_channel.negative = TRUE;	break;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001f94:	2300      	movs	r3, #0
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	2301      	movs	r3, #1
 8001f9a:	61fb      	str	r3, [r7, #28]
 8001f9c:	e017      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_14:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_2;	local_pwm_channel.negative = TRUE;	break;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001fa4:	2304      	movs	r3, #4
 8001fa6:	61bb      	str	r3, [r7, #24]
 8001fa8:	2301      	movs	r3, #1
 8001faa:	61fb      	str	r3, [r7, #28]
 8001fac:	e00f      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
			case GPIO_PIN_15:	local_pwm_channel.timer_id = TIMER1_ID;	local_pwm_channel.tim_channel = TIM_CHANNEL_3;	local_pwm_channel.negative = TRUE;	break;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8001fb4:	2308      	movs	r3, #8
 8001fb6:	61bb      	str	r3, [r7, #24]
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
 8001fbc:	e007      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
				break;
 8001fbe:	bf00      	nop
 8001fc0:	e005      	b.n	8001fce <MOTOR_gpio_and_pin_to_pwm_channel+0x316>
 8001fc2:	bf00      	nop
 8001fc4:	40010800 	.word	0x40010800
 8001fc8:	40010c00 	.word	0x40010c00
				break;
 8001fcc:	bf00      	nop
				break;
		}
	}
#endif

	if(local_pwm_channel.timer_id != TIMER_ID_NB)	//on a trouvé !
 8001fce:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	d020      	beq.n	8002018 <MOTOR_gpio_and_pin_to_pwm_channel+0x360>
	{
		local_pwm_channel.handler = TIMER_get_phandler(local_pwm_channel.timer_id);
 8001fd6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f001 f828 	bl	8003030 <TIMER_get_phandler>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
		if(local_pwm_channel.negative)
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d004      	beq.n	8001ff4 <MOTOR_gpio_and_pin_to_pwm_channel+0x33c>
		{
			local_pwm_channel.func_start = &HAL_TIMEx_PWMN_Start;
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <MOTOR_gpio_and_pin_to_pwm_channel+0x374>)
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIMEx_PWMN_Stop;
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <MOTOR_gpio_and_pin_to_pwm_channel+0x378>)
 8001ff0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ff2:	e003      	b.n	8001ffc <MOTOR_gpio_and_pin_to_pwm_channel+0x344>
		}
		else
		{
			local_pwm_channel.func_start = &HAL_TIM_PWM_Start;
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <MOTOR_gpio_and_pin_to_pwm_channel+0x37c>)
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
			local_pwm_channel.func_stop = &HAL_TIM_PWM_Stop;
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <MOTOR_gpio_and_pin_to_pwm_channel+0x380>)
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		*pwm_channel = local_pwm_channel;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	461d      	mov	r5, r3
 8002000:	f107 0410 	add.w	r4, r7, #16
 8002004:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002006:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800200a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800200c:	6823      	ldr	r3, [r4, #0]
 800200e:	602b      	str	r3, [r5, #0]
		ret = END_OK;
 8002010:	2301      	movs	r3, #1
 8002012:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002016:	e002      	b.n	800201e <MOTOR_gpio_and_pin_to_pwm_channel+0x366>
	}
	else
	{
		debug_printf("échec d'ajout du moteur. Avez vous renseigné une broche reliée à un timer ?!\n");
 8002018:	4808      	ldr	r0, [pc, #32]	; (800203c <MOTOR_gpio_and_pin_to_pwm_channel+0x384>)
 800201a:	f004 fa93 	bl	8006544 <puts>
	}

	return ret;
 800201e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002022:	4618      	mov	r0, r3
 8002024:	3738      	adds	r7, #56	; 0x38
 8002026:	46bd      	mov	sp, r7
 8002028:	bdb0      	pop	{r4, r5, r7, pc}
 800202a:	bf00      	nop
 800202c:	080054b1 	.word	0x080054b1
 8002030:	08005505 	.word	0x08005505
 8002034:	08004ed9 	.word	0x08004ed9
 8002038:	08004f3d 	.word	0x08004f3d
 800203c:	0800c348 	.word	0x0800c348

08002040 <MOTOR_set_duty>:
 * @param duty : indiquer un rapport cyclique. Ce rapport peut être négatif pour un sens de rotation inversé !
 * @pre : le moteur indiqué doit avoir été ajouté préalablement !
 * @post : la PWM sera mise à jour en conséquence. Attention, l'autre broche de ce moteur (reverse si duty>0 ; forward si duty <0) sera mise à 0 !
 */
void MOTOR_set_duty(motor_id_e id, int16_t duty)
{
 8002040:	b590      	push	{r4, r7, lr}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	460a      	mov	r2, r1
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	4613      	mov	r3, r2
 800204e:	80bb      	strh	r3, [r7, #4]
	//Ecretage... Le rapport cyclique est exprimé dans la même unité que la PWM_PERIOD, il ne peut donc pas être plus grand !
	if(duty > 100)
 8002050:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002054:	2b64      	cmp	r3, #100	; 0x64
 8002056:	dd02      	ble.n	800205e <MOTOR_set_duty+0x1e>
		duty = 100;
 8002058:	2364      	movs	r3, #100	; 0x64
 800205a:	80bb      	strh	r3, [r7, #4]
 800205c:	e007      	b.n	800206e <MOTOR_set_duty+0x2e>
	else if(duty < -100)
 800205e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002062:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8002066:	da02      	bge.n	800206e <MOTOR_set_duty+0x2e>
		duty = -100;
 8002068:	f64f 739c 	movw	r3, #65436	; 0xff9c
 800206c:	80bb      	strh	r3, [r7, #4]


	if(motors[id].enable == FALSE)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	4a61      	ldr	r2, [pc, #388]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002074:	214c      	movs	r1, #76	; 0x4c
 8002076:	fb01 f303 	mul.w	r3, r1, r3
 800207a:	4413      	add	r3, r2
 800207c:	3348      	adds	r3, #72	; 0x48
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d103      	bne.n	800208c <MOTOR_set_duty+0x4c>
	{
		debug_printf("Vous cherchez à piloter un moteur qui n'a pas été ajouté !\n");
 8002084:	485d      	ldr	r0, [pc, #372]	; (80021fc <MOTOR_set_duty+0x1bc>)
 8002086:	f004 fa5d 	bl	8006544 <puts>
		return;
 800208a:	e0b2      	b.n	80021f2 <MOTOR_set_duty+0x1b2>
	/*
	 * Pour chaque moteur, on dispose de deux signaux PWM.
	 * Selon le sens demandé, démarre et on arrête les broches correspondantes.
	 * La fonction TIMER_set_duty() prend un paramètre de rapport cyclique compris entre 0 et 1000
	 */
	if(duty < 0)
 800208c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	da59      	bge.n	8002148 <MOTOR_set_duty+0x108>
	{
		duty = (int16_t)(-duty);
 8002094:	88bb      	ldrh	r3, [r7, #4]
 8002096:	425b      	negs	r3, r3
 8002098:	b29b      	uxth	r3, r3
 800209a:	80bb      	strh	r3, [r7, #4]
		motors[id].forward.func_stop(motors[id].forward.handler, motors[id].forward.tim_channel);
 800209c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a0:	4a55      	ldr	r2, [pc, #340]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80020a2:	214c      	movs	r1, #76	; 0x4c
 80020a4:	fb01 f303 	mul.w	r3, r1, r3
 80020a8:	4413      	add	r3, r2
 80020aa:	3318      	adds	r3, #24
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80020b2:	4951      	ldr	r1, [pc, #324]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80020b4:	204c      	movs	r0, #76	; 0x4c
 80020b6:	fb00 f202 	mul.w	r2, r0, r2
 80020ba:	440a      	add	r2, r1
 80020bc:	321c      	adds	r2, #28
 80020be:	6810      	ldr	r0, [r2, #0]
 80020c0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80020c4:	494c      	ldr	r1, [pc, #304]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80020c6:	244c      	movs	r4, #76	; 0x4c
 80020c8:	fb04 f202 	mul.w	r2, r4, r2
 80020cc:	440a      	add	r2, r1
 80020ce:	3208      	adds	r2, #8
 80020d0:	6812      	ldr	r2, [r2, #0]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4798      	blx	r3
		TIMER_set_duty(motors[id].reverse.timer_id, motors[id].reverse.tim_channel, (uint16_t)duty*10);
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	4a47      	ldr	r2, [pc, #284]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80020dc:	214c      	movs	r1, #76	; 0x4c
 80020de:	fb01 f303 	mul.w	r3, r1, r3
 80020e2:	4413      	add	r3, r2
 80020e4:	3344      	adds	r3, #68	; 0x44
 80020e6:	7818      	ldrb	r0, [r3, #0]
 80020e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ec:	4a42      	ldr	r2, [pc, #264]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80020ee:	214c      	movs	r1, #76	; 0x4c
 80020f0:	fb01 f303 	mul.w	r3, r1, r3
 80020f4:	4413      	add	r3, r2
 80020f6:	332c      	adds	r3, #44	; 0x2c
 80020f8:	6819      	ldr	r1, [r3, #0]
 80020fa:	88bb      	ldrh	r3, [r7, #4]
 80020fc:	461a      	mov	r2, r3
 80020fe:	0092      	lsls	r2, r2, #2
 8002100:	4413      	add	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	b29b      	uxth	r3, r3
 8002106:	461a      	mov	r2, r3
 8002108:	f000 ff42 	bl	8002f90 <TIMER_set_duty>
		motors[id].reverse.func_start(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 800210c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002110:	4a39      	ldr	r2, [pc, #228]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002112:	214c      	movs	r1, #76	; 0x4c
 8002114:	fb01 f303 	mul.w	r3, r1, r3
 8002118:	4413      	add	r3, r2
 800211a:	3338      	adds	r3, #56	; 0x38
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002122:	4935      	ldr	r1, [pc, #212]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002124:	204c      	movs	r0, #76	; 0x4c
 8002126:	fb00 f202 	mul.w	r2, r0, r2
 800212a:	440a      	add	r2, r1
 800212c:	3240      	adds	r2, #64	; 0x40
 800212e:	6810      	ldr	r0, [r2, #0]
 8002130:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002134:	4930      	ldr	r1, [pc, #192]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002136:	244c      	movs	r4, #76	; 0x4c
 8002138:	fb04 f202 	mul.w	r2, r4, r2
 800213c:	440a      	add	r2, r1
 800213e:	322c      	adds	r2, #44	; 0x2c
 8002140:	6812      	ldr	r2, [r2, #0]
 8002142:	4611      	mov	r1, r2
 8002144:	4798      	blx	r3
 8002146:	e054      	b.n	80021f2 <MOTOR_set_duty+0x1b2>
	}
	else
	{
		motors[id].reverse.func_stop(motors[id].reverse.handler, motors[id].reverse.tim_channel);
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	4a2a      	ldr	r2, [pc, #168]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 800214e:	214c      	movs	r1, #76	; 0x4c
 8002150:	fb01 f303 	mul.w	r3, r1, r3
 8002154:	4413      	add	r3, r2
 8002156:	333c      	adds	r3, #60	; 0x3c
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800215e:	4926      	ldr	r1, [pc, #152]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002160:	204c      	movs	r0, #76	; 0x4c
 8002162:	fb00 f202 	mul.w	r2, r0, r2
 8002166:	440a      	add	r2, r1
 8002168:	3240      	adds	r2, #64	; 0x40
 800216a:	6810      	ldr	r0, [r2, #0]
 800216c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002170:	4921      	ldr	r1, [pc, #132]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002172:	244c      	movs	r4, #76	; 0x4c
 8002174:	fb04 f202 	mul.w	r2, r4, r2
 8002178:	440a      	add	r2, r1
 800217a:	322c      	adds	r2, #44	; 0x2c
 800217c:	6812      	ldr	r2, [r2, #0]
 800217e:	4611      	mov	r1, r2
 8002180:	4798      	blx	r3
		TIMER_set_duty(motors[id].forward.timer_id, motors[id].forward.tim_channel, (uint16_t)duty*10);
 8002182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002186:	4a1c      	ldr	r2, [pc, #112]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 8002188:	214c      	movs	r1, #76	; 0x4c
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	3320      	adds	r3, #32
 8002192:	7818      	ldrb	r0, [r3, #0]
 8002194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002198:	4a17      	ldr	r2, [pc, #92]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 800219a:	214c      	movs	r1, #76	; 0x4c
 800219c:	fb01 f303 	mul.w	r3, r1, r3
 80021a0:	4413      	add	r3, r2
 80021a2:	3308      	adds	r3, #8
 80021a4:	6819      	ldr	r1, [r3, #0]
 80021a6:	88bb      	ldrh	r3, [r7, #4]
 80021a8:	461a      	mov	r2, r3
 80021aa:	0092      	lsls	r2, r2, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	461a      	mov	r2, r3
 80021b4:	f000 feec 	bl	8002f90 <TIMER_set_duty>
		motors[id].forward.func_start(motors[id].forward.handler, motors[id].forward.tim_channel);
 80021b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021bc:	4a0e      	ldr	r2, [pc, #56]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80021be:	214c      	movs	r1, #76	; 0x4c
 80021c0:	fb01 f303 	mul.w	r3, r1, r3
 80021c4:	4413      	add	r3, r2
 80021c6:	3314      	adds	r3, #20
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80021ce:	490a      	ldr	r1, [pc, #40]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80021d0:	204c      	movs	r0, #76	; 0x4c
 80021d2:	fb00 f202 	mul.w	r2, r0, r2
 80021d6:	440a      	add	r2, r1
 80021d8:	321c      	adds	r2, #28
 80021da:	6810      	ldr	r0, [r2, #0]
 80021dc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80021e0:	4905      	ldr	r1, [pc, #20]	; (80021f8 <MOTOR_set_duty+0x1b8>)
 80021e2:	244c      	movs	r4, #76	; 0x4c
 80021e4:	fb04 f202 	mul.w	r2, r4, r2
 80021e8:	440a      	add	r2, r1
 80021ea:	3208      	adds	r2, #8
 80021ec:	6812      	ldr	r2, [r2, #0]
 80021ee:	4611      	mov	r1, r2
 80021f0:	4798      	blx	r3
	}
}
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd90      	pop	{r4, r7, pc}
 80021f8:	2000077c 	.word	0x2000077c
 80021fc:	0800c398 	.word	0x0800c398

08002200 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002204:	f3bf 8f4f 	dsb	sy
}
 8002208:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <__NVIC_SystemReset+0x24>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002212:	4904      	ldr	r1, [pc, #16]	; (8002224 <__NVIC_SystemReset+0x24>)
 8002214:	4b04      	ldr	r3, [pc, #16]	; (8002228 <__NVIC_SystemReset+0x28>)
 8002216:	4313      	orrs	r3, r2
 8002218:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800221a:	f3bf 8f4f 	dsb	sy
}
 800221e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002220:	bf00      	nop
 8002222:	e7fd      	b.n	8002220 <__NVIC_SystemReset+0x20>
 8002224:	e000ed00 	.word	0xe000ed00
 8002228:	05fa0004 	.word	0x05fa0004

0800222c <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 8002230:	f7ff fb72 	bl	8001918 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas être correctement reset
	GPIOA->CRL = 0x44444444;
 8002234:	4b25      	ldr	r3, [pc, #148]	; (80022cc <HAL_MspInit+0xa0>)
 8002236:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800223a:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 800223c:	4b23      	ldr	r3, [pc, #140]	; (80022cc <HAL_MspInit+0xa0>)
 800223e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002242:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8002244:	4b21      	ldr	r3, [pc, #132]	; (80022cc <HAL_MspInit+0xa0>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 800224a:	4b20      	ldr	r3, [pc, #128]	; (80022cc <HAL_MspInit+0xa0>)
 800224c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002250:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002252:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <HAL_MspInit+0xa4>)
 8002254:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002258:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <HAL_MspInit+0xa4>)
 800225c:	2200      	movs	r2, #0
 800225e:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8002260:	4b1b      	ldr	r3, [pc, #108]	; (80022d0 <HAL_MspInit+0xa4>)
 8002262:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002266:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8002268:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <HAL_MspInit+0xa4>)
 800226a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800226e:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002270:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <HAL_MspInit+0xa8>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8002276:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <HAL_MspInit+0xa8>)
 8002278:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800227c:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800227e:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <HAL_MspInit+0xa8>)
 8002280:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002284:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8002286:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <HAL_MspInit+0xa8>)
 8002288:	2200      	movs	r2, #0
 800228a:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 800228c:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <HAL_MspInit+0xac>)
 800228e:	2200      	movs	r2, #0
 8002290:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8002292:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <HAL_MspInit+0xac>)
 8002294:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002298:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 800229a:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <HAL_MspInit+0xac>)
 800229c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022a0:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <HAL_MspInit+0xac>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <HAL_MspInit+0xb0>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80022ae:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <HAL_MspInit+0xb0>)
 80022b0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022b4:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80022b6:	4b09      	ldr	r3, [pc, #36]	; (80022dc <HAL_MspInit+0xb0>)
 80022b8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80022bc:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 80022be:	4b07      	ldr	r3, [pc, #28]	; (80022dc <HAL_MspInit+0xb0>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 80022c4:	f000 f813 	bl	80022ee <SYS_ClockConfig>
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40010800 	.word	0x40010800
 80022d0:	40010c00 	.word	0x40010c00
 80022d4:	40011000 	.word	0x40011000
 80022d8:	40011400 	.word	0x40011400
 80022dc:	40011800 	.word	0x40011800

080022e0 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e4:	2003      	movs	r0, #3
 80022e6:	f001 fed5 	bl	8004094 <HAL_NVIC_SetPriorityGrouping>
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}

080022ee <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b090      	sub	sp, #64	; 0x40
 80022f2:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80022f4:	f107 0318 	add.w	r3, r7, #24
 80022f8:	2228      	movs	r2, #40	; 0x28
 80022fa:	2100      	movs	r1, #0
 80022fc:	4618      	mov	r0, r3
 80022fe:	f004 fa5b 	bl	80067b8 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002302:	2302      	movs	r3, #2
 8002304:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002306:	2300      	movs	r3, #0
 8002308:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800230a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800230e:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002310:	2302      	movs	r3, #2
 8002312:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002314:	2310      	movs	r3, #16
 8002316:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002318:	2301      	movs	r3, #1
 800231a:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 800231c:	2300      	movs	r3, #0
 800231e:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002320:	2300      	movs	r3, #0
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002324:	f107 0318 	add.w	r3, r7, #24
 8002328:	4618      	mov	r0, r3
 800232a:	f002 f92f 	bl	800458c <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002336:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800233c:	2302      	movs	r3, #2
 800233e:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002340:	230f      	movs	r3, #15
 8002342:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002344:	1d3b      	adds	r3, r7, #4
 8002346:	2102      	movs	r1, #2
 8002348:	4618      	mov	r0, r3
 800234a:	f002 fba1 	bl	8004a90 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800234e:	f001 fc8b 	bl	8003c68 <SystemCoreClockUpdate>
}
 8002352:	bf00      	nop
 8002354:	3740      	adds	r7, #64	; 0x40
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002364:	2204      	movs	r2, #4
 8002366:	4902      	ldr	r1, [pc, #8]	; (8002370 <_exit+0x14>)
 8002368:	2001      	movs	r0, #1
 800236a:	f000 f8b7 	bl	80024dc <_write>
	while (1) {
 800236e:	e7fe      	b.n	800236e <_exit+0x12>
 8002370:	0800c3d4 	.word	0x0800c3d4

08002374 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002384:	605a      	str	r2, [r3, #4]
	return 0;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	bc80      	pop	{r7}
 8002390:	4770      	bx	lr

08002392 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0
	return 1;
 8002396:	2301      	movs	r3, #1
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023aa:	f004 fa53 	bl	8006854 <__errno>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2216      	movs	r2, #22
 80023b2:	601a      	str	r2, [r3, #0]
	return (-1);
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <_sbrk+0x50>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d102      	bne.n	80023d6 <_sbrk+0x16>
		heap_end = &end;
 80023d0:	4b0f      	ldr	r3, [pc, #60]	; (8002410 <_sbrk+0x50>)
 80023d2:	4a10      	ldr	r2, [pc, #64]	; (8002414 <_sbrk+0x54>)
 80023d4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <_sbrk+0x50>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <_sbrk+0x50>)
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	466a      	mov	r2, sp
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d907      	bls.n	80023fa <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80023ea:	f004 fa33 	bl	8006854 <__errno>
 80023ee:	4603      	mov	r3, r0
 80023f0:	220c      	movs	r2, #12
 80023f2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80023f4:	f04f 33ff 	mov.w	r3, #4294967295
 80023f8:	e006      	b.n	8002408 <_sbrk+0x48>
	}

	heap_end += incr;
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <_sbrk+0x50>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	4a03      	ldr	r2, [pc, #12]	; (8002410 <_sbrk+0x50>)
 8002404:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	2000094c 	.word	0x2000094c
 8002414:	200010b8 	.word	0x200010b8

08002418 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002422:	f004 fa17 	bl	8006854 <__errno>
 8002426:	4603      	mov	r3, r0
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 800242c:	6838      	ldr	r0, [r7, #0]
 800242e:	f7ff ffc7 	bl	80023c0 <_sbrk>
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800243a:	d10b      	bne.n	8002454 <_sbrk_r+0x3c>
 800243c:	f004 fa0a 	bl	8006854 <__errno>
 8002440:	4603      	mov	r3, r0
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d005      	beq.n	8002454 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002448:	f004 fa04 	bl	8006854 <__errno>
 800244c:	4603      	mov	r3, r0
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	601a      	str	r2, [r3, #0]
  return ret;
 8002454:	68fb      	ldr	r3, [r7, #12]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d122      	bne.n	80024bc <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
 800247a:	e01a      	b.n	80024b2 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800247c:	bf00      	nop
 800247e:	4b16      	ldr	r3, [pc, #88]	; (80024d8 <_read+0x78>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f000 ffcc 	bl	8003420 <UART_data_ready>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f7      	beq.n	800247e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800248e:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <_read+0x78>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f000 ffe2 	bl	800345c <UART_get_next_byte>
 8002498:	4603      	mov	r3, r0
 800249a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	60ba      	str	r2, [r7, #8]
 80024a2:	7dfa      	ldrb	r2, [r7, #23]
 80024a4:	701a      	strb	r2, [r3, #0]
				num++;
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	3301      	adds	r3, #1
 80024aa:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	3301      	adds	r3, #1
 80024b0:	61fb      	str	r3, [r7, #28]
 80024b2:	69fa      	ldr	r2, [r7, #28]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	dbe0      	blt.n	800247c <_read+0x1c>
			}
			break;
 80024ba:	e007      	b.n	80024cc <_read+0x6c>
		default:
			errno = EBADF;
 80024bc:	f004 f9ca 	bl	8006854 <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2209      	movs	r2, #9
 80024c4:	601a      	str	r2, [r3, #0]
			return -1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e000      	b.n	80024ce <_read+0x6e>
	}
	return num;
 80024cc:	69bb      	ldr	r3, [r7, #24]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3720      	adds	r7, #32
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000946 	.word	0x20000946

080024dc <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d003      	beq.n	80024f6 <_write+0x1a>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d014      	beq.n	800251e <_write+0x42>
 80024f4:	e027      	b.n	8002546 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]
 80024fa:	e00b      	b.n	8002514 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80024fc:	4b18      	ldr	r3, [pc, #96]	; (8002560 <_write+0x84>)
 80024fe:	7818      	ldrb	r0, [r3, #0]
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	1c5a      	adds	r2, r3, #1
 8002504:	60ba      	str	r2, [r7, #8]
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	4619      	mov	r1, r3
 800250a:	f001 f803 	bl	8003514 <UART_putc>
			for (n = 0; n < len; n++)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	3301      	adds	r3, #1
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	429a      	cmp	r2, r3
 800251a:	dbef      	blt.n	80024fc <_write+0x20>
#endif
			}
			break;
 800251c:	e01b      	b.n	8002556 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	e00b      	b.n	800253c <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <_write+0x88>)
 8002526:	7818      	ldrb	r0, [r3, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	60ba      	str	r2, [r7, #8]
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	f000 ffef 	bl	8003514 <UART_putc>
			for (n = 0; n < len; n++)
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	3301      	adds	r3, #1
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	429a      	cmp	r2, r3
 8002542:	dbef      	blt.n	8002524 <_write+0x48>
#endif
			}
			break;
 8002544:	e007      	b.n	8002556 <_write+0x7a>
		default:
			errno = EBADF;
 8002546:	f004 f985 	bl	8006854 <__errno>
 800254a:	4603      	mov	r3, r0
 800254c:	2209      	movs	r2, #9
 800254e:	601a      	str	r2, [r3, #0]
			return -1;
 8002550:	f04f 33ff 	mov.w	r3, #4294967295
 8002554:	e000      	b.n	8002558 <_write+0x7c>
	}
	return len;
 8002556:	687b      	ldr	r3, [r7, #4]
}
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	20000944 	.word	0x20000944
 8002564:	20000945 	.word	0x20000945

08002568 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002568:	b40f      	push	{r0, r1, r2, r3}
 800256a:	b580      	push	{r7, lr}
 800256c:	b0c2      	sub	sp, #264	; 0x108
 800256e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002570:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002574:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 8002578:	4638      	mov	r0, r7
 800257a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800257e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002586:	f004 f909 	bl	800679c <vsnprintf>
 800258a:	4603      	mov	r3, r0
 800258c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002594:	2bff      	cmp	r3, #255	; 0xff
 8002596:	d902      	bls.n	800259e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002598:	23ff      	movs	r3, #255	; 0xff
 800259a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800259e:	463b      	mov	r3, r7
 80025a0:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80025a4:	4619      	mov	r1, r3
 80025a6:	2001      	movs	r0, #1
 80025a8:	f000 fff6 	bl	8003598 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80025ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80025b6:	46bd      	mov	sp, r7
 80025b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025bc:	b004      	add	sp, #16
 80025be:	4770      	bx	lr

080025c0 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80025ca:	4b51      	ldr	r3, [pc, #324]	; (8002710 <dump_trap_info+0x150>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a51      	ldr	r2, [pc, #324]	; (8002714 <dump_trap_info+0x154>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d001      	beq.n	80025d8 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80025d4:	f7ff fe14 	bl	8002200 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80025d8:	f3ef 8305 	mrs	r3, IPSR
 80025dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80025de:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	4619      	mov	r1, r3
 80025e4:	484c      	ldr	r0, [pc, #304]	; (8002718 <dump_trap_info+0x158>)
 80025e6:	f7ff ffbf 	bl	8002568 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80025f4:	4849      	ldr	r0, [pc, #292]	; (800271c <dump_trap_info+0x15c>)
 80025f6:	f7ff ffb7 	bl	8002568 <dump_printf>
 80025fa:	e002      	b.n	8002602 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80025fc:	4848      	ldr	r0, [pc, #288]	; (8002720 <dump_trap_info+0x160>)
 80025fe:	f7ff ffb3 	bl	8002568 <dump_printf>

	int offset, i;
	offset = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002606:	4847      	ldr	r0, [pc, #284]	; (8002724 <dump_trap_info+0x164>)
 8002608:	f7ff ffae 	bl	8002568 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	4413      	add	r3, r2
 8002614:	6819      	ldr	r1, [r3, #0]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	3301      	adds	r3, #1
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	4413      	add	r3, r2
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	461a      	mov	r2, r3
 8002624:	4840      	ldr	r0, [pc, #256]	; (8002728 <dump_trap_info+0x168>)
 8002626:	f7ff ff9f 	bl	8002568 <dump_printf>
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	3302      	adds	r3, #2
 800262e:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	6819      	ldr	r1, [r3, #0]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	3301      	adds	r3, #1
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	4413      	add	r3, r2
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	4838      	ldr	r0, [pc, #224]	; (800272c <dump_trap_info+0x16c>)
 800264a:	f7ff ff8d 	bl	8002568 <dump_printf>
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	3302      	adds	r3, #2
 8002652:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	617a      	str	r2, [r7, #20]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4619      	mov	r1, r3
 8002664:	4832      	ldr	r0, [pc, #200]	; (8002730 <dump_trap_info+0x170>)
 8002666:	f7ff ff7f 	bl	8002568 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	1c5a      	adds	r2, r3, #1
 800266e:	617a      	str	r2, [r7, #20]
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4619      	mov	r1, r3
 800267a:	482e      	ldr	r0, [pc, #184]	; (8002734 <dump_trap_info+0x174>)
 800267c:	f7ff ff74 	bl	8002568 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	617a      	str	r2, [r7, #20]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	4413      	add	r3, r2
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4619      	mov	r1, r3
 8002690:	4829      	ldr	r0, [pc, #164]	; (8002738 <dump_trap_info+0x178>)
 8002692:	f7ff ff69 	bl	8002568 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	617a      	str	r2, [r7, #20]
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	4413      	add	r3, r2
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4619      	mov	r1, r3
 80026a6:	4825      	ldr	r0, [pc, #148]	; (800273c <dump_trap_info+0x17c>)
 80026a8:	f7ff ff5e 	bl	8002568 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80026ac:	4824      	ldr	r0, [pc, #144]	; (8002740 <dump_trap_info+0x180>)
 80026ae:	f7ff ff5b 	bl	8002568 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
 80026b6:	e019      	b.n	80026ec <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	3301      	adds	r3, #1
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d105      	bne.n	80026d0 <dump_trap_info+0x110>
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d002      	beq.n	80026d0 <dump_trap_info+0x110>
			dump_printf("\n");
 80026ca:	481e      	ldr	r0, [pc, #120]	; (8002744 <dump_trap_info+0x184>)
 80026cc:	f7ff ff4c 	bl	8002568 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	617a      	str	r2, [r7, #20]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4619      	mov	r1, r3
 80026e0:	4819      	ldr	r0, [pc, #100]	; (8002748 <dump_trap_info+0x188>)
 80026e2:	f7ff ff41 	bl	8002568 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	3301      	adds	r3, #1
 80026ea:	613b      	str	r3, [r7, #16]
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	2b1f      	cmp	r3, #31
 80026f0:	dc06      	bgt.n	8002700 <dump_trap_info+0x140>
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	4413      	add	r3, r2
 80026fa:	4a14      	ldr	r2, [pc, #80]	; (800274c <dump_trap_info+0x18c>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d3db      	bcc.n	80026b8 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002700:	4810      	ldr	r0, [pc, #64]	; (8002744 <dump_trap_info+0x184>)
 8002702:	f7ff ff31 	bl	8002568 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8002706:	4812      	ldr	r0, [pc, #72]	; (8002750 <dump_trap_info+0x190>)
 8002708:	f7ff ff2e 	bl	8002568 <dump_printf>
	while(1);
 800270c:	e7fe      	b.n	800270c <dump_trap_info+0x14c>
 800270e:	bf00      	nop
 8002710:	20000948 	.word	0x20000948
 8002714:	e5e0e5e0 	.word	0xe5e0e5e0
 8002718:	0800c418 	.word	0x0800c418
 800271c:	0800c438 	.word	0x0800c438
 8002720:	0800c450 	.word	0x0800c450
 8002724:	0800c46c 	.word	0x0800c46c
 8002728:	0800c480 	.word	0x0800c480
 800272c:	0800c4a0 	.word	0x0800c4a0
 8002730:	0800c4c0 	.word	0x0800c4c0
 8002734:	0800c4d0 	.word	0x0800c4d0
 8002738:	0800c4e4 	.word	0x0800c4e4
 800273c:	0800c4f8 	.word	0x0800c4f8
 8002740:	0800c50c 	.word	0x0800c50c
 8002744:	0800c51c 	.word	0x0800c51c
 8002748:	0800c520 	.word	0x0800c520
 800274c:	20005000 	.word	0x20005000
 8002750:	0800c52c 	.word	0x0800c52c

08002754 <BusFault_Handler>:

//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8002754:	f01e 0f04 	tst.w	lr, #4
 8002758:	bf0c      	ite	eq
 800275a:	f3ef 8008 	mrseq	r0, MSP
 800275e:	f3ef 8009 	mrsne	r0, PSP
 8002762:	4671      	mov	r1, lr
 8002764:	f7ff bf2c 	b.w	80025c0 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002768:	bf00      	nop
	...

0800276c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002770:	4802      	ldr	r0, [pc, #8]	; (800277c <NMI_Handler+0x10>)
 8002772:	f7ff fef9 	bl	8002568 <dump_printf>
}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	0800c544 	.word	0x0800c544

08002780 <SVC_Handler>:

void SVC_Handler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002784:	4802      	ldr	r0, [pc, #8]	; (8002790 <SVC_Handler+0x10>)
 8002786:	f7ff feef 	bl	8002568 <dump_printf>
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	0800c558 	.word	0x0800c558

08002794 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002798:	4802      	ldr	r0, [pc, #8]	; (80027a4 <DebugMon_Handler+0x10>)
 800279a:	f7ff fee5 	bl	8002568 <dump_printf>
}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	0800c578 	.word	0x0800c578

080027a8 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80027ac:	4802      	ldr	r0, [pc, #8]	; (80027b8 <PendSV_Handler+0x10>)
 80027ae:	f7ff fedb 	bl	8002568 <dump_printf>
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	0800c594 	.word	0x0800c594
 80027bc:	00000000 	.word	0x00000000

080027c0 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 80027c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c4:	b096      	sub	sp, #88	; 0x58
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	4603      	mov	r3, r0
 80027ca:	6239      	str	r1, [r7, #32]
 80027cc:	61fa      	str	r2, [r7, #28]
 80027ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// On active l'horloge du timer demandé.
	switch(timer_id)
 80027d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d83e      	bhi.n	8002858 <TIMER_run_us+0x98>
 80027da:	a201      	add	r2, pc, #4	; (adr r2, 80027e0 <TIMER_run_us+0x20>)
 80027dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e0:	080027f1 	.word	0x080027f1
 80027e4:	0800280b 	.word	0x0800280b
 80027e8:	08002825 	.word	0x08002825
 80027ec:	0800283f 	.word	0x0800283f
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80027f0:	4ba5      	ldr	r3, [pc, #660]	; (8002a88 <TIMER_run_us+0x2c8>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	4aa4      	ldr	r2, [pc, #656]	; (8002a88 <TIMER_run_us+0x2c8>)
 80027f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027fa:	6193      	str	r3, [r2, #24]
 80027fc:	4ba2      	ldr	r3, [pc, #648]	; (8002a88 <TIMER_run_us+0x2c8>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002804:	637b      	str	r3, [r7, #52]	; 0x34
 8002806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
			break;
 8002808:	e027      	b.n	800285a <TIMER_run_us+0x9a>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 800280a:	4b9f      	ldr	r3, [pc, #636]	; (8002a88 <TIMER_run_us+0x2c8>)
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	4a9e      	ldr	r2, [pc, #632]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	61d3      	str	r3, [r2, #28]
 8002816:	4b9c      	ldr	r3, [pc, #624]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	633b      	str	r3, [r7, #48]	; 0x30
 8002820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
			break;
 8002822:	e01a      	b.n	800285a <TIMER_run_us+0x9a>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002824:	4b98      	ldr	r3, [pc, #608]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002826:	69db      	ldr	r3, [r3, #28]
 8002828:	4a97      	ldr	r2, [pc, #604]	; (8002a88 <TIMER_run_us+0x2c8>)
 800282a:	f043 0302 	orr.w	r3, r3, #2
 800282e:	61d3      	str	r3, [r2, #28]
 8002830:	4b95      	ldr	r3, [pc, #596]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002832:	69db      	ldr	r3, [r3, #28]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	62fb      	str	r3, [r7, #44]	; 0x2c
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
			break;
 800283c:	e00d      	b.n	800285a <TIMER_run_us+0x9a>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800283e:	4b92      	ldr	r3, [pc, #584]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	4a91      	ldr	r2, [pc, #580]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	61d3      	str	r3, [r2, #28]
 800284a:	4b8f      	ldr	r3, [pc, #572]	; (8002a88 <TIMER_run_us+0x2c8>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	62bb      	str	r3, [r7, #40]	; 0x28
 8002854:	6abb      	ldr	r3, [r7, #40]	; 0x28
			break;
 8002856:	e000      	b.n	800285a <TIMER_run_us+0x9a>
		default:
			break;
 8002858:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 800285a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800285e:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 8002862:	4b8a      	ldr	r3, [pc, #552]	; (8002a8c <TIMER_run_us+0x2cc>)
 8002864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002868:	4a89      	ldr	r2, [pc, #548]	; (8002a90 <TIMER_run_us+0x2d0>)
 800286a:	0183      	lsls	r3, r0, #6
 800286c:	4413      	add	r3, r2
 800286e:	6019      	str	r1, [r3, #0]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002870:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10d      	bne.n	8002894 <TIMER_run_us+0xd4>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002878:	f002 fa70 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 800287c:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800287e:	4b82      	ldr	r3, [pc, #520]	; (8002a88 <TIMER_run_us+0x2c8>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	0adb      	lsrs	r3, r3, #11
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	2b00      	cmp	r3, #0
 800288a:	d010      	beq.n	80028ae <TIMER_run_us+0xee>
			freq *= 2;
 800288c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	657b      	str	r3, [r7, #84]	; 0x54
 8002892:	e00c      	b.n	80028ae <TIMER_run_us+0xee>
	}
	else
	{
		//Fréquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002894:	f002 fa4e 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8002898:	6578      	str	r0, [r7, #84]	; 0x54
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 800289a:	4b7b      	ldr	r3, [pc, #492]	; (8002a88 <TIMER_run_us+0x2c8>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	0a1b      	lsrs	r3, r3, #8
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <TIMER_run_us+0xee>
			freq *= 2;
 80028a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	657b      	str	r3, [r7, #84]	; 0x54
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 80028ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028b0:	2200      	movs	r2, #0
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	617a      	str	r2, [r7, #20]
 80028b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80028ba:	a171      	add	r1, pc, #452	; (adr r1, 8002a80 <TIMER_run_us+0x2c0>)
 80028bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028c0:	f7fe f8e2 	bl	8000a88 <__aeabi_ldivmod>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	2200      	movs	r2, #0
 80028d0:	469a      	mov	sl, r3
 80028d2:	4693      	mov	fp, r2
 80028d4:	4652      	mov	r2, sl
 80028d6:	465b      	mov	r3, fp
 80028d8:	f04f 0000 	mov.w	r0, #0
 80028dc:	f04f 0100 	mov.w	r1, #0
 80028e0:	0159      	lsls	r1, r3, #5
 80028e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028e6:	0150      	lsls	r0, r2, #5
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	ebb2 040a 	subs.w	r4, r2, sl
 80028f0:	eb63 050b 	sbc.w	r5, r3, fp
 80028f4:	f04f 0200 	mov.w	r2, #0
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	026b      	lsls	r3, r5, #9
 80028fe:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002902:	0262      	lsls	r2, r4, #9
 8002904:	4614      	mov	r4, r2
 8002906:	461d      	mov	r5, r3
 8002908:	eb14 080a 	adds.w	r8, r4, sl
 800290c:	eb45 090b 	adc.w	r9, r5, fp
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800291c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002920:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002924:	ebb2 0108 	subs.w	r1, r2, r8
 8002928:	6039      	str	r1, [r7, #0]
 800292a:	eb63 0309 	sbc.w	r3, r3, r9
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002934:	461a      	mov	r2, r3
 8002936:	eb12 020a 	adds.w	r2, r2, sl
 800293a:	60ba      	str	r2, [r7, #8]
 800293c:	4623      	mov	r3, r4
 800293e:	eb43 030b 	adc.w	r3, r3, fp
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002948:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800294c:	f7fe f8ec 	bl	8000b28 <__aeabi_uldivmod>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if(period > 65536)
 8002958:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800295c:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8002960:	f173 0300 	sbcs.w	r3, r3, #0
 8002964:	d32b      	bcc.n	80029be <TIMER_run_us+0x1fe>
	{
		uint32_t prescaler = 1;
 8002966:	2301      	movs	r3, #1
 8002968:	647b      	str	r3, [r7, #68]	; 0x44
		while(period > 65536)
 800296a:	e00e      	b.n	800298a <TIMER_run_us+0x1ca>
		{
			prescaler *= 2;
 800296c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	647b      	str	r3, [r7, #68]	; 0x44
			period /= 2;
 8002972:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	f04f 0300 	mov.w	r3, #0
 800297e:	0842      	lsrs	r2, r0, #1
 8002980:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002984:	084b      	lsrs	r3, r1, #1
 8002986:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		while(period > 65536)
 800298a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800298e:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8002992:	f173 0300 	sbcs.w	r3, r3, #0
 8002996:	d2e9      	bcs.n	800296c <TIMER_run_us+0x1ac>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 8002998:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800299c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800299e:	3a01      	subs	r2, #1
 80029a0:	493b      	ldr	r1, [pc, #236]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029a2:	019b      	lsls	r3, r3, #6
 80029a4:	440b      	add	r3, r1
 80029a6:	3304      	adds	r3, #4
 80029a8:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 80029aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029b0:	3a01      	subs	r2, #1
 80029b2:	4937      	ldr	r1, [pc, #220]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029b4:	019b      	lsls	r3, r3, #6
 80029b6:	440b      	add	r3, r1
 80029b8:	330c      	adds	r3, #12
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	e010      	b.n	80029e0 <TIMER_run_us+0x220>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 80029be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029c2:	4a33      	ldr	r2, [pc, #204]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029c4:	019b      	lsls	r3, r3, #6
 80029c6:	4413      	add	r3, r2
 80029c8:	3304      	adds	r3, #4
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 80029ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80029d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029d4:	3a01      	subs	r2, #1
 80029d6:	492e      	ldr	r1, [pc, #184]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029d8:	019b      	lsls	r3, r3, #6
 80029da:	440b      	add	r3, r1
 80029dc:	330c      	adds	r3, #12
 80029de:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029e4:	4a2a      	ldr	r2, [pc, #168]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029e6:	019b      	lsls	r3, r3, #6
 80029e8:	4413      	add	r3, r2
 80029ea:	3310      	adds	r3, #16
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80029f4:	4a26      	ldr	r2, [pc, #152]	; (8002a90 <TIMER_run_us+0x2d0>)
 80029f6:	019b      	lsls	r3, r3, #6
 80029f8:	4413      	add	r3, r2
 80029fa:	3308      	adds	r3, #8
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8002a00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a04:	019b      	lsls	r3, r3, #6
 8002a06:	4a22      	ldr	r2, [pc, #136]	; (8002a90 <TIMER_run_us+0x2d0>)
 8002a08:	4413      	add	r3, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f002 f9d8 	bl	8004dc0 <HAL_TIM_Base_Init>

	if(enable_irq)
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d014      	beq.n	8002a40 <TIMER_run_us+0x280>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002a16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 fb84 	bl	8003128 <clear_it_status>
		// On fixe les priorités des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002a20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a24:	4a1b      	ldr	r2, [pc, #108]	; (8002a94 <TIMER_run_us+0x2d4>)
 8002a26:	56d3      	ldrsb	r3, [r2, r3]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	2104      	movs	r1, #4
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f001 fb3c 	bl	80040aa <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a36:	4a17      	ldr	r2, [pc, #92]	; (8002a94 <TIMER_run_us+0x2d4>)
 8002a38:	56d3      	ldrsb	r3, [r2, r3]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f001 fb51 	bl	80040e2 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8002a40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a44:	019b      	lsls	r3, r3, #6
 8002a46:	4a12      	ldr	r2, [pc, #72]	; (8002a90 <TIMER_run_us+0x2d0>)
 8002a48:	4413      	add	r3, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f002 f9ec 	bl	8004e28 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8002a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a54:	4a0e      	ldr	r2, [pc, #56]	; (8002a90 <TIMER_run_us+0x2d0>)
 8002a56:	019b      	lsls	r3, r3, #6
 8002a58:	4413      	add	r3, r2
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002a62:	490b      	ldr	r1, [pc, #44]	; (8002a90 <TIMER_run_us+0x2d0>)
 8002a64:	019b      	lsls	r3, r3, #6
 8002a66:	440b      	add	r3, r1
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]
}
 8002a70:	bf00      	nop
 8002a72:	3758      	adds	r7, #88	; 0x58
 8002a74:	46bd      	mov	sp, r7
 8002a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a7a:	bf00      	nop
 8002a7c:	f3af 8000 	nop.w
 8002a80:	d4a51000 	.word	0xd4a51000
 8002a84:	000000e8 	.word	0x000000e8
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	20000004 	.word	0x20000004
 8002a90:	20000950 	.word	0x20000950
 8002a94:	0800c860 	.word	0x0800c860

08002a98 <TIMER_enable_PWM>:
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b092      	sub	sp, #72	; 0x48
 8002a9c:	af02      	add	r7, sp, #8
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607b      	str	r3, [r7, #4]
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	73fb      	strb	r3, [r7, #15]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	81bb      	strh	r3, [r7, #12]
	switch(timer_id)
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	f200 8227 	bhi.w	8002f00 <TIMER_enable_PWM+0x468>
 8002ab2:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <TIMER_enable_PWM+0x20>)
 8002ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab8:	08002ac9 	.word	0x08002ac9
 8002abc:	08002c11 	.word	0x08002c11
 8002ac0:	08002d79 	.word	0x08002d79
 8002ac4:	08002e71 	.word	0x08002e71
	{
		case TIMER1_ID:
			if(negative_channel)
 8002ac8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d054      	beq.n	8002b78 <TIMER_enable_PWM+0xe0>
			{
				if(remap)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d011      	beq.n	8002af8 <TIMER_enable_PWM+0x60>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002ad4:	4ba5      	ldr	r3, [pc, #660]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002adc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002af0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002af2:	4a9e      	ldr	r2, [pc, #632]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af6:	6053      	str	r3, [r2, #4]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b08      	cmp	r3, #8
 8002afc:	d02d      	beq.n	8002b5a <TIMER_enable_PWM+0xc2>
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2b08      	cmp	r3, #8
 8002b02:	f200 8081 	bhi.w	8002c08 <TIMER_enable_PWM+0x170>
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <TIMER_enable_PWM+0x7c>
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d014      	beq.n	8002b3c <TIMER_enable_PWM+0xa4>
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8002b12:	e079      	b.n	8002c08 <TIMER_enable_PWM+0x170>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <TIMER_enable_PWM+0x86>
 8002b1a:	4895      	ldr	r0, [pc, #596]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002b1c:	e000      	b.n	8002b20 <TIMER_enable_PWM+0x88>
 8002b1e:	4895      	ldr	r0, [pc, #596]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <TIMER_enable_PWM+0x92>
 8002b26:	2180      	movs	r1, #128	; 0x80
 8002b28:	e001      	b.n	8002b2e <TIMER_enable_PWM+0x96>
 8002b2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b2e:	2303      	movs	r3, #3
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	2202      	movs	r2, #2
 8002b36:	f7fe ff41 	bl	80019bc <BSP_GPIO_PinCfg>
 8002b3a:	e068      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <TIMER_enable_PWM+0xae>
 8002b42:	2101      	movs	r1, #1
 8002b44:	e001      	b.n	8002b4a <TIMER_enable_PWM+0xb2>
 8002b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2202      	movs	r2, #2
 8002b52:	4888      	ldr	r0, [pc, #544]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002b54:	f7fe ff32 	bl	80019bc <BSP_GPIO_PinCfg>
 8002b58:	e059      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <TIMER_enable_PWM+0xcc>
 8002b60:	2102      	movs	r1, #2
 8002b62:	e001      	b.n	8002b68 <TIMER_enable_PWM+0xd0>
 8002b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b68:	2303      	movs	r3, #3
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	2202      	movs	r2, #2
 8002b70:	4880      	ldr	r0, [pc, #512]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002b72:	f7fe ff23 	bl	80019bc <BSP_GPIO_PinCfg>
 8002b76:	e04a      	b.n	8002c0e <TIMER_enable_PWM+0x176>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b0c      	cmp	r3, #12
 8002b7c:	d846      	bhi.n	8002c0c <TIMER_enable_PWM+0x174>
 8002b7e:	a201      	add	r2, pc, #4	; (adr r2, 8002b84 <TIMER_enable_PWM+0xec>)
 8002b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b84:	08002bb9 	.word	0x08002bb9
 8002b88:	08002c0d 	.word	0x08002c0d
 8002b8c:	08002c0d 	.word	0x08002c0d
 8002b90:	08002c0d 	.word	0x08002c0d
 8002b94:	08002bcd 	.word	0x08002bcd
 8002b98:	08002c0d 	.word	0x08002c0d
 8002b9c:	08002c0d 	.word	0x08002c0d
 8002ba0:	08002c0d 	.word	0x08002c0d
 8002ba4:	08002be1 	.word	0x08002be1
 8002ba8:	08002c0d 	.word	0x08002c0d
 8002bac:	08002c0d 	.word	0x08002c0d
 8002bb0:	08002c0d 	.word	0x08002c0d
 8002bb4:	08002bf5 	.word	0x08002bf5
			}
			else
			{
				switch(TIM_CHANNEL_x)
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	9300      	str	r3, [sp, #0]
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bc4:	486a      	ldr	r0, [pc, #424]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002bc6:	f7fe fef9 	bl	80019bc <BSP_GPIO_PinCfg>
 8002bca:	e020      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002bd8:	4865      	ldr	r0, [pc, #404]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002bda:	f7fe feef 	bl	80019bc <BSP_GPIO_PinCfg>
 8002bde:	e016      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002be0:	2303      	movs	r3, #3
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	2300      	movs	r3, #0
 8002be6:	2202      	movs	r2, #2
 8002be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bec:	4860      	ldr	r0, [pc, #384]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002bee:	f7fe fee5 	bl	80019bc <BSP_GPIO_PinCfg>
 8002bf2:	e00c      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c00:	485b      	ldr	r0, [pc, #364]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002c02:	f7fe fedb 	bl	80019bc <BSP_GPIO_PinCfg>
 8002c06:	e002      	b.n	8002c0e <TIMER_enable_PWM+0x176>
					default:	break;
 8002c08:	bf00      	nop
 8002c0a:	e17a      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
					default:	break;
 8002c0c:	bf00      	nop
				}
			}
			break;
 8002c0e:	e178      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	f200 80a1 	bhi.w	8002d5a <TIMER_enable_PWM+0x2c2>
 8002c18:	a201      	add	r2, pc, #4	; (adr r2, 8002c20 <TIMER_enable_PWM+0x188>)
 8002c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1e:	bf00      	nop
 8002c20:	08002c55 	.word	0x08002c55
 8002c24:	08002d5b 	.word	0x08002d5b
 8002c28:	08002d5b 	.word	0x08002d5b
 8002c2c:	08002d5b 	.word	0x08002d5b
 8002c30:	08002c67 	.word	0x08002c67
 8002c34:	08002d5b 	.word	0x08002d5b
 8002c38:	08002d5b 	.word	0x08002d5b
 8002c3c:	08002d5b 	.word	0x08002d5b
 8002c40:	08002cb7 	.word	0x08002cb7
 8002c44:	08002d5b 	.word	0x08002d5b
 8002c48:	08002d5b 	.word	0x08002d5b
 8002c4c:	08002d5b 	.word	0x08002d5b
 8002c50:	08002d09 	.word	0x08002d09
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002c54:	2303      	movs	r3, #3
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	2101      	movs	r1, #1
 8002c5e:	4844      	ldr	r0, [pc, #272]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002c60:	f7fe feac 	bl	80019bc <BSP_GPIO_PinCfg>
					break;
 8002c64:	e080      	b.n	8002d68 <TIMER_enable_PWM+0x2d0>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <TIMER_enable_PWM+0x1d8>
 8002c6c:	4841      	ldr	r0, [pc, #260]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002c6e:	e000      	b.n	8002c72 <TIMER_enable_PWM+0x1da>
 8002c70:	483f      	ldr	r0, [pc, #252]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <TIMER_enable_PWM+0x1e4>
 8002c78:	2108      	movs	r1, #8
 8002c7a:	e000      	b.n	8002c7e <TIMER_enable_PWM+0x1e6>
 8002c7c:	2102      	movs	r1, #2
 8002c7e:	2303      	movs	r3, #3
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	2300      	movs	r3, #0
 8002c84:	2202      	movs	r2, #2
 8002c86:	f7fe fe99 	bl	80019bc <BSP_GPIO_PinCfg>
					if (remap)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d066      	beq.n	8002d5e <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002c90:	4b36      	ldr	r3, [pc, #216]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	633b      	str	r3, [r7, #48]	; 0x30
 8002c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c9c:	633b      	str	r3, [r7, #48]	; 0x30
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ca4:	633b      	str	r3, [r7, #48]	; 0x30
 8002ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cac:	633b      	str	r3, [r7, #48]	; 0x30
 8002cae:	4a2f      	ldr	r2, [pc, #188]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb2:	6053      	str	r3, [r2, #4]
					break;
 8002cb4:	e053      	b.n	8002d5e <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <TIMER_enable_PWM+0x228>
 8002cbc:	482d      	ldr	r0, [pc, #180]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002cbe:	e000      	b.n	8002cc2 <TIMER_enable_PWM+0x22a>
 8002cc0:	482b      	ldr	r0, [pc, #172]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d002      	beq.n	8002cce <TIMER_enable_PWM+0x236>
 8002cc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ccc:	e000      	b.n	8002cd0 <TIMER_enable_PWM+0x238>
 8002cce:	2104      	movs	r1, #4
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f7fe fe70 	bl	80019bc <BSP_GPIO_PinCfg>
					if(remap)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d03f      	beq.n	8002d62 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002ce2:	4b22      	ldr	r3, [pc, #136]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cee:	637b      	str	r3, [r7, #52]	; 0x34
 8002cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002cf6:	637b      	str	r3, [r7, #52]	; 0x34
 8002cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cfe:	637b      	str	r3, [r7, #52]	; 0x34
 8002d00:	4a1a      	ldr	r2, [pc, #104]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d04:	6053      	str	r3, [r2, #4]
					break;
 8002d06:	e02c      	b.n	8002d62 <TIMER_enable_PWM+0x2ca>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <TIMER_enable_PWM+0x27a>
 8002d0e:	4819      	ldr	r0, [pc, #100]	; (8002d74 <TIMER_enable_PWM+0x2dc>)
 8002d10:	e000      	b.n	8002d14 <TIMER_enable_PWM+0x27c>
 8002d12:	4817      	ldr	r0, [pc, #92]	; (8002d70 <TIMER_enable_PWM+0x2d8>)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d002      	beq.n	8002d20 <TIMER_enable_PWM+0x288>
 8002d1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d1e:	e000      	b.n	8002d22 <TIMER_enable_PWM+0x28a>
 8002d20:	2108      	movs	r1, #8
 8002d22:	2303      	movs	r3, #3
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2300      	movs	r3, #0
 8002d28:	2202      	movs	r2, #2
 8002d2a:	f7fe fe47 	bl	80019bc <BSP_GPIO_PinCfg>
					if (remap)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d018      	beq.n	8002d66 <TIMER_enable_PWM+0x2ce>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d40:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d44:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d48:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d50:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d52:	4a06      	ldr	r2, [pc, #24]	; (8002d6c <TIMER_enable_PWM+0x2d4>)
 8002d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d56:	6053      	str	r3, [r2, #4]
					break;
 8002d58:	e005      	b.n	8002d66 <TIMER_enable_PWM+0x2ce>
				default:	break;
 8002d5a:	bf00      	nop
 8002d5c:	e0d1      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
					break;
 8002d5e:	bf00      	nop
 8002d60:	e0cf      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
					break;
 8002d62:	bf00      	nop
 8002d64:	e0cd      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
					break;
 8002d66:	bf00      	nop
			}
			break;
 8002d68:	e0cb      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
 8002d6a:	bf00      	nop
 8002d6c:	40010000 	.word	0x40010000
 8002d70:	40010800 	.word	0x40010800
 8002d74:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d011      	beq.n	8002da2 <TIMER_enable_PWM+0x30a>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8002d7e:	4b7f      	ldr	r3, [pc, #508]	; (8002f7c <TIMER_enable_PWM+0x4e4>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d86:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d96:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d9c:	4a77      	ldr	r2, [pc, #476]	; (8002f7c <TIMER_enable_PWM+0x4e4>)
 8002d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da0:	6053      	str	r3, [r2, #4]
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b0c      	cmp	r3, #12
 8002da6:	d861      	bhi.n	8002e6c <TIMER_enable_PWM+0x3d4>
 8002da8:	a201      	add	r2, pc, #4	; (adr r2, 8002db0 <TIMER_enable_PWM+0x318>)
 8002daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dae:	bf00      	nop
 8002db0:	08002de5 	.word	0x08002de5
 8002db4:	08002e6d 	.word	0x08002e6d
 8002db8:	08002e6d 	.word	0x08002e6d
 8002dbc:	08002e6d 	.word	0x08002e6d
 8002dc0:	08002e01 	.word	0x08002e01
 8002dc4:	08002e6d 	.word	0x08002e6d
 8002dc8:	08002e6d 	.word	0x08002e6d
 8002dcc:	08002e6d 	.word	0x08002e6d
 8002dd0:	08002e1d 	.word	0x08002e1d
 8002dd4:	08002e6d 	.word	0x08002e6d
 8002dd8:	08002e6d 	.word	0x08002e6d
 8002ddc:	08002e6d 	.word	0x08002e6d
 8002de0:	08002e45 	.word	0x08002e45
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <TIMER_enable_PWM+0x356>
 8002dea:	4865      	ldr	r0, [pc, #404]	; (8002f80 <TIMER_enable_PWM+0x4e8>)
 8002dec:	e000      	b.n	8002df0 <TIMER_enable_PWM+0x358>
 8002dee:	4865      	ldr	r0, [pc, #404]	; (8002f84 <TIMER_enable_PWM+0x4ec>)
 8002df0:	2303      	movs	r3, #3
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	2300      	movs	r3, #0
 8002df6:	2202      	movs	r2, #2
 8002df8:	2140      	movs	r1, #64	; 0x40
 8002dfa:	f7fe fddf 	bl	80019bc <BSP_GPIO_PinCfg>
 8002dfe:	e036      	b.n	8002e6e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <TIMER_enable_PWM+0x372>
 8002e06:	485e      	ldr	r0, [pc, #376]	; (8002f80 <TIMER_enable_PWM+0x4e8>)
 8002e08:	e000      	b.n	8002e0c <TIMER_enable_PWM+0x374>
 8002e0a:	485e      	ldr	r0, [pc, #376]	; (8002f84 <TIMER_enable_PWM+0x4ec>)
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2300      	movs	r3, #0
 8002e12:	2202      	movs	r2, #2
 8002e14:	2180      	movs	r1, #128	; 0x80
 8002e16:	f7fe fdd1 	bl	80019bc <BSP_GPIO_PinCfg>
 8002e1a:	e028      	b.n	8002e6e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <TIMER_enable_PWM+0x38e>
 8002e22:	4857      	ldr	r0, [pc, #348]	; (8002f80 <TIMER_enable_PWM+0x4e8>)
 8002e24:	e000      	b.n	8002e28 <TIMER_enable_PWM+0x390>
 8002e26:	4858      	ldr	r0, [pc, #352]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <TIMER_enable_PWM+0x39c>
 8002e2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e32:	e000      	b.n	8002e36 <TIMER_enable_PWM+0x39e>
 8002e34:	2101      	movs	r1, #1
 8002e36:	2303      	movs	r3, #3
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	f7fe fdbd 	bl	80019bc <BSP_GPIO_PinCfg>
 8002e42:	e014      	b.n	8002e6e <TIMER_enable_PWM+0x3d6>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <TIMER_enable_PWM+0x3b6>
 8002e4a:	484d      	ldr	r0, [pc, #308]	; (8002f80 <TIMER_enable_PWM+0x4e8>)
 8002e4c:	e000      	b.n	8002e50 <TIMER_enable_PWM+0x3b8>
 8002e4e:	484e      	ldr	r0, [pc, #312]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d002      	beq.n	8002e5c <TIMER_enable_PWM+0x3c4>
 8002e56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e5a:	e000      	b.n	8002e5e <TIMER_enable_PWM+0x3c6>
 8002e5c:	2102      	movs	r1, #2
 8002e5e:	2303      	movs	r3, #3
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	2300      	movs	r3, #0
 8002e64:	2202      	movs	r2, #2
 8002e66:	f7fe fda9 	bl	80019bc <BSP_GPIO_PinCfg>
 8002e6a:	e000      	b.n	8002e6e <TIMER_enable_PWM+0x3d6>
				default:	break;
 8002e6c:	bf00      	nop
			}
			break;
 8002e6e:	e048      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b0c      	cmp	r3, #12
 8002e74:	d842      	bhi.n	8002efc <TIMER_enable_PWM+0x464>
 8002e76:	a201      	add	r2, pc, #4	; (adr r2, 8002e7c <TIMER_enable_PWM+0x3e4>)
 8002e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7c:	08002eb1 	.word	0x08002eb1
 8002e80:	08002efd 	.word	0x08002efd
 8002e84:	08002efd 	.word	0x08002efd
 8002e88:	08002efd 	.word	0x08002efd
 8002e8c:	08002ec3 	.word	0x08002ec3
 8002e90:	08002efd 	.word	0x08002efd
 8002e94:	08002efd 	.word	0x08002efd
 8002e98:	08002efd 	.word	0x08002efd
 8002e9c:	08002ed5 	.word	0x08002ed5
 8002ea0:	08002efd 	.word	0x08002efd
 8002ea4:	08002efd 	.word	0x08002efd
 8002ea8:	08002efd 	.word	0x08002efd
 8002eac:	08002ee9 	.word	0x08002ee9
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	2140      	movs	r1, #64	; 0x40
 8002eba:	4833      	ldr	r0, [pc, #204]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002ebc:	f7fe fd7e 	bl	80019bc <BSP_GPIO_PinCfg>
 8002ec0:	e01d      	b.n	8002efe <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	9300      	str	r3, [sp, #0]
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	2202      	movs	r2, #2
 8002eca:	2180      	movs	r1, #128	; 0x80
 8002ecc:	482e      	ldr	r0, [pc, #184]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002ece:	f7fe fd75 	bl	80019bc <BSP_GPIO_PinCfg>
 8002ed2:	e014      	b.n	8002efe <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	2202      	movs	r2, #2
 8002edc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ee0:	4829      	ldr	r0, [pc, #164]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002ee2:	f7fe fd6b 	bl	80019bc <BSP_GPIO_PinCfg>
 8002ee6:	e00a      	b.n	8002efe <TIMER_enable_PWM+0x466>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	2300      	movs	r3, #0
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ef4:	4824      	ldr	r0, [pc, #144]	; (8002f88 <TIMER_enable_PWM+0x4f0>)
 8002ef6:	f7fe fd61 	bl	80019bc <BSP_GPIO_PinCfg>
 8002efa:	e000      	b.n	8002efe <TIMER_enable_PWM+0x466>
				default:	break;
 8002efc:	bf00      	nop
			}
			break;
 8002efe:	e000      	b.n	8002f02 <TIMER_enable_PWM+0x46a>
		default:
			break;
 8002f00:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8002f02:	2360      	movs	r3, #96	; 0x60
 8002f04:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8002f12:	2300      	movs	r3, #0
 8002f14:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8002f16:	2300      	movs	r3, #0
 8002f18:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	019b      	lsls	r3, r3, #6
 8002f22:	4a1a      	ldr	r2, [pc, #104]	; (8002f8c <TIMER_enable_PWM+0x4f4>)
 8002f24:	4413      	add	r3, r2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 ffa1 	bl	8004e6e <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	019b      	lsls	r3, r3, #6
 8002f30:	4a16      	ldr	r2, [pc, #88]	; (8002f8c <TIMER_enable_PWM+0x4f4>)
 8002f32:	4413      	add	r3, r2
 8002f34:	f107 0110 	add.w	r1, r7, #16
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f002 f84a 	bl	8004fd4 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8002f40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d008      	beq.n	8002f58 <TIMER_enable_PWM+0x4c0>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	019b      	lsls	r3, r3, #6
 8002f4a:	4a10      	ldr	r2, [pc, #64]	; (8002f8c <TIMER_enable_PWM+0x4f4>)
 8002f4c:	4413      	add	r3, r2
 8002f4e:	68b9      	ldr	r1, [r7, #8]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f002 faad 	bl	80054b0 <HAL_TIMEx_PWMN_Start>
 8002f56:	e007      	b.n	8002f68 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
 8002f5a:	019b      	lsls	r3, r3, #6
 8002f5c:	4a0b      	ldr	r2, [pc, #44]	; (8002f8c <TIMER_enable_PWM+0x4f4>)
 8002f5e:	4413      	add	r3, r2
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f001 ffb8 	bl	8004ed8 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002f68:	89ba      	ldrh	r2, [r7, #12]
 8002f6a:	7bfb      	ldrb	r3, [r7, #15]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f80e 	bl	8002f90 <TIMER_set_duty>
}
 8002f74:	bf00      	nop
 8002f76:	3740      	adds	r7, #64	; 0x40
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40011000 	.word	0x40011000
 8002f84:	40010800 	.word	0x40010800
 8002f88:	40010c00 	.word	0x40010c00
 8002f8c:	20000950 	.word	0x20000950

08002f90 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint32_t TIM_CHANNEL_x, uint16_t duty)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	6039      	str	r1, [r7, #0]
 8002f9a:	71fb      	strb	r3, [r7, #7]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	80bb      	strh	r3, [r7, #4]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas être plus grand que 1000 !
 8002fa0:	88bb      	ldrh	r3, [r7, #4]
 8002fa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fa6:	bf28      	it	cs
 8002fa8:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8002fac:	80bb      	strh	r3, [r7, #4]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002fae:	88bb      	ldrh	r3, [r7, #4]
 8002fb0:	79fa      	ldrb	r2, [r7, #7]
 8002fb2:	491d      	ldr	r1, [pc, #116]	; (8003028 <TIMER_set_duty+0x98>)
 8002fb4:	0192      	lsls	r2, r2, #6
 8002fb6:	440a      	add	r2, r1
 8002fb8:	320c      	adds	r2, #12
 8002fba:	6812      	ldr	r2, [r2, #0]
 8002fbc:	3201      	adds	r2, #1
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	4a1a      	ldr	r2, [pc, #104]	; (800302c <TIMER_set_duty+0x9c>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	80bb      	strh	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d107      	bne.n	8002fe2 <TIMER_set_duty+0x52>
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	4a14      	ldr	r2, [pc, #80]	; (8003028 <TIMER_set_duty+0x98>)
 8002fd6:	019b      	lsls	r3, r3, #6
 8002fd8:	4413      	add	r3, r2
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	88ba      	ldrh	r2, [r7, #4]
 8002fde:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002fe0:	e01c      	b.n	800301c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d107      	bne.n	8002ff8 <TIMER_set_duty+0x68>
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	4a0f      	ldr	r2, [pc, #60]	; (8003028 <TIMER_set_duty+0x98>)
 8002fec:	019b      	lsls	r3, r3, #6
 8002fee:	4413      	add	r3, r2
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	88bb      	ldrh	r3, [r7, #4]
 8002ff4:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002ff6:	e011      	b.n	800301c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d107      	bne.n	800300e <TIMER_set_duty+0x7e>
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	4a09      	ldr	r2, [pc, #36]	; (8003028 <TIMER_set_duty+0x98>)
 8003002:	019b      	lsls	r3, r3, #6
 8003004:	4413      	add	r3, r2
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	88bb      	ldrh	r3, [r7, #4]
 800300a:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800300c:	e006      	b.n	800301c <TIMER_set_duty+0x8c>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	4a05      	ldr	r2, [pc, #20]	; (8003028 <TIMER_set_duty+0x98>)
 8003012:	019b      	lsls	r3, r3, #6
 8003014:	4413      	add	r3, r2
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	88bb      	ldrh	r3, [r7, #4]
 800301a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	20000950 	.word	0x20000950
 800302c:	10624dd3 	.word	0x10624dd3

08003030 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Récupération de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	019b      	lsls	r3, r3, #6
 800303e:	4a03      	ldr	r2, [pc, #12]	; (800304c <TIMER_get_phandler+0x1c>)
 8003040:	4413      	add	r3, r2
}
 8003042:	4618      	mov	r0, r3
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr
 800304c:	20000950 	.word	0x20000950

08003050 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0

}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0

}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr

08003068 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0

}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	bc80      	pop	{r7}
 8003072:	4770      	bx	lr

08003074 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0

}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003084:	4b07      	ldr	r3, [pc, #28]	; (80030a4 <TIM1_UP_IRQHandler+0x24>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	2b01      	cmp	r3, #1
 8003090:	d106      	bne.n	80030a0 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003092:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <TIM1_UP_IRQHandler+0x24>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f06f 0201 	mvn.w	r2, #1
 800309a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800309c:	f7ff ffd8 	bl	8003050 <TIMER1_user_handler_it>
	}
}
 80030a0:	bf00      	nop
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000950 	.word	0x20000950

080030a8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80030ac:	4b07      	ldr	r3, [pc, #28]	; (80030cc <TIM2_IRQHandler+0x24>)
 80030ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d106      	bne.n	80030c8 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80030ba:	4b04      	ldr	r3, [pc, #16]	; (80030cc <TIM2_IRQHandler+0x24>)
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f06f 0201 	mvn.w	r2, #1
 80030c2:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80030c4:	f7ff ffca 	bl	800305c <TIMER2_user_handler_it>
	}
}
 80030c8:	bf00      	nop
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20000950 	.word	0x20000950

080030d0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80030d4:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <TIM3_IRQHandler+0x28>)
 80030d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d107      	bne.n	80030f4 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80030e4:	4b04      	ldr	r3, [pc, #16]	; (80030f8 <TIM3_IRQHandler+0x28>)
 80030e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030ea:	f06f 0201 	mvn.w	r2, #1
 80030ee:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80030f0:	f7ff ffba 	bl	8003068 <TIMER3_user_handler_it>
	}
}
 80030f4:	bf00      	nop
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000950 	.word	0x20000950

080030fc <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8003100:	4b08      	ldr	r3, [pc, #32]	; (8003124 <TIM4_IRQHandler+0x28>)
 8003102:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d107      	bne.n	8003120 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <TIM4_IRQHandler+0x28>)
 8003112:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003116:	f06f 0201 	mvn.w	r2, #1
 800311a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800311c:	f7ff ffaa 	bl	8003074 <TIMER4_user_handler_it>
	}
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000950 	.word	0x20000950

08003128 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquité
 */
void clear_it_status(timer_id_e timer_id){
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	2b03      	cmp	r3, #3
 8003136:	d825      	bhi.n	8003184 <clear_it_status+0x5c>
 8003138:	a201      	add	r2, pc, #4	; (adr r2, 8003140 <clear_it_status+0x18>)
 800313a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313e:	bf00      	nop
 8003140:	08003151 	.word	0x08003151
 8003144:	0800315d 	.word	0x0800315d
 8003148:	08003169 	.word	0x08003169
 800314c:	08003177 	.word	0x08003177
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003150:	4b0f      	ldr	r3, [pc, #60]	; (8003190 <clear_it_status+0x68>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f06f 0201 	mvn.w	r2, #1
 8003158:	611a      	str	r2, [r3, #16]
			break;
 800315a:	e014      	b.n	8003186 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 800315c:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <clear_it_status+0x68>)
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f06f 0201 	mvn.w	r2, #1
 8003164:	611a      	str	r2, [r3, #16]
			break;
 8003166:	e00e      	b.n	8003186 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003168:	4b09      	ldr	r3, [pc, #36]	; (8003190 <clear_it_status+0x68>)
 800316a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800316e:	f06f 0201 	mvn.w	r2, #1
 8003172:	611a      	str	r2, [r3, #16]
			break;
 8003174:	e007      	b.n	8003186 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003176:	4b06      	ldr	r3, [pc, #24]	; (8003190 <clear_it_status+0x68>)
 8003178:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800317c:	f06f 0201 	mvn.w	r2, #1
 8003180:	611a      	str	r2, [r3, #16]
			break;
 8003182:	e000      	b.n	8003186 <clear_it_status+0x5e>
		default:
			break;
 8003184:	bf00      	nop

	}
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr
 8003190:	20000950 	.word	0x20000950

08003194 <__NVIC_EnableIRQ>:
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	db0b      	blt.n	80031be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	f003 021f 	and.w	r2, r3, #31
 80031ac:	4906      	ldr	r1, [pc, #24]	; (80031c8 <__NVIC_EnableIRQ+0x34>)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2001      	movs	r0, #1
 80031b6:	fa00 f202 	lsl.w	r2, r0, r2
 80031ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80031be:	bf00      	nop
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bc80      	pop	{r7}
 80031c6:	4770      	bx	lr
 80031c8:	e000e100 	.word	0xe000e100

080031cc <__NVIC_DisableIRQ>:
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	4603      	mov	r3, r0
 80031d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	db12      	blt.n	8003204 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	f003 021f 	and.w	r2, r3, #31
 80031e4:	490a      	ldr	r1, [pc, #40]	; (8003210 <__NVIC_DisableIRQ+0x44>)
 80031e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	2001      	movs	r0, #1
 80031ee:	fa00 f202 	lsl.w	r2, r0, r2
 80031f2:	3320      	adds	r3, #32
 80031f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80031f8:	f3bf 8f4f 	dsb	sy
}
 80031fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031fe:	f3bf 8f6f 	isb	sy
}
 8003202:	bf00      	nop
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000e100 	.word	0xe000e100

08003214 <__NVIC_SystemReset>:
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003218:	f3bf 8f4f 	dsb	sy
}
 800321c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <__NVIC_SystemReset+0x24>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003226:	4904      	ldr	r1, [pc, #16]	; (8003238 <__NVIC_SystemReset+0x24>)
 8003228:	4b04      	ldr	r3, [pc, #16]	; (800323c <__NVIC_SystemReset+0x28>)
 800322a:	4313      	orrs	r3, r2
 800322c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800322e:	f3bf 8f4f 	dsb	sy
}
 8003232:	bf00      	nop
    __NOP();
 8003234:	bf00      	nop
 8003236:	e7fd      	b.n	8003234 <__NVIC_SystemReset+0x20>
 8003238:	e000ed00 	.word	0xe000ed00
 800323c:	05fa0004 	.word	0x05fa0004

08003240 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	6039      	str	r1, [r7, #0]
 800324a:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003252:	d806      	bhi.n	8003262 <UART_init+0x22>
 8003254:	4a56      	ldr	r2, [pc, #344]	; (80033b0 <UART_init+0x170>)
 8003256:	218a      	movs	r1, #138	; 0x8a
 8003258:	4856      	ldr	r0, [pc, #344]	; (80033b4 <UART_init+0x174>)
 800325a:	f003 f91b 	bl	8006494 <printf>
 800325e:	f7ff ffd9 	bl	8003214 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d906      	bls.n	8003276 <UART_init+0x36>
 8003268:	4a53      	ldr	r2, [pc, #332]	; (80033b8 <UART_init+0x178>)
 800326a:	218b      	movs	r1, #139	; 0x8b
 800326c:	4851      	ldr	r0, [pc, #324]	; (80033b4 <UART_init+0x174>)
 800326e:	f003 f911 	bl	8006494 <printf>
 8003272:	f7ff ffcf 	bl	8003214 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	4a50      	ldr	r2, [pc, #320]	; (80033bc <UART_init+0x17c>)
 800327a:	2100      	movs	r1, #0
 800327c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	4a4f      	ldr	r2, [pc, #316]	; (80033c0 <UART_init+0x180>)
 8003284:	2100      	movs	r1, #0
 8003286:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	4a4e      	ldr	r2, [pc, #312]	; (80033c4 <UART_init+0x184>)
 800328c:	2100      	movs	r1, #0
 800328e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8003292:	79fa      	ldrb	r2, [r7, #7]
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	494c      	ldr	r1, [pc, #304]	; (80033c8 <UART_init+0x188>)
 8003298:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800329c:	494b      	ldr	r1, [pc, #300]	; (80033cc <UART_init+0x18c>)
 800329e:	019b      	lsls	r3, r3, #6
 80032a0:	440b      	add	r3, r1
 80032a2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	4a49      	ldr	r2, [pc, #292]	; (80033cc <UART_init+0x18c>)
 80032a8:	019b      	lsls	r3, r3, #6
 80032aa:	4413      	add	r3, r2
 80032ac:	3304      	adds	r3, #4
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	4a45      	ldr	r2, [pc, #276]	; (80033cc <UART_init+0x18c>)
 80032b6:	019b      	lsls	r3, r3, #6
 80032b8:	4413      	add	r3, r2
 80032ba:	3308      	adds	r3, #8
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	4a42      	ldr	r2, [pc, #264]	; (80033cc <UART_init+0x18c>)
 80032c4:	019b      	lsls	r3, r3, #6
 80032c6:	4413      	add	r3, r2
 80032c8:	330c      	adds	r3, #12
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	4a3e      	ldr	r2, [pc, #248]	; (80033cc <UART_init+0x18c>)
 80032d2:	019b      	lsls	r3, r3, #6
 80032d4:	4413      	add	r3, r2
 80032d6:	3310      	adds	r3, #16
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	4a3b      	ldr	r2, [pc, #236]	; (80033cc <UART_init+0x18c>)
 80032e0:	019b      	lsls	r3, r3, #6
 80032e2:	4413      	add	r3, r2
 80032e4:	3318      	adds	r3, #24
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	4a37      	ldr	r2, [pc, #220]	; (80033cc <UART_init+0x18c>)
 80032ee:	019b      	lsls	r3, r3, #6
 80032f0:	4413      	add	r3, r2
 80032f2:	3314      	adds	r3, #20
 80032f4:	220c      	movs	r2, #12
 80032f6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	4a34      	ldr	r2, [pc, #208]	; (80033cc <UART_init+0x18c>)
 80032fc:	019b      	lsls	r3, r3, #6
 80032fe:	4413      	add	r3, r2
 8003300:	331c      	adds	r3, #28
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	019b      	lsls	r3, r3, #6
 800330a:	4a30      	ldr	r2, [pc, #192]	; (80033cc <UART_init+0x18c>)
 800330c:	4413      	add	r3, r2
 800330e:	4618      	mov	r0, r3
 8003310:	f002 f95d 	bl	80055ce <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003314:	79fb      	ldrb	r3, [r7, #7]
 8003316:	4a2d      	ldr	r2, [pc, #180]	; (80033cc <UART_init+0x18c>)
 8003318:	019b      	lsls	r3, r3, #6
 800331a:	4413      	add	r3, r2
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	492a      	ldr	r1, [pc, #168]	; (80033cc <UART_init+0x18c>)
 8003324:	019b      	lsls	r3, r3, #6
 8003326:	440b      	add	r3, r1
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800332e:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8003330:	79fb      	ldrb	r3, [r7, #7]
 8003332:	4a27      	ldr	r2, [pc, #156]	; (80033d0 <UART_init+0x190>)
 8003334:	56d3      	ldrsb	r3, [r2, r3]
 8003336:	2201      	movs	r2, #1
 8003338:	2101      	movs	r1, #1
 800333a:	4618      	mov	r0, r3
 800333c:	f000 feb5 	bl	80040aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003340:	79fb      	ldrb	r3, [r7, #7]
 8003342:	4a23      	ldr	r2, [pc, #140]	; (80033d0 <UART_init+0x190>)
 8003344:	56d3      	ldrsb	r3, [r2, r3]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fecb 	bl	80040e2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 800334c:	79fb      	ldrb	r3, [r7, #7]
 800334e:	019b      	lsls	r3, r3, #6
 8003350:	4a1e      	ldr	r2, [pc, #120]	; (80033cc <UART_init+0x18c>)
 8003352:	1898      	adds	r0, r3, r2
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	79fa      	ldrb	r2, [r7, #7]
 8003358:	4919      	ldr	r1, [pc, #100]	; (80033c0 <UART_init+0x180>)
 800335a:	5c8a      	ldrb	r2, [r1, r2]
 800335c:	01db      	lsls	r3, r3, #7
 800335e:	4413      	add	r3, r2
 8003360:	4a1c      	ldr	r2, [pc, #112]	; (80033d4 <UART_init+0x194>)
 8003362:	4413      	add	r3, r2
 8003364:	2201      	movs	r2, #1
 8003366:	4619      	mov	r1, r3
 8003368:	f002 f9c2 	bl	80056f0 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <UART_init+0x198>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6898      	ldr	r0, [r3, #8]
 8003372:	2300      	movs	r3, #0
 8003374:	2202      	movs	r2, #2
 8003376:	2100      	movs	r1, #0
 8003378:	f003 f8ec 	bl	8006554 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 800337c:	4b16      	ldr	r3, [pc, #88]	; (80033d8 <UART_init+0x198>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68d8      	ldr	r0, [r3, #12]
 8003382:	2300      	movs	r3, #0
 8003384:	2202      	movs	r2, #2
 8003386:	2100      	movs	r1, #0
 8003388:	f003 f8e4 	bl	8006554 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 800338c:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <UART_init+0x198>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6858      	ldr	r0, [r3, #4]
 8003392:	2300      	movs	r3, #0
 8003394:	2202      	movs	r2, #2
 8003396:	2100      	movs	r1, #0
 8003398:	f003 f8dc 	bl	8006554 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800339c:	79fb      	ldrb	r3, [r7, #7]
 800339e:	4a0f      	ldr	r2, [pc, #60]	; (80033dc <UART_init+0x19c>)
 80033a0:	2101      	movs	r1, #1
 80033a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	0800c5bc 	.word	0x0800c5bc
 80033b4:	0800c5cc 	.word	0x0800c5cc
 80033b8:	0800c608 	.word	0x0800c608
 80033bc:	20000c94 	.word	0x20000c94
 80033c0:	20000c90 	.word	0x20000c90
 80033c4:	20000ca0 	.word	0x20000ca0
 80033c8:	20000014 	.word	0x20000014
 80033cc:	20000a50 	.word	0x20000a50
 80033d0:	0800c864 	.word	0x0800c864
 80033d4:	20000b10 	.word	0x20000b10
 80033d8:	20000570 	.word	0x20000570
 80033dc:	20000cac 	.word	0x20000cac

080033e0 <UART_set_callback>:

void UART_set_callback(uart_id_e uart_id, callback_fun_t cb)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	4603      	mov	r3, r0
 80033e8:	6039      	str	r1, [r7, #0]
 80033ea:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d906      	bls.n	8003400 <UART_set_callback+0x20>
 80033f2:	4a08      	ldr	r2, [pc, #32]	; (8003414 <UART_set_callback+0x34>)
 80033f4:	21b6      	movs	r1, #182	; 0xb6
 80033f6:	4808      	ldr	r0, [pc, #32]	; (8003418 <UART_set_callback+0x38>)
 80033f8:	f003 f84c 	bl	8006494 <printf>
 80033fc:	f7ff ff0a 	bl	8003214 <__NVIC_SystemReset>
	callback_uart_rx[uart_id] = cb;
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	4906      	ldr	r1, [pc, #24]	; (800341c <UART_set_callback+0x3c>)
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	0800c608 	.word	0x0800c608
 8003418:	0800c5cc 	.word	0x0800c5cc
 800341c:	20000cb8 	.word	0x20000cb8

08003420 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	2b02      	cmp	r3, #2
 800342e:	d906      	bls.n	800343e <UART_data_ready+0x1e>
 8003430:	4a07      	ldr	r2, [pc, #28]	; (8003450 <UART_data_ready+0x30>)
 8003432:	21cd      	movs	r1, #205	; 0xcd
 8003434:	4807      	ldr	r0, [pc, #28]	; (8003454 <UART_data_ready+0x34>)
 8003436:	f003 f82d 	bl	8006494 <printf>
 800343a:	f7ff feeb 	bl	8003214 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	4a05      	ldr	r2, [pc, #20]	; (8003458 <UART_data_ready+0x38>)
 8003442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	0800c608 	.word	0x0800c608
 8003454:	0800c5cc 	.word	0x0800c5cc
 8003458:	20000ca0 	.word	0x20000ca0

0800345c <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	4603      	mov	r3, r0
 8003464:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003466:	79fb      	ldrb	r3, [r7, #7]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d906      	bls.n	800347a <UART_get_next_byte+0x1e>
 800346c:	4a22      	ldr	r2, [pc, #136]	; (80034f8 <UART_get_next_byte+0x9c>)
 800346e:	21d9      	movs	r1, #217	; 0xd9
 8003470:	4822      	ldr	r0, [pc, #136]	; (80034fc <UART_get_next_byte+0xa0>)
 8003472:	f003 f80f 	bl	8006494 <printf>
 8003476:	f7ff fecd 	bl	8003214 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800347a:	79fb      	ldrb	r3, [r7, #7]
 800347c:	4a20      	ldr	r2, [pc, #128]	; (8003500 <UART_get_next_byte+0xa4>)
 800347e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <UART_get_next_byte+0x2e>
		return 0;
 8003486:	2300      	movs	r3, #0
 8003488:	e031      	b.n	80034ee <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800348a:	79fa      	ldrb	r2, [r7, #7]
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	491d      	ldr	r1, [pc, #116]	; (8003504 <UART_get_next_byte+0xa8>)
 8003490:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003494:	491c      	ldr	r1, [pc, #112]	; (8003508 <UART_get_next_byte+0xac>)
 8003496:	01d2      	lsls	r2, r2, #7
 8003498:	440a      	add	r2, r1
 800349a:	4413      	add	r3, r2
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	4a18      	ldr	r2, [pc, #96]	; (8003504 <UART_get_next_byte+0xa8>)
 80034a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80034b0:	4914      	ldr	r1, [pc, #80]	; (8003504 <UART_get_next_byte+0xa8>)
 80034b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	4a14      	ldr	r2, [pc, #80]	; (800350c <UART_get_next_byte+0xb0>)
 80034ba:	56d3      	ldrsb	r3, [r2, r3]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fe85 	bl	80031cc <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80034c2:	79fb      	ldrb	r3, [r7, #7]
 80034c4:	4a12      	ldr	r2, [pc, #72]	; (8003510 <UART_get_next_byte+0xb4>)
 80034c6:	5cd3      	ldrb	r3, [r2, r3]
 80034c8:	4619      	mov	r1, r3
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	4a0d      	ldr	r2, [pc, #52]	; (8003504 <UART_get_next_byte+0xa8>)
 80034ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d2:	4299      	cmp	r1, r3
 80034d4:	d104      	bne.n	80034e0 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	4a09      	ldr	r2, [pc, #36]	; (8003500 <UART_get_next_byte+0xa4>)
 80034da:	2100      	movs	r1, #0
 80034dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	4a0a      	ldr	r2, [pc, #40]	; (800350c <UART_get_next_byte+0xb0>)
 80034e4:	56d3      	ldrsb	r3, [r2, r3]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff fe54 	bl	8003194 <__NVIC_EnableIRQ>
	return ret;
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3710      	adds	r7, #16
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	0800c608 	.word	0x0800c608
 80034fc:	0800c5cc 	.word	0x0800c5cc
 8003500:	20000ca0 	.word	0x20000ca0
 8003504:	20000c94 	.word	0x20000c94
 8003508:	20000b10 	.word	0x20000b10
 800350c:	0800c864 	.word	0x0800c864
 8003510:	20000c90 	.word	0x20000c90

08003514 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	460a      	mov	r2, r1
 800351e:	71fb      	strb	r3, [r7, #7]
 8003520:	4613      	mov	r3, r2
 8003522:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	2b02      	cmp	r3, #2
 8003528:	d907      	bls.n	800353a <UART_putc+0x26>
 800352a:	4a16      	ldr	r2, [pc, #88]	; (8003584 <UART_putc+0x70>)
 800352c:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8003530:	4815      	ldr	r0, [pc, #84]	; (8003588 <UART_putc+0x74>)
 8003532:	f002 ffaf 	bl	8006494 <printf>
 8003536:	f7ff fe6d 	bl	8003214 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	4a13      	ldr	r2, [pc, #76]	; (800358c <UART_putc+0x78>)
 800353e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d019      	beq.n	800357a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	4a11      	ldr	r2, [pc, #68]	; (8003590 <UART_putc+0x7c>)
 800354a:	56d3      	ldrsb	r3, [r2, r3]
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff fe3d 	bl	80031cc <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	4a0f      	ldr	r2, [pc, #60]	; (8003594 <UART_putc+0x80>)
 8003558:	4413      	add	r3, r2
 800355a:	1db9      	adds	r1, r7, #6
 800355c:	2201      	movs	r2, #1
 800355e:	4618      	mov	r0, r3
 8003560:	f002 f882 	bl	8005668 <HAL_UART_Transmit_IT>
 8003564:	4603      	mov	r3, r0
 8003566:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	4a09      	ldr	r2, [pc, #36]	; (8003590 <UART_putc+0x7c>)
 800356c:	56d3      	ldrsb	r3, [r2, r3]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff fe10 	bl	8003194 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	2b02      	cmp	r3, #2
 8003578:	d0e5      	beq.n	8003546 <UART_putc+0x32>
	}
}
 800357a:	bf00      	nop
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	0800c608 	.word	0x0800c608
 8003588:	0800c5cc 	.word	0x0800c5cc
 800358c:	20000cac 	.word	0x20000cac
 8003590:	0800c864 	.word	0x0800c864
 8003594:	20000a50 	.word	0x20000a50

08003598 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	4a13      	ldr	r2, [pc, #76]	; (80035f8 <UART_impolite_force_puts_on_uart+0x60>)
 80035aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d01d      	beq.n	80035ee <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	4a11      	ldr	r2, [pc, #68]	; (80035fc <UART_impolite_force_puts_on_uart+0x64>)
 80035b6:	019b      	lsls	r3, r3, #6
 80035b8:	4413      	add	r3, r2
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	e010      	b.n	80035e6 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80035c4:	bf00      	nop
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d0f9      	beq.n	80035c6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	4413      	add	r3, r2
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	3301      	adds	r3, #1
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d3ea      	bcc.n	80035c4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80035ee:	bf00      	nop
 80035f0:	371c      	adds	r7, #28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr
 80035f8:	20000cac 	.word	0x20000cac
 80035fc:	20000a50 	.word	0x20000a50

08003600 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003604:	4802      	ldr	r0, [pc, #8]	; (8003610 <USART1_IRQHandler+0x10>)
 8003606:	f002 f8c7 	bl	8005798 <HAL_UART_IRQHandler>
}
 800360a:	bf00      	nop
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000a50 	.word	0x20000a50

08003614 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003618:	4802      	ldr	r0, [pc, #8]	; (8003624 <USART2_IRQHandler+0x10>)
 800361a:	f002 f8bd 	bl	8005798 <HAL_UART_IRQHandler>
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000a90 	.word	0x20000a90

08003628 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800362c:	4802      	ldr	r0, [pc, #8]	; (8003638 <USART3_IRQHandler+0x10>)
 800362e:	f002 f8b3 	bl	8005798 <HAL_UART_IRQHandler>
}
 8003632:	bf00      	nop
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000ad0 	.word	0x20000ad0

0800363c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a24      	ldr	r2, [pc, #144]	; (80036dc <HAL_UART_RxCpltCallback+0xa0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d102      	bne.n	8003654 <HAL_UART_RxCpltCallback+0x18>
 800364e:	2300      	movs	r3, #0
 8003650:	73fb      	strb	r3, [r7, #15]
 8003652:	e00e      	b.n	8003672 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a21      	ldr	r2, [pc, #132]	; (80036e0 <HAL_UART_RxCpltCallback+0xa4>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d102      	bne.n	8003664 <HAL_UART_RxCpltCallback+0x28>
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
 8003662:	e006      	b.n	8003672 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1e      	ldr	r2, [pc, #120]	; (80036e4 <HAL_UART_RxCpltCallback+0xa8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d131      	bne.n	80036d2 <HAL_UART_RxCpltCallback+0x96>
 800366e:	2302      	movs	r3, #2
 8003670:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003672:	7bfb      	ldrb	r3, [r7, #15]
 8003674:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <HAL_UART_RxCpltCallback+0xac>)
 8003676:	2101      	movs	r1, #1
 8003678:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 800367c:	7bfb      	ldrb	r3, [r7, #15]
 800367e:	4a1b      	ldr	r2, [pc, #108]	; (80036ec <HAL_UART_RxCpltCallback+0xb0>)
 8003680:	5cd3      	ldrb	r3, [r2, r3]
 8003682:	3301      	adds	r3, #1
 8003684:	425a      	negs	r2, r3
 8003686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800368a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800368e:	bf58      	it	pl
 8003690:	4253      	negpl	r3, r2
 8003692:	7bfa      	ldrb	r2, [r7, #15]
 8003694:	b2d9      	uxtb	r1, r3
 8003696:	4b15      	ldr	r3, [pc, #84]	; (80036ec <HAL_UART_RxCpltCallback+0xb0>)
 8003698:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	019b      	lsls	r3, r3, #6
 800369e:	4a14      	ldr	r2, [pc, #80]	; (80036f0 <HAL_UART_RxCpltCallback+0xb4>)
 80036a0:	1898      	adds	r0, r3, r2
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	7bfa      	ldrb	r2, [r7, #15]
 80036a6:	4911      	ldr	r1, [pc, #68]	; (80036ec <HAL_UART_RxCpltCallback+0xb0>)
 80036a8:	5c8a      	ldrb	r2, [r1, r2]
 80036aa:	01db      	lsls	r3, r3, #7
 80036ac:	4413      	add	r3, r2
 80036ae:	4a11      	ldr	r2, [pc, #68]	; (80036f4 <HAL_UART_RxCpltCallback+0xb8>)
 80036b0:	4413      	add	r3, r2
 80036b2:	2201      	movs	r2, #1
 80036b4:	4619      	mov	r1, r3
 80036b6:	f002 f81b 	bl	80056f0 <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	4a0e      	ldr	r2, [pc, #56]	; (80036f8 <HAL_UART_RxCpltCallback+0xbc>)
 80036be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d006      	beq.n	80036d4 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	4a0b      	ldr	r2, [pc, #44]	; (80036f8 <HAL_UART_RxCpltCallback+0xbc>)
 80036ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ce:	4798      	blx	r3
 80036d0:	e000      	b.n	80036d4 <HAL_UART_RxCpltCallback+0x98>
	else return;
 80036d2:	bf00      	nop
}
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40013800 	.word	0x40013800
 80036e0:	40004400 	.word	0x40004400
 80036e4:	40004800 	.word	0x40004800
 80036e8:	20000ca0 	.word	0x20000ca0
 80036ec:	20000c90 	.word	0x20000c90
 80036f0:	20000a50 	.word	0x20000a50
 80036f4:	20000b10 	.word	0x20000b10
 80036f8:	20000cb8 	.word	0x20000cb8

080036fc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08c      	sub	sp, #48	; 0x30
 8003700:	af02      	add	r7, sp, #8
 8003702:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	22c0      	movs	r2, #192	; 0xc0
 800370a:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2200      	movs	r2, #0
 8003712:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2200      	movs	r2, #0
 8003722:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2200      	movs	r2, #0
 800372a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2200      	movs	r2, #0
 8003732:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2200      	movs	r2, #0
 800373a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a53      	ldr	r2, [pc, #332]	; (8003890 <HAL_UART_MspInit+0x194>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d142      	bne.n	80037cc <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8003746:	4b53      	ldr	r3, [pc, #332]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	4a52      	ldr	r2, [pc, #328]	; (8003894 <HAL_UART_MspInit+0x198>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6193      	str	r3, [r2, #24]
 8003752:	4b50      	ldr	r3, [pc, #320]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	623b      	str	r3, [r7, #32]
 800375c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800375e:	4b4d      	ldr	r3, [pc, #308]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	4a4c      	ldr	r2, [pc, #304]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003764:	f043 0308 	orr.w	r3, r3, #8
 8003768:	6193      	str	r3, [r2, #24]
 800376a:	4b4a      	ldr	r3, [pc, #296]	; (8003894 <HAL_UART_MspInit+0x198>)
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	61fb      	str	r3, [r7, #28]
 8003774:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003776:	2303      	movs	r3, #3
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	2301      	movs	r3, #1
 800377c:	2202      	movs	r2, #2
 800377e:	2140      	movs	r1, #64	; 0x40
 8003780:	4845      	ldr	r0, [pc, #276]	; (8003898 <HAL_UART_MspInit+0x19c>)
 8003782:	f7fe f91b 	bl	80019bc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003786:	2303      	movs	r3, #3
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	2301      	movs	r3, #1
 800378c:	2200      	movs	r2, #0
 800378e:	2180      	movs	r1, #128	; 0x80
 8003790:	4841      	ldr	r0, [pc, #260]	; (8003898 <HAL_UART_MspInit+0x19c>)
 8003792:	f7fe f913 	bl	80019bc <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8003796:	4b41      	ldr	r3, [pc, #260]	; (800389c <HAL_UART_MspInit+0x1a0>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
 800379c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80037a2:	627b      	str	r3, [r7, #36]	; 0x24
 80037a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a6:	f043 0304 	orr.w	r3, r3, #4
 80037aa:	627b      	str	r3, [r7, #36]	; 0x24
 80037ac:	4a3b      	ldr	r2, [pc, #236]	; (800389c <HAL_UART_MspInit+0x1a0>)
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80037b2:	4b38      	ldr	r3, [pc, #224]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	4a37      	ldr	r2, [pc, #220]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037bc:	6193      	str	r3, [r2, #24]
 80037be:	4b35      	ldr	r3, [pc, #212]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037c6:	61bb      	str	r3, [r7, #24]
 80037c8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80037ca:	e05c      	b.n	8003886 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a33      	ldr	r2, [pc, #204]	; (80038a0 <HAL_UART_MspInit+0x1a4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d128      	bne.n	8003828 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80037d6:	4b2f      	ldr	r3, [pc, #188]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	4a2e      	ldr	r2, [pc, #184]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037dc:	f043 0304 	orr.w	r3, r3, #4
 80037e0:	6193      	str	r3, [r2, #24]
 80037e2:	4b2c      	ldr	r3, [pc, #176]	; (8003894 <HAL_UART_MspInit+0x198>)
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80037ee:	2303      	movs	r3, #3
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	2301      	movs	r3, #1
 80037f4:	2202      	movs	r2, #2
 80037f6:	2104      	movs	r1, #4
 80037f8:	482a      	ldr	r0, [pc, #168]	; (80038a4 <HAL_UART_MspInit+0x1a8>)
 80037fa:	f7fe f8df 	bl	80019bc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80037fe:	2303      	movs	r3, #3
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	2301      	movs	r3, #1
 8003804:	2200      	movs	r2, #0
 8003806:	2108      	movs	r1, #8
 8003808:	4826      	ldr	r0, [pc, #152]	; (80038a4 <HAL_UART_MspInit+0x1a8>)
 800380a:	f7fe f8d7 	bl	80019bc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800380e:	4b21      	ldr	r3, [pc, #132]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	4a20      	ldr	r2, [pc, #128]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003818:	61d3      	str	r3, [r2, #28]
 800381a:	4b1e      	ldr	r3, [pc, #120]	; (8003894 <HAL_UART_MspInit+0x198>)
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	693b      	ldr	r3, [r7, #16]
}
 8003826:	e02e      	b.n	8003886 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a1e      	ldr	r2, [pc, #120]	; (80038a8 <HAL_UART_MspInit+0x1ac>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d129      	bne.n	8003886 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003832:	4b18      	ldr	r3, [pc, #96]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	4a17      	ldr	r2, [pc, #92]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003838:	f043 0308 	orr.w	r3, r3, #8
 800383c:	6193      	str	r3, [r2, #24]
 800383e:	4b15      	ldr	r3, [pc, #84]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800384a:	2303      	movs	r3, #3
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	2301      	movs	r3, #1
 8003850:	2202      	movs	r2, #2
 8003852:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003856:	4810      	ldr	r0, [pc, #64]	; (8003898 <HAL_UART_MspInit+0x19c>)
 8003858:	f7fe f8b0 	bl	80019bc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800385c:	2303      	movs	r3, #3
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	2301      	movs	r3, #1
 8003862:	2200      	movs	r2, #0
 8003864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003868:	480b      	ldr	r0, [pc, #44]	; (8003898 <HAL_UART_MspInit+0x19c>)
 800386a:	f7fe f8a7 	bl	80019bc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800386e:	4b09      	ldr	r3, [pc, #36]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	4a08      	ldr	r2, [pc, #32]	; (8003894 <HAL_UART_MspInit+0x198>)
 8003874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003878:	61d3      	str	r3, [r2, #28]
 800387a:	4b06      	ldr	r3, [pc, #24]	; (8003894 <HAL_UART_MspInit+0x198>)
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003882:	60bb      	str	r3, [r7, #8]
 8003884:	68bb      	ldr	r3, [r7, #8]
}
 8003886:	bf00      	nop
 8003888:	3728      	adds	r7, #40	; 0x28
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40013800 	.word	0x40013800
 8003894:	40021000 	.word	0x40021000
 8003898:	40010c00 	.word	0x40010c00
 800389c:	40010000 	.word	0x40010000
 80038a0:	40004400 	.word	0x40004400
 80038a4:	40010800 	.word	0x40010800
 80038a8:	40004800 	.word	0x40004800

080038ac <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d106      	bne.n	80038ca <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2222      	movs	r2, #34	; 0x22
 80038c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80038d8:	4b03      	ldr	r3, [pc, #12]	; (80038e8 <WWDG_IRQHandler+0x14>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4903      	ldr	r1, [pc, #12]	; (80038ec <WWDG_IRQHandler+0x18>)
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fe fe42 	bl	8002568 <dump_printf>
	while(1);
 80038e4:	e7fe      	b.n	80038e4 <WWDG_IRQHandler+0x10>
 80038e6:	bf00      	nop
 80038e8:	20000020 	.word	0x20000020
 80038ec:	0800c698 	.word	0x0800c698

080038f0 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <PVD_IRQHandler+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4903      	ldr	r1, [pc, #12]	; (8003908 <PVD_IRQHandler+0x18>)
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fe fe34 	bl	8002568 <dump_printf>
	while(1);
 8003900:	e7fe      	b.n	8003900 <PVD_IRQHandler+0x10>
 8003902:	bf00      	nop
 8003904:	20000020 	.word	0x20000020
 8003908:	0800c6a0 	.word	0x0800c6a0

0800390c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003910:	4b03      	ldr	r3, [pc, #12]	; (8003920 <TAMPER_IRQHandler+0x14>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4903      	ldr	r1, [pc, #12]	; (8003924 <TAMPER_IRQHandler+0x18>)
 8003916:	4618      	mov	r0, r3
 8003918:	f7fe fe26 	bl	8002568 <dump_printf>
	while(1);
 800391c:	e7fe      	b.n	800391c <TAMPER_IRQHandler+0x10>
 800391e:	bf00      	nop
 8003920:	20000020 	.word	0x20000020
 8003924:	0800c6a4 	.word	0x0800c6a4

08003928 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 800392c:	4b03      	ldr	r3, [pc, #12]	; (800393c <RTC_IRQHandler+0x14>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4903      	ldr	r1, [pc, #12]	; (8003940 <RTC_IRQHandler+0x18>)
 8003932:	4618      	mov	r0, r3
 8003934:	f7fe fe18 	bl	8002568 <dump_printf>
	while(1);
 8003938:	e7fe      	b.n	8003938 <RTC_IRQHandler+0x10>
 800393a:	bf00      	nop
 800393c:	20000020 	.word	0x20000020
 8003940:	0800c6ac 	.word	0x0800c6ac

08003944 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003948:	4b03      	ldr	r3, [pc, #12]	; (8003958 <FLASH_IRQHandler+0x14>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4903      	ldr	r1, [pc, #12]	; (800395c <FLASH_IRQHandler+0x18>)
 800394e:	4618      	mov	r0, r3
 8003950:	f7fe fe0a 	bl	8002568 <dump_printf>
	while(1);
 8003954:	e7fe      	b.n	8003954 <FLASH_IRQHandler+0x10>
 8003956:	bf00      	nop
 8003958:	20000020 	.word	0x20000020
 800395c:	0800c6b0 	.word	0x0800c6b0

08003960 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003964:	4b03      	ldr	r3, [pc, #12]	; (8003974 <RCC_IRQHandler+0x14>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4903      	ldr	r1, [pc, #12]	; (8003978 <RCC_IRQHandler+0x18>)
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fdfc 	bl	8002568 <dump_printf>
	while(1);
 8003970:	e7fe      	b.n	8003970 <RCC_IRQHandler+0x10>
 8003972:	bf00      	nop
 8003974:	20000020 	.word	0x20000020
 8003978:	0800c6b8 	.word	0x0800c6b8

0800397c <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <DMA1_Channel1_IRQHandler+0x14>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4903      	ldr	r1, [pc, #12]	; (8003994 <DMA1_Channel1_IRQHandler+0x18>)
 8003986:	4618      	mov	r0, r3
 8003988:	f7fe fdee 	bl	8002568 <dump_printf>
	while(1);
 800398c:	e7fe      	b.n	800398c <DMA1_Channel1_IRQHandler+0x10>
 800398e:	bf00      	nop
 8003990:	20000020 	.word	0x20000020
 8003994:	0800c6e4 	.word	0x0800c6e4

08003998 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 800399c:	4b03      	ldr	r3, [pc, #12]	; (80039ac <DMA1_Channel2_IRQHandler+0x14>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4903      	ldr	r1, [pc, #12]	; (80039b0 <DMA1_Channel2_IRQHandler+0x18>)
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fe fde0 	bl	8002568 <dump_printf>
	while(1);
 80039a8:	e7fe      	b.n	80039a8 <DMA1_Channel2_IRQHandler+0x10>
 80039aa:	bf00      	nop
 80039ac:	20000020 	.word	0x20000020
 80039b0:	0800c6f4 	.word	0x0800c6f4

080039b4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <DMA1_Channel3_IRQHandler+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4903      	ldr	r1, [pc, #12]	; (80039cc <DMA1_Channel3_IRQHandler+0x18>)
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fe fdd2 	bl	8002568 <dump_printf>
	while(1);
 80039c4:	e7fe      	b.n	80039c4 <DMA1_Channel3_IRQHandler+0x10>
 80039c6:	bf00      	nop
 80039c8:	20000020 	.word	0x20000020
 80039cc:	0800c704 	.word	0x0800c704

080039d0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80039d4:	4b03      	ldr	r3, [pc, #12]	; (80039e4 <DMA1_Channel4_IRQHandler+0x14>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4903      	ldr	r1, [pc, #12]	; (80039e8 <DMA1_Channel4_IRQHandler+0x18>)
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fe fdc4 	bl	8002568 <dump_printf>
	while(1);
 80039e0:	e7fe      	b.n	80039e0 <DMA1_Channel4_IRQHandler+0x10>
 80039e2:	bf00      	nop
 80039e4:	20000020 	.word	0x20000020
 80039e8:	0800c714 	.word	0x0800c714

080039ec <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80039f0:	4b03      	ldr	r3, [pc, #12]	; (8003a00 <DMA1_Channel5_IRQHandler+0x14>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4903      	ldr	r1, [pc, #12]	; (8003a04 <DMA1_Channel5_IRQHandler+0x18>)
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe fdb6 	bl	8002568 <dump_printf>
	while(1);
 80039fc:	e7fe      	b.n	80039fc <DMA1_Channel5_IRQHandler+0x10>
 80039fe:	bf00      	nop
 8003a00:	20000020 	.word	0x20000020
 8003a04:	0800c724 	.word	0x0800c724

08003a08 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <DMA1_Channel6_IRQHandler+0x14>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4903      	ldr	r1, [pc, #12]	; (8003a20 <DMA1_Channel6_IRQHandler+0x18>)
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe fda8 	bl	8002568 <dump_printf>
	while(1);
 8003a18:	e7fe      	b.n	8003a18 <DMA1_Channel6_IRQHandler+0x10>
 8003a1a:	bf00      	nop
 8003a1c:	20000020 	.word	0x20000020
 8003a20:	0800c734 	.word	0x0800c734

08003a24 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003a28:	4b03      	ldr	r3, [pc, #12]	; (8003a38 <DMA1_Channel7_IRQHandler+0x14>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4903      	ldr	r1, [pc, #12]	; (8003a3c <DMA1_Channel7_IRQHandler+0x18>)
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe fd9a 	bl	8002568 <dump_printf>
	while(1);
 8003a34:	e7fe      	b.n	8003a34 <DMA1_Channel7_IRQHandler+0x10>
 8003a36:	bf00      	nop
 8003a38:	20000020 	.word	0x20000020
 8003a3c:	0800c744 	.word	0x0800c744

08003a40 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003a44:	4b03      	ldr	r3, [pc, #12]	; (8003a54 <ADC1_2_IRQHandler+0x14>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4903      	ldr	r1, [pc, #12]	; (8003a58 <ADC1_2_IRQHandler+0x18>)
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fe fd8c 	bl	8002568 <dump_printf>
	while(1);
 8003a50:	e7fe      	b.n	8003a50 <ADC1_2_IRQHandler+0x10>
 8003a52:	bf00      	nop
 8003a54:	20000020 	.word	0x20000020
 8003a58:	0800c754 	.word	0x0800c754

08003a5c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003a60:	4b03      	ldr	r3, [pc, #12]	; (8003a70 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4903      	ldr	r1, [pc, #12]	; (8003a74 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe fd7e 	bl	8002568 <dump_printf>
	while(1);
 8003a6c:	e7fe      	b.n	8003a6c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003a6e:	bf00      	nop
 8003a70:	20000020 	.word	0x20000020
 8003a74:	0800c75c 	.word	0x0800c75c

08003a78 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003a7c:	4b03      	ldr	r3, [pc, #12]	; (8003a8c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4903      	ldr	r1, [pc, #12]	; (8003a90 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fe fd70 	bl	8002568 <dump_printf>
	while(1);
 8003a88:	e7fe      	b.n	8003a88 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8003a8a:	bf00      	nop
 8003a8c:	20000020 	.word	0x20000020
 8003a90:	0800c76c 	.word	0x0800c76c

08003a94 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8003a98:	4b03      	ldr	r3, [pc, #12]	; (8003aa8 <CAN1_RX1_IRQHandler+0x14>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4903      	ldr	r1, [pc, #12]	; (8003aac <CAN1_RX1_IRQHandler+0x18>)
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fe fd62 	bl	8002568 <dump_printf>
	while(1);
 8003aa4:	e7fe      	b.n	8003aa4 <CAN1_RX1_IRQHandler+0x10>
 8003aa6:	bf00      	nop
 8003aa8:	20000020 	.word	0x20000020
 8003aac:	0800c77c 	.word	0x0800c77c

08003ab0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003ab4:	4b03      	ldr	r3, [pc, #12]	; (8003ac4 <CAN1_SCE_IRQHandler+0x14>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4903      	ldr	r1, [pc, #12]	; (8003ac8 <CAN1_SCE_IRQHandler+0x18>)
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fe fd54 	bl	8002568 <dump_printf>
	while(1);
 8003ac0:	e7fe      	b.n	8003ac0 <CAN1_SCE_IRQHandler+0x10>
 8003ac2:	bf00      	nop
 8003ac4:	20000020 	.word	0x20000020
 8003ac8:	0800c788 	.word	0x0800c788

08003acc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003ad0:	4b03      	ldr	r3, [pc, #12]	; (8003ae0 <TIM1_BRK_IRQHandler+0x14>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4903      	ldr	r1, [pc, #12]	; (8003ae4 <TIM1_BRK_IRQHandler+0x18>)
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe fd46 	bl	8002568 <dump_printf>
	while(1);
 8003adc:	e7fe      	b.n	8003adc <TIM1_BRK_IRQHandler+0x10>
 8003ade:	bf00      	nop
 8003ae0:	20000020 	.word	0x20000020
 8003ae4:	0800c79c 	.word	0x0800c79c

08003ae8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8003aec:	4b03      	ldr	r3, [pc, #12]	; (8003afc <TIM1_TRG_COM_IRQHandler+0x14>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4903      	ldr	r1, [pc, #12]	; (8003b00 <TIM1_TRG_COM_IRQHandler+0x18>)
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fe fd38 	bl	8002568 <dump_printf>
	while(1);
 8003af8:	e7fe      	b.n	8003af8 <TIM1_TRG_COM_IRQHandler+0x10>
 8003afa:	bf00      	nop
 8003afc:	20000020 	.word	0x20000020
 8003b00:	0800c7b0 	.word	0x0800c7b0

08003b04 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8003b08:	4b03      	ldr	r3, [pc, #12]	; (8003b18 <TIM1_CC_IRQHandler+0x14>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4903      	ldr	r1, [pc, #12]	; (8003b1c <TIM1_CC_IRQHandler+0x18>)
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fe fd2a 	bl	8002568 <dump_printf>
	while(1);
 8003b14:	e7fe      	b.n	8003b14 <TIM1_CC_IRQHandler+0x10>
 8003b16:	bf00      	nop
 8003b18:	20000020 	.word	0x20000020
 8003b1c:	0800c7c0 	.word	0x0800c7c0

08003b20 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <I2C1_EV_IRQHandler+0x14>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4903      	ldr	r1, [pc, #12]	; (8003b38 <I2C1_EV_IRQHandler+0x18>)
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fe fd1c 	bl	8002568 <dump_printf>
	while(1);
 8003b30:	e7fe      	b.n	8003b30 <I2C1_EV_IRQHandler+0x10>
 8003b32:	bf00      	nop
 8003b34:	20000020 	.word	0x20000020
 8003b38:	0800c7e0 	.word	0x0800c7e0

08003b3c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003b40:	4b03      	ldr	r3, [pc, #12]	; (8003b50 <I2C1_ER_IRQHandler+0x14>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4903      	ldr	r1, [pc, #12]	; (8003b54 <I2C1_ER_IRQHandler+0x18>)
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fe fd0e 	bl	8002568 <dump_printf>
	while(1);
 8003b4c:	e7fe      	b.n	8003b4c <I2C1_ER_IRQHandler+0x10>
 8003b4e:	bf00      	nop
 8003b50:	20000020 	.word	0x20000020
 8003b54:	0800c7e8 	.word	0x0800c7e8

08003b58 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003b5c:	4b03      	ldr	r3, [pc, #12]	; (8003b6c <I2C2_EV_IRQHandler+0x14>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4903      	ldr	r1, [pc, #12]	; (8003b70 <I2C2_EV_IRQHandler+0x18>)
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fe fd00 	bl	8002568 <dump_printf>
	while(1);
 8003b68:	e7fe      	b.n	8003b68 <I2C2_EV_IRQHandler+0x10>
 8003b6a:	bf00      	nop
 8003b6c:	20000020 	.word	0x20000020
 8003b70:	0800c7f0 	.word	0x0800c7f0

08003b74 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8003b78:	4b03      	ldr	r3, [pc, #12]	; (8003b88 <I2C2_ER_IRQHandler+0x14>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4903      	ldr	r1, [pc, #12]	; (8003b8c <I2C2_ER_IRQHandler+0x18>)
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fcf2 	bl	8002568 <dump_printf>
	while(1);
 8003b84:	e7fe      	b.n	8003b84 <I2C2_ER_IRQHandler+0x10>
 8003b86:	bf00      	nop
 8003b88:	20000020 	.word	0x20000020
 8003b8c:	0800c7f8 	.word	0x0800c7f8

08003b90 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <SPI1_IRQHandler+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4903      	ldr	r1, [pc, #12]	; (8003ba8 <SPI1_IRQHandler+0x18>)
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe fce4 	bl	8002568 <dump_printf>
	while(1);
 8003ba0:	e7fe      	b.n	8003ba0 <SPI1_IRQHandler+0x10>
 8003ba2:	bf00      	nop
 8003ba4:	20000020 	.word	0x20000020
 8003ba8:	0800c800 	.word	0x0800c800

08003bac <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003bb0:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <SPI2_IRQHandler+0x14>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4903      	ldr	r1, [pc, #12]	; (8003bc4 <SPI2_IRQHandler+0x18>)
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe fcd6 	bl	8002568 <dump_printf>
	while(1);
 8003bbc:	e7fe      	b.n	8003bbc <SPI2_IRQHandler+0x10>
 8003bbe:	bf00      	nop
 8003bc0:	20000020 	.word	0x20000020
 8003bc4:	0800c808 	.word	0x0800c808

08003bc8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003bcc:	4b03      	ldr	r3, [pc, #12]	; (8003bdc <RTC_Alarm_IRQHandler+0x14>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4903      	ldr	r1, [pc, #12]	; (8003be0 <RTC_Alarm_IRQHandler+0x18>)
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe fcc8 	bl	8002568 <dump_printf>
	while(1);
 8003bd8:	e7fe      	b.n	8003bd8 <RTC_Alarm_IRQHandler+0x10>
 8003bda:	bf00      	nop
 8003bdc:	20000020 	.word	0x20000020
 8003be0:	0800c834 	.word	0x0800c834

08003be4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8003be8:	4b03      	ldr	r3, [pc, #12]	; (8003bf8 <USBWakeUp_IRQHandler+0x14>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4903      	ldr	r1, [pc, #12]	; (8003bfc <USBWakeUp_IRQHandler+0x18>)
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fe fcba 	bl	8002568 <dump_printf>
}
 8003bf4:	bf00      	nop
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20000020 	.word	0x20000020
 8003bfc:	0800c840 	.word	0x0800c840

08003c00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c04:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <SystemInit+0x5c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a14      	ldr	r2, [pc, #80]	; (8003c5c <SystemInit+0x5c>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003c10:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <SystemInit+0x5c>)
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	4911      	ldr	r1, [pc, #68]	; (8003c5c <SystemInit+0x5c>)
 8003c16:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <SystemInit+0x60>)
 8003c18:	4013      	ands	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c1c:	4b0f      	ldr	r3, [pc, #60]	; (8003c5c <SystemInit+0x5c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a0e      	ldr	r2, [pc, #56]	; (8003c5c <SystemInit+0x5c>)
 8003c22:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c2a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <SystemInit+0x5c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a0a      	ldr	r2, [pc, #40]	; (8003c5c <SystemInit+0x5c>)
 8003c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c36:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003c38:	4b08      	ldr	r3, [pc, #32]	; (8003c5c <SystemInit+0x5c>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	4a07      	ldr	r2, [pc, #28]	; (8003c5c <SystemInit+0x5c>)
 8003c3e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003c42:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003c44:	4b05      	ldr	r3, [pc, #20]	; (8003c5c <SystemInit+0x5c>)
 8003c46:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003c4a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <SystemInit+0x64>)
 8003c4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c52:	609a      	str	r2, [r3, #8]
#endif 
}
 8003c54:	bf00      	nop
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	f8ff0000 	.word	0xf8ff0000
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	2300      	movs	r3, #0
 8003c78:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <SystemCoreClockUpdate+0xd0>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d011      	beq.n	8003cae <SystemCoreClockUpdate+0x46>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d83a      	bhi.n	8003d06 <SystemCoreClockUpdate+0x9e>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <SystemCoreClockUpdate+0x36>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b04      	cmp	r3, #4
 8003c9a:	d004      	beq.n	8003ca6 <SystemCoreClockUpdate+0x3e>
 8003c9c:	e033      	b.n	8003d06 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003c9e:	4b27      	ldr	r3, [pc, #156]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003ca0:	4a27      	ldr	r2, [pc, #156]	; (8003d40 <SystemCoreClockUpdate+0xd8>)
 8003ca2:	601a      	str	r2, [r3, #0]
      break;
 8003ca4:	e033      	b.n	8003d0e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003ca6:	4b25      	ldr	r3, [pc, #148]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003ca8:	4a25      	ldr	r2, [pc, #148]	; (8003d40 <SystemCoreClockUpdate+0xd8>)
 8003caa:	601a      	str	r2, [r3, #0]
      break;
 8003cac:	e02f      	b.n	8003d0e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003cae:	4b22      	ldr	r3, [pc, #136]	; (8003d38 <SystemCoreClockUpdate+0xd0>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003cb6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003cb8:	4b1f      	ldr	r3, [pc, #124]	; (8003d38 <SystemCoreClockUpdate+0xd0>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	0c9b      	lsrs	r3, r3, #18
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d106      	bne.n	8003cde <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4a1c      	ldr	r2, [pc, #112]	; (8003d44 <SystemCoreClockUpdate+0xdc>)
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	4a18      	ldr	r2, [pc, #96]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003cda:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8003cdc:	e017      	b.n	8003d0e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003cde:	4b16      	ldr	r3, [pc, #88]	; (8003d38 <SystemCoreClockUpdate+0xd0>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d006      	beq.n	8003cf8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4a15      	ldr	r2, [pc, #84]	; (8003d44 <SystemCoreClockUpdate+0xdc>)
 8003cee:	fb02 f303 	mul.w	r3, r2, r3
 8003cf2:	4a12      	ldr	r2, [pc, #72]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003cf4:	6013      	str	r3, [r2, #0]
      break;
 8003cf6:	e00a      	b.n	8003d0e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	4a11      	ldr	r2, [pc, #68]	; (8003d40 <SystemCoreClockUpdate+0xd8>)
 8003cfc:	fb02 f303 	mul.w	r3, r2, r3
 8003d00:	4a0e      	ldr	r2, [pc, #56]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003d02:	6013      	str	r3, [r2, #0]
      break;
 8003d04:	e003      	b.n	8003d0e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8003d06:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003d08:	4a0d      	ldr	r2, [pc, #52]	; (8003d40 <SystemCoreClockUpdate+0xd8>)
 8003d0a:	601a      	str	r2, [r3, #0]
      break;
 8003d0c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <SystemCoreClockUpdate+0xd0>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	f003 030f 	and.w	r3, r3, #15
 8003d18:	4a0b      	ldr	r2, [pc, #44]	; (8003d48 <SystemCoreClockUpdate+0xe0>)
 8003d1a:	5cd3      	ldrb	r3, [r2, r3]
 8003d1c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003d1e:	4b07      	ldr	r3, [pc, #28]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	fa22 f303 	lsr.w	r3, r2, r3
 8003d28:	4a04      	ldr	r2, [pc, #16]	; (8003d3c <SystemCoreClockUpdate+0xd4>)
 8003d2a:	6013      	str	r3, [r2, #0]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bc80      	pop	{r7}
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	20000024 	.word	0x20000024
 8003d40:	007a1200 	.word	0x007a1200
 8003d44:	003d0900 	.word	0x003d0900
 8003d48:	0800c868 	.word	0x0800c868

08003d4c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003d52:	2300      	movs	r3, #0
 8003d54:	71fb      	strb	r3, [r7, #7]
 8003d56:	e007      	b.n	8003d68 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	4a0b      	ldr	r2, [pc, #44]	; (8003d88 <Systick_init+0x3c>)
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	3301      	adds	r3, #1
 8003d66:	71fb      	strb	r3, [r7, #7]
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	2b0f      	cmp	r3, #15
 8003d6c:	d9f4      	bls.n	8003d58 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	f04f 30ff 	mov.w	r0, #4294967295
 8003d76:	f000 f998 	bl	80040aa <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8003d7a:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <Systick_init+0x40>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]
}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000cc4 	.word	0x20000cc4
 8003d8c:	20000d04 	.word	0x20000d04

08003d90 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8003d96:	f000 f895 	bl	8003ec4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8003d9a:	f000 f9bc 	bl	8004116 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003d9e:	4b0f      	ldr	r3, [pc, #60]	; (8003ddc <SysTick_Handler+0x4c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <SysTick_Handler+0x1a>
		Systick_init();
 8003da6:	f7ff ffd1 	bl	8003d4c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003daa:	2300      	movs	r3, #0
 8003dac:	71fb      	strb	r3, [r7, #7]
 8003dae:	e00d      	b.n	8003dcc <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	4a0b      	ldr	r2, [pc, #44]	; (8003de0 <SysTick_Handler+0x50>)
 8003db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d004      	beq.n	8003dc6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	4a08      	ldr	r2, [pc, #32]	; (8003de0 <SysTick_Handler+0x50>)
 8003dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dc4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	71fb      	strb	r3, [r7, #7]
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	2b0f      	cmp	r3, #15
 8003dd0:	d9ee      	bls.n	8003db0 <SysTick_Handler+0x20>
	}
}
 8003dd2:	bf00      	nop
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000d04 	.word	0x20000d04
 8003de0:	20000cc4 	.word	0x20000cc4

08003de4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8003dec:	4b10      	ldr	r3, [pc, #64]	; (8003e30 <Systick_add_callback_function+0x4c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <Systick_add_callback_function+0x14>
		Systick_init();
 8003df4:	f7ff ffaa 	bl	8003d4c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	73fb      	strb	r3, [r7, #15]
 8003dfc:	e00f      	b.n	8003e1e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 8003dfe:	7bfb      	ldrb	r3, [r7, #15]
 8003e00:	4a0c      	ldr	r2, [pc, #48]	; (8003e34 <Systick_add_callback_function+0x50>)
 8003e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d106      	bne.n	8003e18 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	4909      	ldr	r1, [pc, #36]	; (8003e34 <Systick_add_callback_function+0x50>)
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e006      	b.n	8003e26 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	73fb      	strb	r3, [r7, #15]
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
 8003e20:	2b0f      	cmp	r3, #15
 8003e22:	d9ec      	bls.n	8003dfe <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8003e24:	2300      	movs	r3, #0

}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	20000d04 	.word	0x20000d04
 8003e34:	20000cc4 	.word	0x20000cc4

08003e38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e3c:	4b08      	ldr	r3, [pc, #32]	; (8003e60 <HAL_Init+0x28>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a07      	ldr	r2, [pc, #28]	; (8003e60 <HAL_Init+0x28>)
 8003e42:	f043 0310 	orr.w	r3, r3, #16
 8003e46:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e48:	2003      	movs	r0, #3
 8003e4a:	f000 f923 	bl	8004094 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e4e:	200f      	movs	r0, #15
 8003e50:	f000 f808 	bl	8003e64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e54:	f7fe f9ea 	bl	800222c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40022000 	.word	0x40022000

08003e64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e6c:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <HAL_InitTick+0x54>)
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_InitTick+0x58>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	4619      	mov	r1, r3
 8003e76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 f93b 	bl	80040fe <HAL_SYSTICK_Config>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e00e      	b.n	8003eb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b0f      	cmp	r3, #15
 8003e96:	d80a      	bhi.n	8003eae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e98:	2200      	movs	r2, #0
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea0:	f000 f903 	bl	80040aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ea4:	4a06      	ldr	r2, [pc, #24]	; (8003ec0 <HAL_InitTick+0x5c>)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e000      	b.n	8003eb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20000024 	.word	0x20000024
 8003ebc:	2000002c 	.word	0x2000002c
 8003ec0:	20000028 	.word	0x20000028

08003ec4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ec8:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <HAL_IncTick+0x1c>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <HAL_IncTick+0x20>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	4a03      	ldr	r2, [pc, #12]	; (8003ee4 <HAL_IncTick+0x20>)
 8003ed6:	6013      	str	r3, [r2, #0]
}
 8003ed8:	bf00      	nop
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr
 8003ee0:	2000002c 	.word	0x2000002c
 8003ee4:	20000d08 	.word	0x20000d08

08003ee8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  return uwTick;
 8003eec:	4b02      	ldr	r3, [pc, #8]	; (8003ef8 <HAL_GetTick+0x10>)
 8003eee:	681b      	ldr	r3, [r3, #0]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr
 8003ef8:	20000d08 	.word	0x20000d08

08003efc <__NVIC_SetPriorityGrouping>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <__NVIC_SetPriorityGrouping+0x44>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f18:	4013      	ands	r3, r2
 8003f1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f2e:	4a04      	ldr	r2, [pc, #16]	; (8003f40 <__NVIC_SetPriorityGrouping+0x44>)
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	60d3      	str	r3, [r2, #12]
}
 8003f34:	bf00      	nop
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bc80      	pop	{r7}
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	e000ed00 	.word	0xe000ed00

08003f44 <__NVIC_GetPriorityGrouping>:
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f48:	4b04      	ldr	r3, [pc, #16]	; (8003f5c <__NVIC_GetPriorityGrouping+0x18>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	0a1b      	lsrs	r3, r3, #8
 8003f4e:	f003 0307 	and.w	r3, r3, #7
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	e000ed00 	.word	0xe000ed00

08003f60 <__NVIC_EnableIRQ>:
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	db0b      	blt.n	8003f8a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f72:	79fb      	ldrb	r3, [r7, #7]
 8003f74:	f003 021f 	and.w	r2, r3, #31
 8003f78:	4906      	ldr	r1, [pc, #24]	; (8003f94 <__NVIC_EnableIRQ+0x34>)
 8003f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7e:	095b      	lsrs	r3, r3, #5
 8003f80:	2001      	movs	r0, #1
 8003f82:	fa00 f202 	lsl.w	r2, r0, r2
 8003f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	e000e100 	.word	0xe000e100

08003f98 <__NVIC_SetPriority>:
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	6039      	str	r1, [r7, #0]
 8003fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	db0a      	blt.n	8003fc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	490c      	ldr	r1, [pc, #48]	; (8003fe4 <__NVIC_SetPriority+0x4c>)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	0112      	lsls	r2, r2, #4
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	440b      	add	r3, r1
 8003fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003fc0:	e00a      	b.n	8003fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	4908      	ldr	r1, [pc, #32]	; (8003fe8 <__NVIC_SetPriority+0x50>)
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	3b04      	subs	r3, #4
 8003fd0:	0112      	lsls	r2, r2, #4
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	761a      	strb	r2, [r3, #24]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	e000e100 	.word	0xe000e100
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <NVIC_EncodePriority>:
{
 8003fec:	b480      	push	{r7}
 8003fee:	b089      	sub	sp, #36	; 0x24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	f1c3 0307 	rsb	r3, r3, #7
 8004006:	2b04      	cmp	r3, #4
 8004008:	bf28      	it	cs
 800400a:	2304      	movcs	r3, #4
 800400c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3304      	adds	r3, #4
 8004012:	2b06      	cmp	r3, #6
 8004014:	d902      	bls.n	800401c <NVIC_EncodePriority+0x30>
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	3b03      	subs	r3, #3
 800401a:	e000      	b.n	800401e <NVIC_EncodePriority+0x32>
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004020:	f04f 32ff 	mov.w	r2, #4294967295
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	401a      	ands	r2, r3
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004034:	f04f 31ff 	mov.w	r1, #4294967295
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	43d9      	mvns	r1, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004044:	4313      	orrs	r3, r2
}
 8004046:	4618      	mov	r0, r3
 8004048:	3724      	adds	r7, #36	; 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3b01      	subs	r3, #1
 800405c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004060:	d301      	bcc.n	8004066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004062:	2301      	movs	r3, #1
 8004064:	e00f      	b.n	8004086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004066:	4a0a      	ldr	r2, [pc, #40]	; (8004090 <SysTick_Config+0x40>)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3b01      	subs	r3, #1
 800406c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800406e:	210f      	movs	r1, #15
 8004070:	f04f 30ff 	mov.w	r0, #4294967295
 8004074:	f7ff ff90 	bl	8003f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004078:	4b05      	ldr	r3, [pc, #20]	; (8004090 <SysTick_Config+0x40>)
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800407e:	4b04      	ldr	r3, [pc, #16]	; (8004090 <SysTick_Config+0x40>)
 8004080:	2207      	movs	r2, #7
 8004082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	e000e010 	.word	0xe000e010

08004094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	f7ff ff2d 	bl	8003efc <__NVIC_SetPriorityGrouping>
}
 80040a2:	bf00      	nop
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b086      	sub	sp, #24
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	4603      	mov	r3, r0
 80040b2:	60b9      	str	r1, [r7, #8]
 80040b4:	607a      	str	r2, [r7, #4]
 80040b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040bc:	f7ff ff42 	bl	8003f44 <__NVIC_GetPriorityGrouping>
 80040c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	68b9      	ldr	r1, [r7, #8]
 80040c6:	6978      	ldr	r0, [r7, #20]
 80040c8:	f7ff ff90 	bl	8003fec <NVIC_EncodePriority>
 80040cc:	4602      	mov	r2, r0
 80040ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff ff5f 	bl	8003f98 <__NVIC_SetPriority>
}
 80040da:	bf00      	nop
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b082      	sub	sp, #8
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	4603      	mov	r3, r0
 80040ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ff35 	bl	8003f60 <__NVIC_EnableIRQ>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff ffa2 	bl	8004050 <SysTick_Config>
 800410c:	4603      	mov	r3, r0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800411a:	f000 f802 	bl	8004122 <HAL_SYSTICK_Callback>
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004122:	b480      	push	{r7}
 8004124:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004126:	bf00      	nop
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr

0800412e <HAL_CRC_Init>:
  * @param  hcrc: pointer to a CRC_HandleTypeDef structure that contains
  *         the configuration information for CRC
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b082      	sub	sp, #8
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e00e      	b.n	800415e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if(hcrc->State == HAL_CRC_STATE_RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	795b      	ldrb	r3, [r3, #5]
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	711a      	strb	r2, [r3, #4]
    
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7fc febd 	bl	8000ed0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
	...

08004168 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004170:	2300      	movs	r3, #0
 8004172:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800417a:	2b02      	cmp	r3, #2
 800417c:	d005      	beq.n	800418a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2204      	movs	r2, #4
 8004182:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
 8004188:	e051      	b.n	800422e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 020e 	bic.w	r2, r2, #14
 8004198:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a22      	ldr	r2, [pc, #136]	; (8004238 <HAL_DMA_Abort_IT+0xd0>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d029      	beq.n	8004208 <HAL_DMA_Abort_IT+0xa0>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a20      	ldr	r2, [pc, #128]	; (800423c <HAL_DMA_Abort_IT+0xd4>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d022      	beq.n	8004204 <HAL_DMA_Abort_IT+0x9c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1f      	ldr	r2, [pc, #124]	; (8004240 <HAL_DMA_Abort_IT+0xd8>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d01a      	beq.n	80041fe <HAL_DMA_Abort_IT+0x96>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a1d      	ldr	r2, [pc, #116]	; (8004244 <HAL_DMA_Abort_IT+0xdc>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d012      	beq.n	80041f8 <HAL_DMA_Abort_IT+0x90>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a1c      	ldr	r2, [pc, #112]	; (8004248 <HAL_DMA_Abort_IT+0xe0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00a      	beq.n	80041f2 <HAL_DMA_Abort_IT+0x8a>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a1a      	ldr	r2, [pc, #104]	; (800424c <HAL_DMA_Abort_IT+0xe4>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d102      	bne.n	80041ec <HAL_DMA_Abort_IT+0x84>
 80041e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80041ea:	e00e      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 80041ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041f0:	e00b      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 80041f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041f6:	e008      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 80041f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041fc:	e005      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 80041fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004202:	e002      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 8004204:	2310      	movs	r3, #16
 8004206:	e000      	b.n	800420a <HAL_DMA_Abort_IT+0xa2>
 8004208:	2301      	movs	r3, #1
 800420a:	4a11      	ldr	r2, [pc, #68]	; (8004250 <HAL_DMA_Abort_IT+0xe8>)
 800420c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	4798      	blx	r3
    } 
  }
  return status;
 800422e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40020008 	.word	0x40020008
 800423c:	4002001c 	.word	0x4002001c
 8004240:	40020030 	.word	0x40020030
 8004244:	40020044 	.word	0x40020044
 8004248:	40020058 	.word	0x40020058
 800424c:	4002006c 	.word	0x4002006c
 8004250:	40020000 	.word	0x40020000

08004254 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004254:	b480      	push	{r7}
 8004256:	b08b      	sub	sp, #44	; 0x2c
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800425e:	2300      	movs	r3, #0
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004262:	2300      	movs	r3, #0
 8004264:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004266:	e169      	b.n	800453c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004268:	2201      	movs	r2, #1
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	69fa      	ldr	r2, [r7, #28]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	429a      	cmp	r2, r3
 8004282:	f040 8158 	bne.w	8004536 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	4a9a      	ldr	r2, [pc, #616]	; (80044f4 <HAL_GPIO_Init+0x2a0>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d05e      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 8004290:	4a98      	ldr	r2, [pc, #608]	; (80044f4 <HAL_GPIO_Init+0x2a0>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d875      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 8004296:	4a98      	ldr	r2, [pc, #608]	; (80044f8 <HAL_GPIO_Init+0x2a4>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d058      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 800429c:	4a96      	ldr	r2, [pc, #600]	; (80044f8 <HAL_GPIO_Init+0x2a4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d86f      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042a2:	4a96      	ldr	r2, [pc, #600]	; (80044fc <HAL_GPIO_Init+0x2a8>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d052      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042a8:	4a94      	ldr	r2, [pc, #592]	; (80044fc <HAL_GPIO_Init+0x2a8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d869      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ae:	4a94      	ldr	r2, [pc, #592]	; (8004500 <HAL_GPIO_Init+0x2ac>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d04c      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042b4:	4a92      	ldr	r2, [pc, #584]	; (8004500 <HAL_GPIO_Init+0x2ac>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d863      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ba:	4a92      	ldr	r2, [pc, #584]	; (8004504 <HAL_GPIO_Init+0x2b0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d046      	beq.n	800434e <HAL_GPIO_Init+0xfa>
 80042c0:	4a90      	ldr	r2, [pc, #576]	; (8004504 <HAL_GPIO_Init+0x2b0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d85d      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042c6:	2b12      	cmp	r3, #18
 80042c8:	d82a      	bhi.n	8004320 <HAL_GPIO_Init+0xcc>
 80042ca:	2b12      	cmp	r3, #18
 80042cc:	d859      	bhi.n	8004382 <HAL_GPIO_Init+0x12e>
 80042ce:	a201      	add	r2, pc, #4	; (adr r2, 80042d4 <HAL_GPIO_Init+0x80>)
 80042d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d4:	0800434f 	.word	0x0800434f
 80042d8:	08004329 	.word	0x08004329
 80042dc:	0800433b 	.word	0x0800433b
 80042e0:	0800437d 	.word	0x0800437d
 80042e4:	08004383 	.word	0x08004383
 80042e8:	08004383 	.word	0x08004383
 80042ec:	08004383 	.word	0x08004383
 80042f0:	08004383 	.word	0x08004383
 80042f4:	08004383 	.word	0x08004383
 80042f8:	08004383 	.word	0x08004383
 80042fc:	08004383 	.word	0x08004383
 8004300:	08004383 	.word	0x08004383
 8004304:	08004383 	.word	0x08004383
 8004308:	08004383 	.word	0x08004383
 800430c:	08004383 	.word	0x08004383
 8004310:	08004383 	.word	0x08004383
 8004314:	08004383 	.word	0x08004383
 8004318:	08004331 	.word	0x08004331
 800431c:	08004345 	.word	0x08004345
 8004320:	4a79      	ldr	r2, [pc, #484]	; (8004508 <HAL_GPIO_Init+0x2b4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d013      	beq.n	800434e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004326:	e02c      	b.n	8004382 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	623b      	str	r3, [r7, #32]
          break;
 800432e:	e029      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	3304      	adds	r3, #4
 8004336:	623b      	str	r3, [r7, #32]
          break;
 8004338:	e024      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	3308      	adds	r3, #8
 8004340:	623b      	str	r3, [r7, #32]
          break;
 8004342:	e01f      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	330c      	adds	r3, #12
 800434a:	623b      	str	r3, [r7, #32]
          break;
 800434c:	e01a      	b.n	8004384 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d102      	bne.n	800435c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004356:	2304      	movs	r3, #4
 8004358:	623b      	str	r3, [r7, #32]
          break;
 800435a:	e013      	b.n	8004384 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004364:	2308      	movs	r3, #8
 8004366:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	611a      	str	r2, [r3, #16]
          break;
 800436e:	e009      	b.n	8004384 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004370:	2308      	movs	r3, #8
 8004372:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69fa      	ldr	r2, [r7, #28]
 8004378:	615a      	str	r2, [r3, #20]
          break;
 800437a:	e003      	b.n	8004384 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800437c:	2300      	movs	r3, #0
 800437e:	623b      	str	r3, [r7, #32]
          break;
 8004380:	e000      	b.n	8004384 <HAL_GPIO_Init+0x130>
          break;
 8004382:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	2bff      	cmp	r3, #255	; 0xff
 8004388:	d801      	bhi.n	800438e <HAL_GPIO_Init+0x13a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	e001      	b.n	8004392 <HAL_GPIO_Init+0x13e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3304      	adds	r3, #4
 8004392:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	2bff      	cmp	r3, #255	; 0xff
 8004398:	d802      	bhi.n	80043a0 <HAL_GPIO_Init+0x14c>
 800439a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	e002      	b.n	80043a6 <HAL_GPIO_Init+0x152>
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	3b08      	subs	r3, #8
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	210f      	movs	r1, #15
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	fa01 f303 	lsl.w	r3, r1, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	401a      	ands	r2, r3
 80043b8:	6a39      	ldr	r1, [r7, #32]
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	fa01 f303 	lsl.w	r3, r1, r3
 80043c0:	431a      	orrs	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 80b1 	beq.w	8004536 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80043d4:	4b4d      	ldr	r3, [pc, #308]	; (800450c <HAL_GPIO_Init+0x2b8>)
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	4a4c      	ldr	r2, [pc, #304]	; (800450c <HAL_GPIO_Init+0x2b8>)
 80043da:	f043 0301 	orr.w	r3, r3, #1
 80043de:	6193      	str	r3, [r2, #24]
 80043e0:	4b4a      	ldr	r3, [pc, #296]	; (800450c <HAL_GPIO_Init+0x2b8>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	60bb      	str	r3, [r7, #8]
 80043ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80043ec:	4a48      	ldr	r2, [pc, #288]	; (8004510 <HAL_GPIO_Init+0x2bc>)
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	089b      	lsrs	r3, r3, #2
 80043f2:	3302      	adds	r3, #2
 80043f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	f003 0303 	and.w	r3, r3, #3
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4013      	ands	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a40      	ldr	r2, [pc, #256]	; (8004514 <HAL_GPIO_Init+0x2c0>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d013      	beq.n	8004440 <HAL_GPIO_Init+0x1ec>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a3f      	ldr	r2, [pc, #252]	; (8004518 <HAL_GPIO_Init+0x2c4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d00d      	beq.n	800443c <HAL_GPIO_Init+0x1e8>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a3e      	ldr	r2, [pc, #248]	; (800451c <HAL_GPIO_Init+0x2c8>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d007      	beq.n	8004438 <HAL_GPIO_Init+0x1e4>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a3d      	ldr	r2, [pc, #244]	; (8004520 <HAL_GPIO_Init+0x2cc>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d101      	bne.n	8004434 <HAL_GPIO_Init+0x1e0>
 8004430:	2303      	movs	r3, #3
 8004432:	e006      	b.n	8004442 <HAL_GPIO_Init+0x1ee>
 8004434:	2304      	movs	r3, #4
 8004436:	e004      	b.n	8004442 <HAL_GPIO_Init+0x1ee>
 8004438:	2302      	movs	r3, #2
 800443a:	e002      	b.n	8004442 <HAL_GPIO_Init+0x1ee>
 800443c:	2301      	movs	r3, #1
 800443e:	e000      	b.n	8004442 <HAL_GPIO_Init+0x1ee>
 8004440:	2300      	movs	r3, #0
 8004442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004444:	f002 0203 	and.w	r2, r2, #3
 8004448:	0092      	lsls	r2, r2, #2
 800444a:	4093      	lsls	r3, r2
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004452:	492f      	ldr	r1, [pc, #188]	; (8004510 <HAL_GPIO_Init+0x2bc>)
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	089b      	lsrs	r3, r3, #2
 8004458:	3302      	adds	r3, #2
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d006      	beq.n	800447a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800446c:	4b2d      	ldr	r3, [pc, #180]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	492c      	ldr	r1, [pc, #176]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	4313      	orrs	r3, r2
 8004476:	600b      	str	r3, [r1, #0]
 8004478:	e006      	b.n	8004488 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800447a:	4b2a      	ldr	r3, [pc, #168]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	43db      	mvns	r3, r3
 8004482:	4928      	ldr	r1, [pc, #160]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 8004484:	4013      	ands	r3, r2
 8004486:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d006      	beq.n	80044a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004494:	4b23      	ldr	r3, [pc, #140]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	4922      	ldr	r1, [pc, #136]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	4313      	orrs	r3, r2
 800449e:	604b      	str	r3, [r1, #4]
 80044a0:	e006      	b.n	80044b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044a2:	4b20      	ldr	r3, [pc, #128]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	43db      	mvns	r3, r3
 80044aa:	491e      	ldr	r1, [pc, #120]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d006      	beq.n	80044ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80044bc:	4b19      	ldr	r3, [pc, #100]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	4918      	ldr	r1, [pc, #96]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	608b      	str	r3, [r1, #8]
 80044c8:	e006      	b.n	80044d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044ca:	4b16      	ldr	r3, [pc, #88]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044cc:	689a      	ldr	r2, [r3, #8]
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	4914      	ldr	r1, [pc, #80]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d021      	beq.n	8004528 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044e4:	4b0f      	ldr	r3, [pc, #60]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044e6:	68da      	ldr	r2, [r3, #12]
 80044e8:	490e      	ldr	r1, [pc, #56]	; (8004524 <HAL_GPIO_Init+0x2d0>)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60cb      	str	r3, [r1, #12]
 80044f0:	e021      	b.n	8004536 <HAL_GPIO_Init+0x2e2>
 80044f2:	bf00      	nop
 80044f4:	10320000 	.word	0x10320000
 80044f8:	10310000 	.word	0x10310000
 80044fc:	10220000 	.word	0x10220000
 8004500:	10210000 	.word	0x10210000
 8004504:	10120000 	.word	0x10120000
 8004508:	10110000 	.word	0x10110000
 800450c:	40021000 	.word	0x40021000
 8004510:	40010000 	.word	0x40010000
 8004514:	40010800 	.word	0x40010800
 8004518:	40010c00 	.word	0x40010c00
 800451c:	40011000 	.word	0x40011000
 8004520:	40011400 	.word	0x40011400
 8004524:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004528:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <HAL_GPIO_Init+0x304>)
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	43db      	mvns	r3, r3
 8004530:	4909      	ldr	r1, [pc, #36]	; (8004558 <HAL_GPIO_Init+0x304>)
 8004532:	4013      	ands	r3, r2
 8004534:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	3301      	adds	r3, #1
 800453a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	fa22 f303 	lsr.w	r3, r2, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	f47f ae8e 	bne.w	8004268 <HAL_GPIO_Init+0x14>
  }
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	372c      	adds	r7, #44	; 0x2c
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr
 8004558:	40010400 	.word	0x40010400

0800455c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	460b      	mov	r3, r1
 8004566:	807b      	strh	r3, [r7, #2]
 8004568:	4613      	mov	r3, r2
 800456a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800456c:	787b      	ldrb	r3, [r7, #1]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004572:	887a      	ldrh	r2, [r7, #2]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004578:	e003      	b.n	8004582 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800457a:	887b      	ldrh	r3, [r7, #2]
 800457c:	041a      	lsls	r2, r3, #16
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	611a      	str	r2, [r3, #16]
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr

0800458c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e272      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 8087 	beq.w	80046ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045ac:	4b92      	ldr	r3, [pc, #584]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f003 030c 	and.w	r3, r3, #12
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d00c      	beq.n	80045d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045b8:	4b8f      	ldr	r3, [pc, #572]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f003 030c 	and.w	r3, r3, #12
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d112      	bne.n	80045ea <HAL_RCC_OscConfig+0x5e>
 80045c4:	4b8c      	ldr	r3, [pc, #560]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d0:	d10b      	bne.n	80045ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d2:	4b89      	ldr	r3, [pc, #548]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d06c      	beq.n	80046b8 <HAL_RCC_OscConfig+0x12c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d168      	bne.n	80046b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e24c      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f2:	d106      	bne.n	8004602 <HAL_RCC_OscConfig+0x76>
 80045f4:	4b80      	ldr	r3, [pc, #512]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a7f      	ldr	r2, [pc, #508]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80045fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	e02e      	b.n	8004660 <HAL_RCC_OscConfig+0xd4>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10c      	bne.n	8004624 <HAL_RCC_OscConfig+0x98>
 800460a:	4b7b      	ldr	r3, [pc, #492]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a7a      	ldr	r2, [pc, #488]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004610:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	4b78      	ldr	r3, [pc, #480]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a77      	ldr	r2, [pc, #476]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800461c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e01d      	b.n	8004660 <HAL_RCC_OscConfig+0xd4>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800462c:	d10c      	bne.n	8004648 <HAL_RCC_OscConfig+0xbc>
 800462e:	4b72      	ldr	r3, [pc, #456]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a71      	ldr	r2, [pc, #452]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	4b6f      	ldr	r3, [pc, #444]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a6e      	ldr	r2, [pc, #440]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	e00b      	b.n	8004660 <HAL_RCC_OscConfig+0xd4>
 8004648:	4b6b      	ldr	r3, [pc, #428]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a6a      	ldr	r2, [pc, #424]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800464e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004652:	6013      	str	r3, [r2, #0]
 8004654:	4b68      	ldr	r3, [pc, #416]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a67      	ldr	r2, [pc, #412]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800465a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800465e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d013      	beq.n	8004690 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004668:	f7ff fc3e 	bl	8003ee8 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004670:	f7ff fc3a 	bl	8003ee8 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	; 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e200      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	4b5d      	ldr	r3, [pc, #372]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0xe4>
 800468e:	e014      	b.n	80046ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004690:	f7ff fc2a 	bl	8003ee8 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004696:	e008      	b.n	80046aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004698:	f7ff fc26 	bl	8003ee8 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b64      	cmp	r3, #100	; 0x64
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e1ec      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046aa:	4b53      	ldr	r3, [pc, #332]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1f0      	bne.n	8004698 <HAL_RCC_OscConfig+0x10c>
 80046b6:	e000      	b.n	80046ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d063      	beq.n	800478e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046c6:	4b4c      	ldr	r3, [pc, #304]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00b      	beq.n	80046ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046d2:	4b49      	ldr	r3, [pc, #292]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d11c      	bne.n	8004718 <HAL_RCC_OscConfig+0x18c>
 80046de:	4b46      	ldr	r3, [pc, #280]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d116      	bne.n	8004718 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ea:	4b43      	ldr	r3, [pc, #268]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_RCC_OscConfig+0x176>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d001      	beq.n	8004702 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e1c0      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004702:	4b3d      	ldr	r3, [pc, #244]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4939      	ldr	r1, [pc, #228]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004712:	4313      	orrs	r3, r2
 8004714:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004716:	e03a      	b.n	800478e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d020      	beq.n	8004762 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004720:	4b36      	ldr	r3, [pc, #216]	; (80047fc <HAL_RCC_OscConfig+0x270>)
 8004722:	2201      	movs	r2, #1
 8004724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004726:	f7ff fbdf 	bl	8003ee8 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472c:	e008      	b.n	8004740 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800472e:	f7ff fbdb 	bl	8003ee8 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e1a1      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	4b2d      	ldr	r3, [pc, #180]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0302 	and.w	r3, r3, #2
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0f0      	beq.n	800472e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800474c:	4b2a      	ldr	r3, [pc, #168]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4927      	ldr	r1, [pc, #156]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
 8004760:	e015      	b.n	800478e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004762:	4b26      	ldr	r3, [pc, #152]	; (80047fc <HAL_RCC_OscConfig+0x270>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004768:	f7ff fbbe 	bl	8003ee8 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004770:	f7ff fbba 	bl	8003ee8 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e180      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	4b1d      	ldr	r3, [pc, #116]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d03a      	beq.n	8004810 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d019      	beq.n	80047d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a2:	4b17      	ldr	r3, [pc, #92]	; (8004800 <HAL_RCC_OscConfig+0x274>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a8:	f7ff fb9e 	bl	8003ee8 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047b0:	f7ff fb9a 	bl	8003ee8 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e160      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <HAL_RCC_OscConfig+0x26c>)
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047ce:	2001      	movs	r0, #1
 80047d0:	f000 fad8 	bl	8004d84 <RCC_Delay>
 80047d4:	e01c      	b.n	8004810 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d6:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <HAL_RCC_OscConfig+0x274>)
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047dc:	f7ff fb84 	bl	8003ee8 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e2:	e00f      	b.n	8004804 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047e4:	f7ff fb80 	bl	8003ee8 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d908      	bls.n	8004804 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e146      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
 80047f6:	bf00      	nop
 80047f8:	40021000 	.word	0x40021000
 80047fc:	42420000 	.word	0x42420000
 8004800:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004804:	4b92      	ldr	r3, [pc, #584]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1e9      	bne.n	80047e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80a6 	beq.w	800496a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800481e:	2300      	movs	r3, #0
 8004820:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004822:	4b8b      	ldr	r3, [pc, #556]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10d      	bne.n	800484a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800482e:	4b88      	ldr	r3, [pc, #544]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	4a87      	ldr	r2, [pc, #540]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004838:	61d3      	str	r3, [r2, #28]
 800483a:	4b85      	ldr	r3, [pc, #532]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004842:	60bb      	str	r3, [r7, #8]
 8004844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004846:	2301      	movs	r3, #1
 8004848:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484a:	4b82      	ldr	r3, [pc, #520]	; (8004a54 <HAL_RCC_OscConfig+0x4c8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004852:	2b00      	cmp	r3, #0
 8004854:	d118      	bne.n	8004888 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004856:	4b7f      	ldr	r3, [pc, #508]	; (8004a54 <HAL_RCC_OscConfig+0x4c8>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a7e      	ldr	r2, [pc, #504]	; (8004a54 <HAL_RCC_OscConfig+0x4c8>)
 800485c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004862:	f7ff fb41 	bl	8003ee8 <HAL_GetTick>
 8004866:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004868:	e008      	b.n	800487c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800486a:	f7ff fb3d 	bl	8003ee8 <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b64      	cmp	r3, #100	; 0x64
 8004876:	d901      	bls.n	800487c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	e103      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487c:	4b75      	ldr	r3, [pc, #468]	; (8004a54 <HAL_RCC_OscConfig+0x4c8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004884:	2b00      	cmp	r3, #0
 8004886:	d0f0      	beq.n	800486a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d106      	bne.n	800489e <HAL_RCC_OscConfig+0x312>
 8004890:	4b6f      	ldr	r3, [pc, #444]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	4a6e      	ldr	r2, [pc, #440]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	6213      	str	r3, [r2, #32]
 800489c:	e02d      	b.n	80048fa <HAL_RCC_OscConfig+0x36e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10c      	bne.n	80048c0 <HAL_RCC_OscConfig+0x334>
 80048a6:	4b6a      	ldr	r3, [pc, #424]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	4a69      	ldr	r2, [pc, #420]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048ac:	f023 0301 	bic.w	r3, r3, #1
 80048b0:	6213      	str	r3, [r2, #32]
 80048b2:	4b67      	ldr	r3, [pc, #412]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	4a66      	ldr	r2, [pc, #408]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048b8:	f023 0304 	bic.w	r3, r3, #4
 80048bc:	6213      	str	r3, [r2, #32]
 80048be:	e01c      	b.n	80048fa <HAL_RCC_OscConfig+0x36e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	2b05      	cmp	r3, #5
 80048c6:	d10c      	bne.n	80048e2 <HAL_RCC_OscConfig+0x356>
 80048c8:	4b61      	ldr	r3, [pc, #388]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	4a60      	ldr	r2, [pc, #384]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048ce:	f043 0304 	orr.w	r3, r3, #4
 80048d2:	6213      	str	r3, [r2, #32]
 80048d4:	4b5e      	ldr	r3, [pc, #376]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	4a5d      	ldr	r2, [pc, #372]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	6213      	str	r3, [r2, #32]
 80048e0:	e00b      	b.n	80048fa <HAL_RCC_OscConfig+0x36e>
 80048e2:	4b5b      	ldr	r3, [pc, #364]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	4a5a      	ldr	r2, [pc, #360]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048e8:	f023 0301 	bic.w	r3, r3, #1
 80048ec:	6213      	str	r3, [r2, #32]
 80048ee:	4b58      	ldr	r3, [pc, #352]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	4a57      	ldr	r2, [pc, #348]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80048f4:	f023 0304 	bic.w	r3, r3, #4
 80048f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d015      	beq.n	800492e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004902:	f7ff faf1 	bl	8003ee8 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004908:	e00a      	b.n	8004920 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490a:	f7ff faed 	bl	8003ee8 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	f241 3288 	movw	r2, #5000	; 0x1388
 8004918:	4293      	cmp	r3, r2
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e0b1      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004920:	4b4b      	ldr	r3, [pc, #300]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0ee      	beq.n	800490a <HAL_RCC_OscConfig+0x37e>
 800492c:	e014      	b.n	8004958 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800492e:	f7ff fadb 	bl	8003ee8 <HAL_GetTick>
 8004932:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004934:	e00a      	b.n	800494c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004936:	f7ff fad7 	bl	8003ee8 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	f241 3288 	movw	r2, #5000	; 0x1388
 8004944:	4293      	cmp	r3, r2
 8004946:	d901      	bls.n	800494c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e09b      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800494c:	4b40      	ldr	r3, [pc, #256]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1ee      	bne.n	8004936 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004958:	7dfb      	ldrb	r3, [r7, #23]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d105      	bne.n	800496a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800495e:	4b3c      	ldr	r3, [pc, #240]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	4a3b      	ldr	r2, [pc, #236]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004968:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8087 	beq.w	8004a82 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004974:	4b36      	ldr	r3, [pc, #216]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f003 030c 	and.w	r3, r3, #12
 800497c:	2b08      	cmp	r3, #8
 800497e:	d061      	beq.n	8004a44 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	69db      	ldr	r3, [r3, #28]
 8004984:	2b02      	cmp	r3, #2
 8004986:	d146      	bne.n	8004a16 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004988:	4b33      	ldr	r3, [pc, #204]	; (8004a58 <HAL_RCC_OscConfig+0x4cc>)
 800498a:	2200      	movs	r2, #0
 800498c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498e:	f7ff faab 	bl	8003ee8 <HAL_GetTick>
 8004992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004994:	e008      	b.n	80049a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004996:	f7ff faa7 	bl	8003ee8 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d901      	bls.n	80049a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e06d      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049a8:	4b29      	ldr	r3, [pc, #164]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1f0      	bne.n	8004996 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049bc:	d108      	bne.n	80049d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049be:	4b24      	ldr	r3, [pc, #144]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	4921      	ldr	r1, [pc, #132]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049d0:	4b1f      	ldr	r3, [pc, #124]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a19      	ldr	r1, [r3, #32]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	430b      	orrs	r3, r1
 80049e2:	491b      	ldr	r1, [pc, #108]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049e8:	4b1b      	ldr	r3, [pc, #108]	; (8004a58 <HAL_RCC_OscConfig+0x4cc>)
 80049ea:	2201      	movs	r2, #1
 80049ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ee:	f7ff fa7b 	bl	8003ee8 <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f6:	f7ff fa77 	bl	8003ee8 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e03d      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a08:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0f0      	beq.n	80049f6 <HAL_RCC_OscConfig+0x46a>
 8004a14:	e035      	b.n	8004a82 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a16:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <HAL_RCC_OscConfig+0x4cc>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1c:	f7ff fa64 	bl	8003ee8 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a24:	f7ff fa60 	bl	8003ee8 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e026      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a36:	4b06      	ldr	r3, [pc, #24]	; (8004a50 <HAL_RCC_OscConfig+0x4c4>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x498>
 8004a42:	e01e      	b.n	8004a82 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	69db      	ldr	r3, [r3, #28]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d107      	bne.n	8004a5c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e019      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
 8004a50:	40021000 	.word	0x40021000
 8004a54:	40007000 	.word	0x40007000
 8004a58:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a5c:	4b0b      	ldr	r3, [pc, #44]	; (8004a8c <HAL_RCC_OscConfig+0x500>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d106      	bne.n	8004a7e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d001      	beq.n	8004a82 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40021000 	.word	0x40021000

08004a90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d101      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0d0      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa4:	4b6a      	ldr	r3, [pc, #424]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d910      	bls.n	8004ad4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab2:	4b67      	ldr	r3, [pc, #412]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f023 0207 	bic.w	r2, r3, #7
 8004aba:	4965      	ldr	r1, [pc, #404]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac2:	4b63      	ldr	r3, [pc, #396]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0b8      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d020      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aec:	4b59      	ldr	r3, [pc, #356]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	4a58      	ldr	r2, [pc, #352]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004af2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004af6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b04:	4b53      	ldr	r3, [pc, #332]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	4a52      	ldr	r2, [pc, #328]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004b0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b10:	4b50      	ldr	r3, [pc, #320]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	494d      	ldr	r1, [pc, #308]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d040      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d107      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b36:	4b47      	ldr	r3, [pc, #284]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d115      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e07f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d107      	bne.n	8004b5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b4e:	4b41      	ldr	r3, [pc, #260]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d109      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e073      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5e:	4b3d      	ldr	r3, [pc, #244]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e06b      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b6e:	4b39      	ldr	r3, [pc, #228]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f023 0203 	bic.w	r2, r3, #3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	4936      	ldr	r1, [pc, #216]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b80:	f7ff f9b2 	bl	8003ee8 <HAL_GetTick>
 8004b84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b86:	e00a      	b.n	8004b9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b88:	f7ff f9ae 	bl	8003ee8 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e053      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9e:	4b2d      	ldr	r3, [pc, #180]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f003 020c 	and.w	r2, r3, #12
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d1eb      	bne.n	8004b88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bb0:	4b27      	ldr	r3, [pc, #156]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0307 	and.w	r3, r3, #7
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d210      	bcs.n	8004be0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bbe:	4b24      	ldr	r3, [pc, #144]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f023 0207 	bic.w	r2, r3, #7
 8004bc6:	4922      	ldr	r1, [pc, #136]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bce:	4b20      	ldr	r3, [pc, #128]	; (8004c50 <HAL_RCC_ClockConfig+0x1c0>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0307 	and.w	r3, r3, #7
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d001      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e032      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bec:	4b19      	ldr	r3, [pc, #100]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	4916      	ldr	r1, [pc, #88]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c0a:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	490e      	ldr	r1, [pc, #56]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c1e:	f000 f821 	bl	8004c64 <HAL_RCC_GetSysClockFreq>
 8004c22:	4602      	mov	r2, r0
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_RCC_ClockConfig+0x1c4>)
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	091b      	lsrs	r3, r3, #4
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	490a      	ldr	r1, [pc, #40]	; (8004c58 <HAL_RCC_ClockConfig+0x1c8>)
 8004c30:	5ccb      	ldrb	r3, [r1, r3]
 8004c32:	fa22 f303 	lsr.w	r3, r2, r3
 8004c36:	4a09      	ldr	r2, [pc, #36]	; (8004c5c <HAL_RCC_ClockConfig+0x1cc>)
 8004c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c3a:	4b09      	ldr	r3, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x1d0>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff f910 	bl	8003e64 <HAL_InitTick>

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	40022000 	.word	0x40022000
 8004c54:	40021000 	.word	0x40021000
 8004c58:	0800c868 	.word	0x0800c868
 8004c5c:	20000024 	.word	0x20000024
 8004c60:	20000028 	.word	0x20000028

08004c64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c64:	b490      	push	{r4, r7}
 8004c66:	b08a      	sub	sp, #40	; 0x28
 8004c68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c6a:	4b29      	ldr	r3, [pc, #164]	; (8004d10 <HAL_RCC_GetSysClockFreq+0xac>)
 8004c6c:	1d3c      	adds	r4, r7, #4
 8004c6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004c74:	f240 2301 	movw	r3, #513	; 0x201
 8004c78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	61fb      	str	r3, [r7, #28]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	61bb      	str	r3, [r7, #24]
 8004c82:	2300      	movs	r3, #0
 8004c84:	627b      	str	r3, [r7, #36]	; 0x24
 8004c86:	2300      	movs	r3, #0
 8004c88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c8e:	4b21      	ldr	r3, [pc, #132]	; (8004d14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	f003 030c 	and.w	r3, r3, #12
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d002      	beq.n	8004ca4 <HAL_RCC_GetSysClockFreq+0x40>
 8004c9e:	2b08      	cmp	r3, #8
 8004ca0:	d003      	beq.n	8004caa <HAL_RCC_GetSysClockFreq+0x46>
 8004ca2:	e02b      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ca4:	4b1c      	ldr	r3, [pc, #112]	; (8004d18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ca6:	623b      	str	r3, [r7, #32]
      break;
 8004ca8:	e02b      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	0c9b      	lsrs	r3, r3, #18
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	3328      	adds	r3, #40	; 0x28
 8004cb4:	443b      	add	r3, r7
 8004cb6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004cba:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d012      	beq.n	8004cec <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cc6:	4b13      	ldr	r3, [pc, #76]	; (8004d14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	0c5b      	lsrs	r3, r3, #17
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	3328      	adds	r3, #40	; 0x28
 8004cd2:	443b      	add	r3, r7
 8004cd4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004cd8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	4a0e      	ldr	r2, [pc, #56]	; (8004d18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cde:	fb03 f202 	mul.w	r2, r3, r2
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cea:	e004      	b.n	8004cf6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	4a0b      	ldr	r2, [pc, #44]	; (8004d1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cf0:	fb02 f303 	mul.w	r3, r2, r3
 8004cf4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf8:	623b      	str	r3, [r7, #32]
      break;
 8004cfa:	e002      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004cfc:	4b06      	ldr	r3, [pc, #24]	; (8004d18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cfe:	623b      	str	r3, [r7, #32]
      break;
 8004d00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d02:	6a3b      	ldr	r3, [r7, #32]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3728      	adds	r7, #40	; 0x28
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bc90      	pop	{r4, r7}
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	0800c84c 	.word	0x0800c84c
 8004d14:	40021000 	.word	0x40021000
 8004d18:	007a1200 	.word	0x007a1200
 8004d1c:	003d0900 	.word	0x003d0900

08004d20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d20:	b480      	push	{r7}
 8004d22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d24:	4b02      	ldr	r3, [pc, #8]	; (8004d30 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d26:	681b      	ldr	r3, [r3, #0]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr
 8004d30:	20000024 	.word	0x20000024

08004d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d38:	f7ff fff2 	bl	8004d20 <HAL_RCC_GetHCLKFreq>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	0a1b      	lsrs	r3, r3, #8
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	4903      	ldr	r1, [pc, #12]	; (8004d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d4a:	5ccb      	ldrb	r3, [r1, r3]
 8004d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	40021000 	.word	0x40021000
 8004d58:	0800c878 	.word	0x0800c878

08004d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d60:	f7ff ffde 	bl	8004d20 <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	0adb      	lsrs	r3, r3, #11
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	; (8004d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	0800c878 	.word	0x0800c878

08004d84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d8c:	4b0a      	ldr	r3, [pc, #40]	; (8004db8 <RCC_Delay+0x34>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0a      	ldr	r2, [pc, #40]	; (8004dbc <RCC_Delay+0x38>)
 8004d92:	fba2 2303 	umull	r2, r3, r2, r3
 8004d96:	0a5b      	lsrs	r3, r3, #9
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004da0:	bf00      	nop
  }
  while (Delay --);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	1e5a      	subs	r2, r3, #1
 8004da6:	60fa      	str	r2, [r7, #12]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f9      	bne.n	8004da0 <RCC_Delay+0x1c>
}
 8004dac:	bf00      	nop
 8004dae:	bf00      	nop
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bc80      	pop	{r7}
 8004db6:	4770      	bx	lr
 8004db8:	20000024 	.word	0x20000024
 8004dbc:	10624dd3 	.word	0x10624dd3

08004dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e01d      	b.n	8004e0e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f815 	bl	8004e16 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	f000 f948 	bl	8005094 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr

08004e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f042 0201 	orr.w	r2, r2, #1
 8004e3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2b06      	cmp	r3, #6
 8004e50:	d007      	beq.n	8004e62 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f042 0201 	orr.w	r2, r2, #1
 8004e60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b082      	sub	sp, #8
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e01d      	b.n	8004ebc <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d106      	bne.n	8004e9a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 f815 	bl	8004ec4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	3304      	adds	r3, #4
 8004eaa:	4619      	mov	r1, r3
 8004eac:	4610      	mov	r0, r2
 8004eae:	f000 f8f1 	bl	8005094 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bc80      	pop	{r7}
 8004ed4:	4770      	bx	lr
	...

08004ed8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	6839      	ldr	r1, [r7, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fabc 	bl	8005468 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a10      	ldr	r2, [pc, #64]	; (8004f38 <HAL_TIM_PWM_Start+0x60>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d107      	bne.n	8004f0a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f003 0307 	and.w	r3, r3, #7
 8004f14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2b06      	cmp	r3, #6
 8004f1a:	d007      	beq.n	8004f2c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	40012c00 	.word	0x40012c00

08004f3c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	6839      	ldr	r1, [r7, #0]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 fa8a 	bl	8005468 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a1d      	ldr	r2, [pc, #116]	; (8004fd0 <HAL_TIM_PWM_Stop+0x94>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d117      	bne.n	8004f8e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6a1a      	ldr	r2, [r3, #32]
 8004f64:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f68:	4013      	ands	r3, r2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10f      	bne.n	8004f8e <HAL_TIM_PWM_Stop+0x52>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6a1a      	ldr	r2, [r3, #32]
 8004f74:	f240 4344 	movw	r3, #1092	; 0x444
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d107      	bne.n	8004f8e <HAL_TIM_PWM_Stop+0x52>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f8c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6a1a      	ldr	r2, [r3, #32]
 8004f94:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f98:	4013      	ands	r3, r2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10f      	bne.n	8004fbe <HAL_TIM_PWM_Stop+0x82>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6a1a      	ldr	r2, [r3, #32]
 8004fa4:	f240 4344 	movw	r3, #1092	; 0x444
 8004fa8:	4013      	ands	r3, r2
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d107      	bne.n	8004fbe <HAL_TIM_PWM_Stop+0x82>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40012c00 	.word	0x40012c00

08004fd4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d101      	bne.n	8004fee <HAL_TIM_OC_ConfigChannel+0x1a>
 8004fea:	2302      	movs	r3, #2
 8004fec:	e04e      	b.n	800508c <HAL_TIM_OC_ConfigChannel+0xb8>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2202      	movs	r2, #2
 8004ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b0c      	cmp	r3, #12
 8005002:	d839      	bhi.n	8005078 <HAL_TIM_OC_ConfigChannel+0xa4>
 8005004:	a201      	add	r2, pc, #4	; (adr r2, 800500c <HAL_TIM_OC_ConfigChannel+0x38>)
 8005006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500a:	bf00      	nop
 800500c:	08005041 	.word	0x08005041
 8005010:	08005079 	.word	0x08005079
 8005014:	08005079 	.word	0x08005079
 8005018:	08005079 	.word	0x08005079
 800501c:	0800504f 	.word	0x0800504f
 8005020:	08005079 	.word	0x08005079
 8005024:	08005079 	.word	0x08005079
 8005028:	08005079 	.word	0x08005079
 800502c:	0800505d 	.word	0x0800505d
 8005030:	08005079 	.word	0x08005079
 8005034:	08005079 	.word	0x08005079
 8005038:	08005079 	.word	0x08005079
 800503c:	0800506b 	.word	0x0800506b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68b9      	ldr	r1, [r7, #8]
 8005046:	4618      	mov	r0, r3
 8005048:	f000 f886 	bl	8005158 <TIM_OC1_SetConfig>
      break;
 800504c:	e015      	b.n	800507a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	4618      	mov	r0, r3
 8005056:	f000 f8e5 	bl	8005224 <TIM_OC2_SetConfig>
      break;
 800505a:	e00e      	b.n	800507a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68b9      	ldr	r1, [r7, #8]
 8005062:	4618      	mov	r0, r3
 8005064:	f000 f948 	bl	80052f8 <TIM_OC3_SetConfig>
      break;
 8005068:	e007      	b.n	800507a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68b9      	ldr	r1, [r7, #8]
 8005070:	4618      	mov	r0, r3
 8005072:	f000 f9ab 	bl	80053cc <TIM_OC4_SetConfig>
      break;
 8005076:	e000      	b.n	800507a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005078:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a29      	ldr	r2, [pc, #164]	; (800514c <TIM_Base_SetConfig+0xb8>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00b      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b2:	d007      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a26      	ldr	r2, [pc, #152]	; (8005150 <TIM_Base_SetConfig+0xbc>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d003      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a25      	ldr	r2, [pc, #148]	; (8005154 <TIM_Base_SetConfig+0xc0>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d108      	bne.n	80050d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a1c      	ldr	r2, [pc, #112]	; (800514c <TIM_Base_SetConfig+0xb8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00b      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050e4:	d007      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a19      	ldr	r2, [pc, #100]	; (8005150 <TIM_Base_SetConfig+0xbc>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d003      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a18      	ldr	r2, [pc, #96]	; (8005154 <TIM_Base_SetConfig+0xc0>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d108      	bne.n	8005108 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a07      	ldr	r2, [pc, #28]	; (800514c <TIM_Base_SetConfig+0xb8>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d103      	bne.n	800513c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	615a      	str	r2, [r3, #20]
}
 8005142:	bf00      	nop
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr
 800514c:	40012c00 	.word	0x40012c00
 8005150:	40000400 	.word	0x40000400
 8005154:	40000800 	.word	0x40000800

08005158 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f023 0201 	bic.w	r2, r3, #1
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f023 0303 	bic.w	r3, r3, #3
 800518e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f023 0302 	bic.w	r3, r3, #2
 80051a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <TIM_OC1_SetConfig+0xc8>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d10c      	bne.n	80051ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f023 0308 	bic.w	r3, r3, #8
 80051ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	f023 0304 	bic.w	r3, r3, #4
 80051cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a13      	ldr	r2, [pc, #76]	; (8005220 <TIM_OC1_SetConfig+0xc8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d111      	bne.n	80051fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	621a      	str	r2, [r3, #32]
}
 8005214:	bf00      	nop
 8005216:	371c      	adds	r7, #28
 8005218:	46bd      	mov	sp, r7
 800521a:	bc80      	pop	{r7}
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40012c00 	.word	0x40012c00

08005224 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	f023 0210 	bic.w	r2, r3, #16
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800525a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	021b      	lsls	r3, r3, #8
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4313      	orrs	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	f023 0320 	bic.w	r3, r3, #32
 800526e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	011b      	lsls	r3, r3, #4
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a1d      	ldr	r2, [pc, #116]	; (80052f4 <TIM_OC2_SetConfig+0xd0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d10d      	bne.n	80052a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800528a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800529e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a14      	ldr	r2, [pc, #80]	; (80052f4 <TIM_OC2_SetConfig+0xd0>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d113      	bne.n	80052d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	621a      	str	r2, [r3, #32]
}
 80052ea:	bf00      	nop
 80052ec:	371c      	adds	r7, #28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr
 80052f4:	40012c00 	.word	0x40012c00

080052f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b087      	sub	sp, #28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0303 	bic.w	r3, r3, #3
 800532e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	021b      	lsls	r3, r3, #8
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a1d      	ldr	r2, [pc, #116]	; (80053c8 <TIM_OC3_SetConfig+0xd0>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d10d      	bne.n	8005372 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800535c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	021b      	lsls	r3, r3, #8
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a14      	ldr	r2, [pc, #80]	; (80053c8 <TIM_OC3_SetConfig+0xd0>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d113      	bne.n	80053a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	4313      	orrs	r3, r2
 8005394:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	011b      	lsls	r3, r3, #4
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	621a      	str	r2, [r3, #32]
}
 80053bc:	bf00      	nop
 80053be:	371c      	adds	r7, #28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bc80      	pop	{r7}
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40012c00 	.word	0x40012c00

080053cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	021b      	lsls	r3, r3, #8
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	4313      	orrs	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005416:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	031b      	lsls	r3, r3, #12
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a0f      	ldr	r2, [pc, #60]	; (8005464 <TIM_OC4_SetConfig+0x98>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d109      	bne.n	8005440 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005432:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	019b      	lsls	r3, r3, #6
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	4313      	orrs	r3, r2
 800543e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	621a      	str	r2, [r3, #32]
}
 800545a:	bf00      	nop
 800545c:	371c      	adds	r7, #28
 800545e:	46bd      	mov	sp, r7
 8005460:	bc80      	pop	{r7}
 8005462:	4770      	bx	lr
 8005464:	40012c00 	.word	0x40012c00

08005468 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 031f 	and.w	r3, r3, #31
 800547a:	2201      	movs	r2, #1
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a1a      	ldr	r2, [r3, #32]
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	43db      	mvns	r3, r3
 800548a:	401a      	ands	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1a      	ldr	r2, [r3, #32]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	fa01 f303 	lsl.w	r3, r1, r3
 80054a0:	431a      	orrs	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	621a      	str	r2, [r3, #32]
}
 80054a6:	bf00      	nop
 80054a8:	371c      	adds	r7, #28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bc80      	pop	{r7}
 80054ae:	4770      	bx	lr

080054b0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2204      	movs	r2, #4
 80054c0:	6839      	ldr	r1, [r7, #0]
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 f85f 	bl	8005586 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2b06      	cmp	r3, #6
 80054e8:	d007      	beq.n	80054fa <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2200      	movs	r2, #0
 8005514:	6839      	ldr	r1, [r7, #0]
 8005516:	4618      	mov	r0, r3
 8005518:	f000 f835 	bl	8005586 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6a1a      	ldr	r2, [r3, #32]
 8005522:	f241 1311 	movw	r3, #4369	; 0x1111
 8005526:	4013      	ands	r3, r2
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10f      	bne.n	800554c <HAL_TIMEx_PWMN_Stop+0x48>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6a1a      	ldr	r2, [r3, #32]
 8005532:	f240 4344 	movw	r3, #1092	; 0x444
 8005536:	4013      	ands	r3, r2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d107      	bne.n	800554c <HAL_TIMEx_PWMN_Stop+0x48>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800554a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6a1a      	ldr	r2, [r3, #32]
 8005552:	f241 1311 	movw	r3, #4369	; 0x1111
 8005556:	4013      	ands	r3, r2
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10f      	bne.n	800557c <HAL_TIMEx_PWMN_Stop+0x78>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6a1a      	ldr	r2, [r3, #32]
 8005562:	f240 4344 	movw	r3, #1092	; 0x444
 8005566:	4013      	ands	r3, r2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d107      	bne.n	800557c <HAL_TIMEx_PWMN_Stop+0x78>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0201 	bic.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005586:	b480      	push	{r7}
 8005588:	b087      	sub	sp, #28
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	f003 031f 	and.w	r3, r3, #31
 8005598:	2204      	movs	r2, #4
 800559a:	fa02 f303 	lsl.w	r3, r2, r3
 800559e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	43db      	mvns	r3, r3
 80055a8:	401a      	ands	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6a1a      	ldr	r2, [r3, #32]
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f003 031f 	and.w	r3, r3, #31
 80055b8:	6879      	ldr	r1, [r7, #4]
 80055ba:	fa01 f303 	lsl.w	r3, r1, r3
 80055be:	431a      	orrs	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	621a      	str	r2, [r3, #32]
}
 80055c4:	bf00      	nop
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bc80      	pop	{r7}
 80055cc:	4770      	bx	lr

080055ce <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b082      	sub	sp, #8
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e03f      	b.n	8005660 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d106      	bne.n	80055fa <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7fe f881 	bl	80036fc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2224      	movs	r2, #36	; 0x24
 80055fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005610:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fae2 	bl	8005bdc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	691a      	ldr	r2, [r3, #16]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005626:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	695a      	ldr	r2, [r3, #20]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005636:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005646:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2220      	movs	r2, #32
 8005652:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2220      	movs	r2, #32
 800565a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800565e:	2300      	movs	r3, #0
}
 8005660:	4618      	mov	r0, r3
 8005662:	3708      	adds	r7, #8
 8005664:	46bd      	mov	sp, r7
 8005666:	bd80      	pop	{r7, pc}

08005668 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	4613      	mov	r3, r2
 8005674:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b20      	cmp	r3, #32
 8005680:	d130      	bne.n	80056e4 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d002      	beq.n	800568e <HAL_UART_Transmit_IT+0x26>
 8005688:	88fb      	ldrh	r3, [r7, #6]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e029      	b.n	80056e6 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005698:	2b01      	cmp	r3, #1
 800569a:	d101      	bne.n	80056a0 <HAL_UART_Transmit_IT+0x38>
 800569c:	2302      	movs	r3, #2
 800569e:	e022      	b.n	80056e6 <HAL_UART_Transmit_IT+0x7e>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	88fa      	ldrh	r2, [r7, #6]
 80056b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	88fa      	ldrh	r2, [r7, #6]
 80056b8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2200      	movs	r2, #0
 80056be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2221      	movs	r2, #33	; 0x21
 80056c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80056de:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80056e0:	2300      	movs	r3, #0
 80056e2:	e000      	b.n	80056e6 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80056e4:	2302      	movs	r3, #2
  }
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr

080056f0 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b20      	cmp	r3, #32
 8005708:	d140      	bne.n	800578c <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <HAL_UART_Receive_IT+0x26>
 8005710:	88fb      	ldrh	r3, [r7, #6]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d101      	bne.n	800571a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e039      	b.n	800578e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_UART_Receive_IT+0x38>
 8005724:	2302      	movs	r3, #2
 8005726:	e032      	b.n	800578e <HAL_UART_Receive_IT+0x9e>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	68ba      	ldr	r2, [r7, #8]
 8005734:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	88fa      	ldrh	r2, [r7, #6]
 800573a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	88fa      	ldrh	r2, [r7, #6]
 8005740:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2222      	movs	r2, #34	; 0x22
 800574c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005766:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	695a      	ldr	r2, [r3, #20]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f042 0201 	orr.w	r2, r2, #1
 8005776:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68da      	ldr	r2, [r3, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f042 0220 	orr.w	r2, r2, #32
 8005786:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	e000      	b.n	800578e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800578c:	2302      	movs	r3, #2
  }
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	bc80      	pop	{r7}
 8005796:	4770      	bx	lr

08005798 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10d      	bne.n	80057ea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	f003 0320 	and.w	r3, r3, #32
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d008      	beq.n	80057ea <HAL_UART_IRQHandler+0x52>
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	f003 0320 	and.w	r3, r3, #32
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f979 	bl	8005ada <UART_Receive_IT>
      return;
 80057e8:	e0cb      	b.n	8005982 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 80ab 	beq.w	8005948 <HAL_UART_IRQHandler+0x1b0>
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d105      	bne.n	8005808 <HAL_UART_IRQHandler+0x70>
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 80a0 	beq.w	8005948 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00a      	beq.n	8005828 <HAL_UART_IRQHandler+0x90>
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005820:	f043 0201 	orr.w	r2, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	f003 0304 	and.w	r3, r3, #4
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00a      	beq.n	8005848 <HAL_UART_IRQHandler+0xb0>
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b00      	cmp	r3, #0
 800583a:	d005      	beq.n	8005848 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005840:	f043 0202 	orr.w	r2, r3, #2
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0302 	and.w	r3, r3, #2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_UART_IRQHandler+0xd0>
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005860:	f043 0204 	orr.w	r2, r3, #4
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00a      	beq.n	8005888 <HAL_UART_IRQHandler+0xf0>
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f003 0301 	and.w	r3, r3, #1
 8005878:	2b00      	cmp	r3, #0
 800587a:	d005      	beq.n	8005888 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005880:	f043 0208 	orr.w	r2, r3, #8
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d077      	beq.n	8005980 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d007      	beq.n	80058aa <HAL_UART_IRQHandler+0x112>
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f918 	bl	8005ada <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	695b      	ldr	r3, [r3, #20]
 80058b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	bf14      	ite	ne
 80058b8:	2301      	movne	r3, #1
 80058ba:	2300      	moveq	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c4:	f003 0308 	and.w	r3, r3, #8
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d102      	bne.n	80058d2 <HAL_UART_IRQHandler+0x13a>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d031      	beq.n	8005936 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f863 	bl	800599e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d023      	beq.n	800592e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695a      	ldr	r2, [r3, #20]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058f4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d013      	beq.n	8005926 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005902:	4a21      	ldr	r2, [pc, #132]	; (8005988 <HAL_UART_IRQHandler+0x1f0>)
 8005904:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800590a:	4618      	mov	r0, r3
 800590c:	f7fe fc2c 	bl	8004168 <HAL_DMA_Abort_IT>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d016      	beq.n	8005944 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005920:	4610      	mov	r0, r2
 8005922:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005924:	e00e      	b.n	8005944 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7fd ffc0 	bl	80038ac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800592c:	e00a      	b.n	8005944 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7fd ffbc 	bl	80038ac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005934:	e006      	b.n	8005944 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7fd ffb8 	bl	80038ac <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005942:	e01d      	b.n	8005980 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005944:	bf00      	nop
    return;
 8005946:	e01b      	b.n	8005980 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800594e:	2b00      	cmp	r3, #0
 8005950:	d008      	beq.n	8005964 <HAL_UART_IRQHandler+0x1cc>
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005958:	2b00      	cmp	r3, #0
 800595a:	d003      	beq.n	8005964 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f84f 	bl	8005a00 <UART_Transmit_IT>
    return;
 8005962:	e00e      	b.n	8005982 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d009      	beq.n	8005982 <HAL_UART_IRQHandler+0x1ea>
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005974:	2b00      	cmp	r3, #0
 8005976:	d004      	beq.n	8005982 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 f896 	bl	8005aaa <UART_EndTransmit_IT>
    return;
 800597e:	e000      	b.n	8005982 <HAL_UART_IRQHandler+0x1ea>
    return;
 8005980:	bf00      	nop
  }
}
 8005982:	3720      	adds	r7, #32
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	080059d9 	.word	0x080059d9

0800598c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68da      	ldr	r2, [r3, #12]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059b4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	695a      	ldr	r2, [r3, #20]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0201 	bic.w	r2, r2, #1
 80059c4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bc80      	pop	{r7}
 80059d6:	4770      	bx	lr

080059d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f7fd ff5a 	bl	80038ac <HAL_UART_ErrorCallback>
}
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b21      	cmp	r3, #33	; 0x21
 8005a12:	d144      	bne.n	8005a9e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a1c:	d11a      	bne.n	8005a54 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	461a      	mov	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a32:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d105      	bne.n	8005a48 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	1c9a      	adds	r2, r3, #2
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	621a      	str	r2, [r3, #32]
 8005a46:	e00e      	b.n	8005a66 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	621a      	str	r2, [r3, #32]
 8005a52:	e008      	b.n	8005a66 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a1b      	ldr	r3, [r3, #32]
 8005a58:	1c59      	adds	r1, r3, #1
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6211      	str	r1, [r2, #32]
 8005a5e:	781a      	ldrb	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	4619      	mov	r1, r3
 8005a74:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d10f      	bne.n	8005a9a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68da      	ldr	r2, [r3, #12]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68da      	ldr	r2, [r3, #12]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	e000      	b.n	8005aa0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005a9e:	2302      	movs	r3, #2
  }
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bc80      	pop	{r7}
 8005aa8:	4770      	bx	lr

08005aaa <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b082      	sub	sp, #8
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68da      	ldr	r2, [r3, #12]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7ff ff5e 	bl	800598c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b084      	sub	sp, #16
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b22      	cmp	r3, #34	; 0x22
 8005aec:	d171      	bne.n	8005bd2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005af6:	d123      	bne.n	8005b40 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10e      	bne.n	8005b24 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1c:	1c9a      	adds	r2, r3, #2
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	629a      	str	r2, [r3, #40]	; 0x28
 8005b22:	e029      	b.n	8005b78 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	629a      	str	r2, [r3, #40]	; 0x28
 8005b3e:	e01b      	b.n	8005b78 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d10a      	bne.n	8005b5e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6858      	ldr	r0, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b52:	1c59      	adds	r1, r3, #1
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6291      	str	r1, [r2, #40]	; 0x28
 8005b58:	b2c2      	uxtb	r2, r0
 8005b5a:	701a      	strb	r2, [r3, #0]
 8005b5c:	e00c      	b.n	8005b78 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6a:	1c58      	adds	r0, r3, #1
 8005b6c:	6879      	ldr	r1, [r7, #4]
 8005b6e:	6288      	str	r0, [r1, #40]	; 0x28
 8005b70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	4619      	mov	r1, r3
 8005b86:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d120      	bne.n	8005bce <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0220 	bic.w	r2, r2, #32
 8005b9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68da      	ldr	r2, [r3, #12]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005baa:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	695a      	ldr	r2, [r3, #20]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0201 	bic.w	r2, r2, #1
 8005bba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7fd fd39 	bl	800363c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	e002      	b.n	8005bd4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	e000      	b.n	8005bd4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005bd2:	2302      	movs	r3, #2
  }
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3710      	adds	r7, #16
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bdc:	b5b0      	push	{r4, r5, r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	431a      	orrs	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005c1e:	f023 030c 	bic.w	r3, r3, #12
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	68f9      	ldr	r1, [r7, #12]
 8005c28:	430b      	orrs	r3, r1
 8005c2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699a      	ldr	r2, [r3, #24]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a6f      	ldr	r2, [pc, #444]	; (8005e04 <UART_SetConfig+0x228>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d16b      	bne.n	8005d24 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005c4c:	f7ff f886 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8005c50:	4602      	mov	r2, r0
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	009a      	lsls	r2, r3, #2
 8005c5a:	441a      	add	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	4a68      	ldr	r2, [pc, #416]	; (8005e08 <UART_SetConfig+0x22c>)
 8005c68:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	011c      	lsls	r4, r3, #4
 8005c70:	f7ff f874 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8005c74:	4602      	mov	r2, r0
 8005c76:	4613      	mov	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009a      	lsls	r2, r3, #2
 8005c7e:	441a      	add	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	fbb2 f5f3 	udiv	r5, r2, r3
 8005c8a:	f7ff f867 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	4613      	mov	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	4413      	add	r3, r2
 8005c96:	009a      	lsls	r2, r3, #2
 8005c98:	441a      	add	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ca4:	4a58      	ldr	r2, [pc, #352]	; (8005e08 <UART_SetConfig+0x22c>)
 8005ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8005caa:	095b      	lsrs	r3, r3, #5
 8005cac:	2264      	movs	r2, #100	; 0x64
 8005cae:	fb02 f303 	mul.w	r3, r2, r3
 8005cb2:	1aeb      	subs	r3, r5, r3
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	3332      	adds	r3, #50	; 0x32
 8005cb8:	4a53      	ldr	r2, [pc, #332]	; (8005e08 <UART_SetConfig+0x22c>)
 8005cba:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbe:	095b      	lsrs	r3, r3, #5
 8005cc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cc4:	441c      	add	r4, r3
 8005cc6:	f7ff f849 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	009a      	lsls	r2, r3, #2
 8005cd4:	441a      	add	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	fbb2 f5f3 	udiv	r5, r2, r3
 8005ce0:	f7ff f83c 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	009a      	lsls	r2, r3, #2
 8005cee:	441a      	add	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfa:	4a43      	ldr	r2, [pc, #268]	; (8005e08 <UART_SetConfig+0x22c>)
 8005cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005d00:	095b      	lsrs	r3, r3, #5
 8005d02:	2264      	movs	r2, #100	; 0x64
 8005d04:	fb02 f303 	mul.w	r3, r2, r3
 8005d08:	1aeb      	subs	r3, r5, r3
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	3332      	adds	r3, #50	; 0x32
 8005d0e:	4a3e      	ldr	r2, [pc, #248]	; (8005e08 <UART_SetConfig+0x22c>)
 8005d10:	fba2 2303 	umull	r2, r3, r2, r3
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	f003 020f 	and.w	r2, r3, #15
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4422      	add	r2, r4
 8005d20:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005d22:	e06a      	b.n	8005dfa <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005d24:	f7ff f806 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	009a      	lsls	r2, r3, #2
 8005d32:	441a      	add	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3e:	4a32      	ldr	r2, [pc, #200]	; (8005e08 <UART_SetConfig+0x22c>)
 8005d40:	fba2 2303 	umull	r2, r3, r2, r3
 8005d44:	095b      	lsrs	r3, r3, #5
 8005d46:	011c      	lsls	r4, r3, #4
 8005d48:	f7fe fff4 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	4613      	mov	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	009a      	lsls	r2, r3, #2
 8005d56:	441a      	add	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005d62:	f7fe ffe7 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8005d66:	4602      	mov	r2, r0
 8005d68:	4613      	mov	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009a      	lsls	r2, r3, #2
 8005d70:	441a      	add	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7c:	4a22      	ldr	r2, [pc, #136]	; (8005e08 <UART_SetConfig+0x22c>)
 8005d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d82:	095b      	lsrs	r3, r3, #5
 8005d84:	2264      	movs	r2, #100	; 0x64
 8005d86:	fb02 f303 	mul.w	r3, r2, r3
 8005d8a:	1aeb      	subs	r3, r5, r3
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	3332      	adds	r3, #50	; 0x32
 8005d90:	4a1d      	ldr	r2, [pc, #116]	; (8005e08 <UART_SetConfig+0x22c>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d9c:	441c      	add	r4, r3
 8005d9e:	f7fe ffc9 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8005da2:	4602      	mov	r2, r0
 8005da4:	4613      	mov	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	009a      	lsls	r2, r3, #2
 8005dac:	441a      	add	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	fbb2 f5f3 	udiv	r5, r2, r3
 8005db8:	f7fe ffbc 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	4413      	add	r3, r2
 8005dc4:	009a      	lsls	r2, r3, #2
 8005dc6:	441a      	add	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd2:	4a0d      	ldr	r2, [pc, #52]	; (8005e08 <UART_SetConfig+0x22c>)
 8005dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd8:	095b      	lsrs	r3, r3, #5
 8005dda:	2264      	movs	r2, #100	; 0x64
 8005ddc:	fb02 f303 	mul.w	r3, r2, r3
 8005de0:	1aeb      	subs	r3, r5, r3
 8005de2:	011b      	lsls	r3, r3, #4
 8005de4:	3332      	adds	r3, #50	; 0x32
 8005de6:	4a08      	ldr	r2, [pc, #32]	; (8005e08 <UART_SetConfig+0x22c>)
 8005de8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	f003 020f 	and.w	r2, r3, #15
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4422      	add	r2, r4
 8005df8:	609a      	str	r2, [r3, #8]
}
 8005dfa:	bf00      	nop
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bdb0      	pop	{r4, r5, r7, pc}
 8005e02:	bf00      	nop
 8005e04:	40013800 	.word	0x40013800
 8005e08:	51eb851f 	.word	0x51eb851f

08005e0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005e0c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005e0e:	e003      	b.n	8005e18 <LoopCopyDataInit>

08005e10 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005e10:	4b12      	ldr	r3, [pc, #72]	; (8005e5c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8005e12:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005e14:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005e16:	3104      	adds	r1, #4

08005e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005e18:	4811      	ldr	r0, [pc, #68]	; (8005e60 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005e1a:	4b12      	ldr	r3, [pc, #72]	; (8005e64 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005e1c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005e1e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005e20:	d3f6      	bcc.n	8005e10 <CopyDataInit>
  ldr r2, =_sbss
 8005e22:	4a11      	ldr	r2, [pc, #68]	; (8005e68 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005e24:	e002      	b.n	8005e2c <LoopFillZerobss>

08005e26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005e26:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005e28:	f842 3b04 	str.w	r3, [r2], #4

08005e2c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005e2c:	4b0f      	ldr	r3, [pc, #60]	; (8005e6c <LoopPaintStack+0x30>)
  cmp r2, r3
 8005e2e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005e30:	d3f9      	bcc.n	8005e26 <FillZerobss>

  ldr r3, =0x55555555
 8005e32:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005e36:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005e3a:	4a0c      	ldr	r2, [pc, #48]	; (8005e6c <LoopPaintStack+0x30>)

08005e3c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005e3c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8005e40:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8005e42:	d1fb      	bne.n	8005e3c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e44:	f7fd fedc 	bl	8003c00 <SystemInit>
    bl  SystemCoreClockUpdate
 8005e48:	f7fd ff0e 	bl	8003c68 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005e4c:	f7fc fa48 	bl	80022e0 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8005e50:	f000 fd06 	bl	8006860 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005e54:	f7fb f86c 	bl	8000f30 <main>
  b Infinite_Loop
 8005e58:	f000 b80a 	b.w	8005e70 <Default_Handler>
  ldr r3, =_sidata
 8005e5c:	0800cc40 	.word	0x0800cc40
  ldr r0, =_sdata
 8005e60:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005e64:	200006e4 	.word	0x200006e4
  ldr r2, =_sbss
 8005e68:	200006e4 	.word	0x200006e4
  ldr r3, = _ebss
 8005e6c:	200010b8 	.word	0x200010b8

08005e70 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005e70:	e7fe      	b.n	8005e70 <Default_Handler>
	...

08005e74 <malloc>:
 8005e74:	4b02      	ldr	r3, [pc, #8]	; (8005e80 <malloc+0xc>)
 8005e76:	4601      	mov	r1, r0
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	f000 b803 	b.w	8005e84 <_malloc_r>
 8005e7e:	bf00      	nop
 8005e80:	20000570 	.word	0x20000570

08005e84 <_malloc_r>:
 8005e84:	f101 030b 	add.w	r3, r1, #11
 8005e88:	2b16      	cmp	r3, #22
 8005e8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e8e:	4605      	mov	r5, r0
 8005e90:	d906      	bls.n	8005ea0 <_malloc_r+0x1c>
 8005e92:	f033 0707 	bics.w	r7, r3, #7
 8005e96:	d504      	bpl.n	8005ea2 <_malloc_r+0x1e>
 8005e98:	230c      	movs	r3, #12
 8005e9a:	602b      	str	r3, [r5, #0]
 8005e9c:	2400      	movs	r4, #0
 8005e9e:	e1a1      	b.n	80061e4 <_malloc_r+0x360>
 8005ea0:	2710      	movs	r7, #16
 8005ea2:	42b9      	cmp	r1, r7
 8005ea4:	d8f8      	bhi.n	8005e98 <_malloc_r+0x14>
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	f000 fa26 	bl	80062f8 <__malloc_lock>
 8005eac:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005eb0:	4eae      	ldr	r6, [pc, #696]	; (800616c <_malloc_r+0x2e8>)
 8005eb2:	d237      	bcs.n	8005f24 <_malloc_r+0xa0>
 8005eb4:	f107 0208 	add.w	r2, r7, #8
 8005eb8:	4432      	add	r2, r6
 8005eba:	6854      	ldr	r4, [r2, #4]
 8005ebc:	f1a2 0108 	sub.w	r1, r2, #8
 8005ec0:	428c      	cmp	r4, r1
 8005ec2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005ec6:	d102      	bne.n	8005ece <_malloc_r+0x4a>
 8005ec8:	68d4      	ldr	r4, [r2, #12]
 8005eca:	42a2      	cmp	r2, r4
 8005ecc:	d010      	beq.n	8005ef0 <_malloc_r+0x6c>
 8005ece:	6863      	ldr	r3, [r4, #4]
 8005ed0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005ed4:	f023 0303 	bic.w	r3, r3, #3
 8005ed8:	60ca      	str	r2, [r1, #12]
 8005eda:	4423      	add	r3, r4
 8005edc:	6091      	str	r1, [r2, #8]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	605a      	str	r2, [r3, #4]
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f000 fa0c 	bl	8006304 <__malloc_unlock>
 8005eec:	3408      	adds	r4, #8
 8005eee:	e179      	b.n	80061e4 <_malloc_r+0x360>
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	6934      	ldr	r4, [r6, #16]
 8005ef4:	499e      	ldr	r1, [pc, #632]	; (8006170 <_malloc_r+0x2ec>)
 8005ef6:	428c      	cmp	r4, r1
 8005ef8:	d077      	beq.n	8005fea <_malloc_r+0x166>
 8005efa:	6862      	ldr	r2, [r4, #4]
 8005efc:	f022 0c03 	bic.w	ip, r2, #3
 8005f00:	ebac 0007 	sub.w	r0, ip, r7
 8005f04:	280f      	cmp	r0, #15
 8005f06:	dd48      	ble.n	8005f9a <_malloc_r+0x116>
 8005f08:	19e2      	adds	r2, r4, r7
 8005f0a:	f040 0301 	orr.w	r3, r0, #1
 8005f0e:	f047 0701 	orr.w	r7, r7, #1
 8005f12:	6067      	str	r7, [r4, #4]
 8005f14:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005f18:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005f1c:	6053      	str	r3, [r2, #4]
 8005f1e:	f844 000c 	str.w	r0, [r4, ip]
 8005f22:	e7e0      	b.n	8005ee6 <_malloc_r+0x62>
 8005f24:	0a7b      	lsrs	r3, r7, #9
 8005f26:	d02a      	beq.n	8005f7e <_malloc_r+0xfa>
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	d812      	bhi.n	8005f52 <_malloc_r+0xce>
 8005f2c:	09bb      	lsrs	r3, r7, #6
 8005f2e:	3338      	adds	r3, #56	; 0x38
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005f36:	6854      	ldr	r4, [r2, #4]
 8005f38:	f1a2 0c08 	sub.w	ip, r2, #8
 8005f3c:	4564      	cmp	r4, ip
 8005f3e:	d006      	beq.n	8005f4e <_malloc_r+0xca>
 8005f40:	6862      	ldr	r2, [r4, #4]
 8005f42:	f022 0203 	bic.w	r2, r2, #3
 8005f46:	1bd0      	subs	r0, r2, r7
 8005f48:	280f      	cmp	r0, #15
 8005f4a:	dd1c      	ble.n	8005f86 <_malloc_r+0x102>
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	3301      	adds	r3, #1
 8005f50:	e7cf      	b.n	8005ef2 <_malloc_r+0x6e>
 8005f52:	2b14      	cmp	r3, #20
 8005f54:	d801      	bhi.n	8005f5a <_malloc_r+0xd6>
 8005f56:	335b      	adds	r3, #91	; 0x5b
 8005f58:	e7ea      	b.n	8005f30 <_malloc_r+0xac>
 8005f5a:	2b54      	cmp	r3, #84	; 0x54
 8005f5c:	d802      	bhi.n	8005f64 <_malloc_r+0xe0>
 8005f5e:	0b3b      	lsrs	r3, r7, #12
 8005f60:	336e      	adds	r3, #110	; 0x6e
 8005f62:	e7e5      	b.n	8005f30 <_malloc_r+0xac>
 8005f64:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005f68:	d802      	bhi.n	8005f70 <_malloc_r+0xec>
 8005f6a:	0bfb      	lsrs	r3, r7, #15
 8005f6c:	3377      	adds	r3, #119	; 0x77
 8005f6e:	e7df      	b.n	8005f30 <_malloc_r+0xac>
 8005f70:	f240 5254 	movw	r2, #1364	; 0x554
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d804      	bhi.n	8005f82 <_malloc_r+0xfe>
 8005f78:	0cbb      	lsrs	r3, r7, #18
 8005f7a:	337c      	adds	r3, #124	; 0x7c
 8005f7c:	e7d8      	b.n	8005f30 <_malloc_r+0xac>
 8005f7e:	233f      	movs	r3, #63	; 0x3f
 8005f80:	e7d6      	b.n	8005f30 <_malloc_r+0xac>
 8005f82:	237e      	movs	r3, #126	; 0x7e
 8005f84:	e7d4      	b.n	8005f30 <_malloc_r+0xac>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	68e1      	ldr	r1, [r4, #12]
 8005f8a:	db04      	blt.n	8005f96 <_malloc_r+0x112>
 8005f8c:	68a3      	ldr	r3, [r4, #8]
 8005f8e:	60d9      	str	r1, [r3, #12]
 8005f90:	608b      	str	r3, [r1, #8]
 8005f92:	18a3      	adds	r3, r4, r2
 8005f94:	e7a3      	b.n	8005ede <_malloc_r+0x5a>
 8005f96:	460c      	mov	r4, r1
 8005f98:	e7d0      	b.n	8005f3c <_malloc_r+0xb8>
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005fa0:	db07      	blt.n	8005fb2 <_malloc_r+0x12e>
 8005fa2:	44a4      	add	ip, r4
 8005fa4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005fa8:	f043 0301 	orr.w	r3, r3, #1
 8005fac:	f8cc 3004 	str.w	r3, [ip, #4]
 8005fb0:	e799      	b.n	8005ee6 <_malloc_r+0x62>
 8005fb2:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005fb6:	6870      	ldr	r0, [r6, #4]
 8005fb8:	f080 8093 	bcs.w	80060e2 <_malloc_r+0x25e>
 8005fbc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005fc0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005fc4:	f04f 0c01 	mov.w	ip, #1
 8005fc8:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005fcc:	ea4c 0000 	orr.w	r0, ip, r0
 8005fd0:	3201      	adds	r2, #1
 8005fd2:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005fd6:	6070      	str	r0, [r6, #4]
 8005fd8:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005fdc:	3808      	subs	r0, #8
 8005fde:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005fe2:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005fe6:	f8cc 400c 	str.w	r4, [ip, #12]
 8005fea:	2201      	movs	r2, #1
 8005fec:	1098      	asrs	r0, r3, #2
 8005fee:	4082      	lsls	r2, r0
 8005ff0:	6870      	ldr	r0, [r6, #4]
 8005ff2:	4290      	cmp	r0, r2
 8005ff4:	d326      	bcc.n	8006044 <_malloc_r+0x1c0>
 8005ff6:	4210      	tst	r0, r2
 8005ff8:	d106      	bne.n	8006008 <_malloc_r+0x184>
 8005ffa:	f023 0303 	bic.w	r3, r3, #3
 8005ffe:	0052      	lsls	r2, r2, #1
 8006000:	4210      	tst	r0, r2
 8006002:	f103 0304 	add.w	r3, r3, #4
 8006006:	d0fa      	beq.n	8005ffe <_malloc_r+0x17a>
 8006008:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800600c:	46c1      	mov	r9, r8
 800600e:	469e      	mov	lr, r3
 8006010:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006014:	454c      	cmp	r4, r9
 8006016:	f040 80b7 	bne.w	8006188 <_malloc_r+0x304>
 800601a:	f10e 0e01 	add.w	lr, lr, #1
 800601e:	f01e 0f03 	tst.w	lr, #3
 8006022:	f109 0908 	add.w	r9, r9, #8
 8006026:	d1f3      	bne.n	8006010 <_malloc_r+0x18c>
 8006028:	0798      	lsls	r0, r3, #30
 800602a:	f040 80e1 	bne.w	80061f0 <_malloc_r+0x36c>
 800602e:	6873      	ldr	r3, [r6, #4]
 8006030:	ea23 0302 	bic.w	r3, r3, r2
 8006034:	6073      	str	r3, [r6, #4]
 8006036:	6870      	ldr	r0, [r6, #4]
 8006038:	0052      	lsls	r2, r2, #1
 800603a:	4290      	cmp	r0, r2
 800603c:	d302      	bcc.n	8006044 <_malloc_r+0x1c0>
 800603e:	2a00      	cmp	r2, #0
 8006040:	f040 80e2 	bne.w	8006208 <_malloc_r+0x384>
 8006044:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8006048:	f8da 3004 	ldr.w	r3, [sl, #4]
 800604c:	f023 0903 	bic.w	r9, r3, #3
 8006050:	45b9      	cmp	r9, r7
 8006052:	d304      	bcc.n	800605e <_malloc_r+0x1da>
 8006054:	eba9 0207 	sub.w	r2, r9, r7
 8006058:	2a0f      	cmp	r2, #15
 800605a:	f300 8140 	bgt.w	80062de <_malloc_r+0x45a>
 800605e:	4b45      	ldr	r3, [pc, #276]	; (8006174 <_malloc_r+0x2f0>)
 8006060:	2008      	movs	r0, #8
 8006062:	6819      	ldr	r1, [r3, #0]
 8006064:	eb0a 0b09 	add.w	fp, sl, r9
 8006068:	3110      	adds	r1, #16
 800606a:	4439      	add	r1, r7
 800606c:	9101      	str	r1, [sp, #4]
 800606e:	f000 fc1f 	bl	80068b0 <sysconf>
 8006072:	4a41      	ldr	r2, [pc, #260]	; (8006178 <_malloc_r+0x2f4>)
 8006074:	9901      	ldr	r1, [sp, #4]
 8006076:	6813      	ldr	r3, [r2, #0]
 8006078:	4680      	mov	r8, r0
 800607a:	3301      	adds	r3, #1
 800607c:	bf1f      	itttt	ne
 800607e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8006082:	1809      	addne	r1, r1, r0
 8006084:	4243      	negne	r3, r0
 8006086:	4019      	andne	r1, r3
 8006088:	4628      	mov	r0, r5
 800608a:	9101      	str	r1, [sp, #4]
 800608c:	f7fc f9c4 	bl	8002418 <_sbrk_r>
 8006090:	1c42      	adds	r2, r0, #1
 8006092:	4604      	mov	r4, r0
 8006094:	f000 80f6 	beq.w	8006284 <_malloc_r+0x400>
 8006098:	4583      	cmp	fp, r0
 800609a:	9901      	ldr	r1, [sp, #4]
 800609c:	4a36      	ldr	r2, [pc, #216]	; (8006178 <_malloc_r+0x2f4>)
 800609e:	d902      	bls.n	80060a6 <_malloc_r+0x222>
 80060a0:	45b2      	cmp	sl, r6
 80060a2:	f040 80ef 	bne.w	8006284 <_malloc_r+0x400>
 80060a6:	4b35      	ldr	r3, [pc, #212]	; (800617c <_malloc_r+0x2f8>)
 80060a8:	45a3      	cmp	fp, r4
 80060aa:	6818      	ldr	r0, [r3, #0]
 80060ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80060b0:	4408      	add	r0, r1
 80060b2:	6018      	str	r0, [r3, #0]
 80060b4:	f040 80aa 	bne.w	800620c <_malloc_r+0x388>
 80060b8:	ea1b 0f0c 	tst.w	fp, ip
 80060bc:	f040 80a6 	bne.w	800620c <_malloc_r+0x388>
 80060c0:	68b2      	ldr	r2, [r6, #8]
 80060c2:	4449      	add	r1, r9
 80060c4:	f041 0101 	orr.w	r1, r1, #1
 80060c8:	6051      	str	r1, [r2, #4]
 80060ca:	4a2d      	ldr	r2, [pc, #180]	; (8006180 <_malloc_r+0x2fc>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6811      	ldr	r1, [r2, #0]
 80060d0:	428b      	cmp	r3, r1
 80060d2:	bf88      	it	hi
 80060d4:	6013      	strhi	r3, [r2, #0]
 80060d6:	4a2b      	ldr	r2, [pc, #172]	; (8006184 <_malloc_r+0x300>)
 80060d8:	6811      	ldr	r1, [r2, #0]
 80060da:	428b      	cmp	r3, r1
 80060dc:	bf88      	it	hi
 80060de:	6013      	strhi	r3, [r2, #0]
 80060e0:	e0d0      	b.n	8006284 <_malloc_r+0x400>
 80060e2:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 80060e6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80060ea:	d218      	bcs.n	800611e <_malloc_r+0x29a>
 80060ec:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80060f0:	3238      	adds	r2, #56	; 0x38
 80060f2:	f102 0e01 	add.w	lr, r2, #1
 80060f6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80060fa:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80060fe:	45f0      	cmp	r8, lr
 8006100:	d12b      	bne.n	800615a <_malloc_r+0x2d6>
 8006102:	f04f 0c01 	mov.w	ip, #1
 8006106:	1092      	asrs	r2, r2, #2
 8006108:	fa0c f202 	lsl.w	r2, ip, r2
 800610c:	4302      	orrs	r2, r0
 800610e:	6072      	str	r2, [r6, #4]
 8006110:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006114:	f8c8 4008 	str.w	r4, [r8, #8]
 8006118:	f8ce 400c 	str.w	r4, [lr, #12]
 800611c:	e765      	b.n	8005fea <_malloc_r+0x166>
 800611e:	2a14      	cmp	r2, #20
 8006120:	d801      	bhi.n	8006126 <_malloc_r+0x2a2>
 8006122:	325b      	adds	r2, #91	; 0x5b
 8006124:	e7e5      	b.n	80060f2 <_malloc_r+0x26e>
 8006126:	2a54      	cmp	r2, #84	; 0x54
 8006128:	d803      	bhi.n	8006132 <_malloc_r+0x2ae>
 800612a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800612e:	326e      	adds	r2, #110	; 0x6e
 8006130:	e7df      	b.n	80060f2 <_malloc_r+0x26e>
 8006132:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006136:	d803      	bhi.n	8006140 <_malloc_r+0x2bc>
 8006138:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800613c:	3277      	adds	r2, #119	; 0x77
 800613e:	e7d8      	b.n	80060f2 <_malloc_r+0x26e>
 8006140:	f240 5e54 	movw	lr, #1364	; 0x554
 8006144:	4572      	cmp	r2, lr
 8006146:	bf96      	itet	ls
 8006148:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800614c:	227e      	movhi	r2, #126	; 0x7e
 800614e:	327c      	addls	r2, #124	; 0x7c
 8006150:	e7cf      	b.n	80060f2 <_malloc_r+0x26e>
 8006152:	f8de e008 	ldr.w	lr, [lr, #8]
 8006156:	45f0      	cmp	r8, lr
 8006158:	d005      	beq.n	8006166 <_malloc_r+0x2e2>
 800615a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800615e:	f022 0203 	bic.w	r2, r2, #3
 8006162:	4562      	cmp	r2, ip
 8006164:	d8f5      	bhi.n	8006152 <_malloc_r+0x2ce>
 8006166:	f8de 800c 	ldr.w	r8, [lr, #12]
 800616a:	e7d1      	b.n	8006110 <_malloc_r+0x28c>
 800616c:	20000030 	.word	0x20000030
 8006170:	20000038 	.word	0x20000038
 8006174:	20000d3c 	.word	0x20000d3c
 8006178:	20000438 	.word	0x20000438
 800617c:	20000d0c 	.word	0x20000d0c
 8006180:	20000d34 	.word	0x20000d34
 8006184:	20000d38 	.word	0x20000d38
 8006188:	6860      	ldr	r0, [r4, #4]
 800618a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800618e:	f020 0003 	bic.w	r0, r0, #3
 8006192:	eba0 0a07 	sub.w	sl, r0, r7
 8006196:	f1ba 0f0f 	cmp.w	sl, #15
 800619a:	dd12      	ble.n	80061c2 <_malloc_r+0x33e>
 800619c:	68a3      	ldr	r3, [r4, #8]
 800619e:	19e2      	adds	r2, r4, r7
 80061a0:	f047 0701 	orr.w	r7, r7, #1
 80061a4:	6067      	str	r7, [r4, #4]
 80061a6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80061aa:	f8cc 3008 	str.w	r3, [ip, #8]
 80061ae:	f04a 0301 	orr.w	r3, sl, #1
 80061b2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80061b6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80061ba:	6053      	str	r3, [r2, #4]
 80061bc:	f844 a000 	str.w	sl, [r4, r0]
 80061c0:	e691      	b.n	8005ee6 <_malloc_r+0x62>
 80061c2:	f1ba 0f00 	cmp.w	sl, #0
 80061c6:	db11      	blt.n	80061ec <_malloc_r+0x368>
 80061c8:	4420      	add	r0, r4
 80061ca:	6843      	ldr	r3, [r0, #4]
 80061cc:	f043 0301 	orr.w	r3, r3, #1
 80061d0:	6043      	str	r3, [r0, #4]
 80061d2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80061d6:	4628      	mov	r0, r5
 80061d8:	f8c3 c00c 	str.w	ip, [r3, #12]
 80061dc:	f8cc 3008 	str.w	r3, [ip, #8]
 80061e0:	f000 f890 	bl	8006304 <__malloc_unlock>
 80061e4:	4620      	mov	r0, r4
 80061e6:	b003      	add	sp, #12
 80061e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ec:	4664      	mov	r4, ip
 80061ee:	e711      	b.n	8006014 <_malloc_r+0x190>
 80061f0:	f858 0908 	ldr.w	r0, [r8], #-8
 80061f4:	3b01      	subs	r3, #1
 80061f6:	4540      	cmp	r0, r8
 80061f8:	f43f af16 	beq.w	8006028 <_malloc_r+0x1a4>
 80061fc:	e71b      	b.n	8006036 <_malloc_r+0x1b2>
 80061fe:	3304      	adds	r3, #4
 8006200:	0052      	lsls	r2, r2, #1
 8006202:	4210      	tst	r0, r2
 8006204:	d0fb      	beq.n	80061fe <_malloc_r+0x37a>
 8006206:	e6ff      	b.n	8006008 <_malloc_r+0x184>
 8006208:	4673      	mov	r3, lr
 800620a:	e7fa      	b.n	8006202 <_malloc_r+0x37e>
 800620c:	f8d2 e000 	ldr.w	lr, [r2]
 8006210:	f1be 3fff 	cmp.w	lr, #4294967295
 8006214:	bf1b      	ittet	ne
 8006216:	eba4 0b0b 	subne.w	fp, r4, fp
 800621a:	eb0b 0200 	addne.w	r2, fp, r0
 800621e:	6014      	streq	r4, [r2, #0]
 8006220:	601a      	strne	r2, [r3, #0]
 8006222:	f014 0b07 	ands.w	fp, r4, #7
 8006226:	bf0e      	itee	eq
 8006228:	4658      	moveq	r0, fp
 800622a:	f1cb 0008 	rsbne	r0, fp, #8
 800622e:	1824      	addne	r4, r4, r0
 8006230:	1862      	adds	r2, r4, r1
 8006232:	ea02 010c 	and.w	r1, r2, ip
 8006236:	4480      	add	r8, r0
 8006238:	eba8 0801 	sub.w	r8, r8, r1
 800623c:	ea08 080c 	and.w	r8, r8, ip
 8006240:	4641      	mov	r1, r8
 8006242:	4628      	mov	r0, r5
 8006244:	9201      	str	r2, [sp, #4]
 8006246:	f7fc f8e7 	bl	8002418 <_sbrk_r>
 800624a:	1c43      	adds	r3, r0, #1
 800624c:	9a01      	ldr	r2, [sp, #4]
 800624e:	4b29      	ldr	r3, [pc, #164]	; (80062f4 <_malloc_r+0x470>)
 8006250:	d107      	bne.n	8006262 <_malloc_r+0x3de>
 8006252:	f1bb 0f00 	cmp.w	fp, #0
 8006256:	d023      	beq.n	80062a0 <_malloc_r+0x41c>
 8006258:	f04f 0800 	mov.w	r8, #0
 800625c:	f1ab 0008 	sub.w	r0, fp, #8
 8006260:	4410      	add	r0, r2
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	1b00      	subs	r0, r0, r4
 8006266:	4440      	add	r0, r8
 8006268:	4442      	add	r2, r8
 800626a:	f040 0001 	orr.w	r0, r0, #1
 800626e:	45b2      	cmp	sl, r6
 8006270:	60b4      	str	r4, [r6, #8]
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	6060      	str	r0, [r4, #4]
 8006276:	f43f af28 	beq.w	80060ca <_malloc_r+0x246>
 800627a:	f1b9 0f0f 	cmp.w	r9, #15
 800627e:	d812      	bhi.n	80062a6 <_malloc_r+0x422>
 8006280:	2301      	movs	r3, #1
 8006282:	6063      	str	r3, [r4, #4]
 8006284:	68b3      	ldr	r3, [r6, #8]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	f023 0303 	bic.w	r3, r3, #3
 800628c:	42bb      	cmp	r3, r7
 800628e:	eba3 0207 	sub.w	r2, r3, r7
 8006292:	d301      	bcc.n	8006298 <_malloc_r+0x414>
 8006294:	2a0f      	cmp	r2, #15
 8006296:	dc22      	bgt.n	80062de <_malloc_r+0x45a>
 8006298:	4628      	mov	r0, r5
 800629a:	f000 f833 	bl	8006304 <__malloc_unlock>
 800629e:	e5fd      	b.n	8005e9c <_malloc_r+0x18>
 80062a0:	4610      	mov	r0, r2
 80062a2:	46d8      	mov	r8, fp
 80062a4:	e7dd      	b.n	8006262 <_malloc_r+0x3de>
 80062a6:	2105      	movs	r1, #5
 80062a8:	f8da 2004 	ldr.w	r2, [sl, #4]
 80062ac:	f1a9 090c 	sub.w	r9, r9, #12
 80062b0:	f029 0907 	bic.w	r9, r9, #7
 80062b4:	f002 0201 	and.w	r2, r2, #1
 80062b8:	ea42 0209 	orr.w	r2, r2, r9
 80062bc:	f8ca 2004 	str.w	r2, [sl, #4]
 80062c0:	f1b9 0f0f 	cmp.w	r9, #15
 80062c4:	eb0a 0209 	add.w	r2, sl, r9
 80062c8:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80062cc:	f67f aefd 	bls.w	80060ca <_malloc_r+0x246>
 80062d0:	4628      	mov	r0, r5
 80062d2:	f10a 0108 	add.w	r1, sl, #8
 80062d6:	f000 fb5b 	bl	8006990 <_free_r>
 80062da:	4b06      	ldr	r3, [pc, #24]	; (80062f4 <_malloc_r+0x470>)
 80062dc:	e6f5      	b.n	80060ca <_malloc_r+0x246>
 80062de:	68b4      	ldr	r4, [r6, #8]
 80062e0:	f047 0301 	orr.w	r3, r7, #1
 80062e4:	f042 0201 	orr.w	r2, r2, #1
 80062e8:	4427      	add	r7, r4
 80062ea:	6063      	str	r3, [r4, #4]
 80062ec:	60b7      	str	r7, [r6, #8]
 80062ee:	607a      	str	r2, [r7, #4]
 80062f0:	e5f9      	b.n	8005ee6 <_malloc_r+0x62>
 80062f2:	bf00      	nop
 80062f4:	20000d0c 	.word	0x20000d0c

080062f8 <__malloc_lock>:
 80062f8:	4801      	ldr	r0, [pc, #4]	; (8006300 <__malloc_lock+0x8>)
 80062fa:	f000 bad7 	b.w	80068ac <__retarget_lock_acquire_recursive>
 80062fe:	bf00      	nop
 8006300:	20000e81 	.word	0x20000e81

08006304 <__malloc_unlock>:
 8006304:	4801      	ldr	r0, [pc, #4]	; (800630c <__malloc_unlock+0x8>)
 8006306:	f000 bad2 	b.w	80068ae <__retarget_lock_release_recursive>
 800630a:	bf00      	nop
 800630c:	20000e81 	.word	0x20000e81

08006310 <std>:
 8006310:	2300      	movs	r3, #0
 8006312:	b510      	push	{r4, lr}
 8006314:	4604      	mov	r4, r0
 8006316:	e9c0 3300 	strd	r3, r3, [r0]
 800631a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800631e:	6083      	str	r3, [r0, #8]
 8006320:	8181      	strh	r1, [r0, #12]
 8006322:	6643      	str	r3, [r0, #100]	; 0x64
 8006324:	81c2      	strh	r2, [r0, #14]
 8006326:	6183      	str	r3, [r0, #24]
 8006328:	4619      	mov	r1, r3
 800632a:	2208      	movs	r2, #8
 800632c:	305c      	adds	r0, #92	; 0x5c
 800632e:	f000 fa43 	bl	80067b8 <memset>
 8006332:	4b0d      	ldr	r3, [pc, #52]	; (8006368 <std+0x58>)
 8006334:	61e4      	str	r4, [r4, #28]
 8006336:	6223      	str	r3, [r4, #32]
 8006338:	4b0c      	ldr	r3, [pc, #48]	; (800636c <std+0x5c>)
 800633a:	6263      	str	r3, [r4, #36]	; 0x24
 800633c:	4b0c      	ldr	r3, [pc, #48]	; (8006370 <std+0x60>)
 800633e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006340:	4b0c      	ldr	r3, [pc, #48]	; (8006374 <std+0x64>)
 8006342:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006344:	4b0c      	ldr	r3, [pc, #48]	; (8006378 <std+0x68>)
 8006346:	429c      	cmp	r4, r3
 8006348:	d006      	beq.n	8006358 <std+0x48>
 800634a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800634e:	4294      	cmp	r4, r2
 8006350:	d002      	beq.n	8006358 <std+0x48>
 8006352:	33d0      	adds	r3, #208	; 0xd0
 8006354:	429c      	cmp	r4, r3
 8006356:	d105      	bne.n	8006364 <std+0x54>
 8006358:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800635c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006360:	f000 baa2 	b.w	80068a8 <__retarget_lock_init_recursive>
 8006364:	bd10      	pop	{r4, pc}
 8006366:	bf00      	nop
 8006368:	080066c1 	.word	0x080066c1
 800636c:	080066e3 	.word	0x080066e3
 8006370:	0800671b 	.word	0x0800671b
 8006374:	0800673f 	.word	0x0800673f
 8006378:	20000d40 	.word	0x20000d40

0800637c <stdio_exit_handler>:
 800637c:	4a02      	ldr	r2, [pc, #8]	; (8006388 <stdio_exit_handler+0xc>)
 800637e:	4903      	ldr	r1, [pc, #12]	; (800638c <stdio_exit_handler+0x10>)
 8006380:	4803      	ldr	r0, [pc, #12]	; (8006390 <stdio_exit_handler+0x14>)
 8006382:	f000 b869 	b.w	8006458 <_fwalk_sglue>
 8006386:	bf00      	nop
 8006388:	20000440 	.word	0x20000440
 800638c:	08009d65 	.word	0x08009d65
 8006390:	20000450 	.word	0x20000450

08006394 <cleanup_stdio>:
 8006394:	6841      	ldr	r1, [r0, #4]
 8006396:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <cleanup_stdio+0x34>)
 8006398:	b510      	push	{r4, lr}
 800639a:	4299      	cmp	r1, r3
 800639c:	4604      	mov	r4, r0
 800639e:	d001      	beq.n	80063a4 <cleanup_stdio+0x10>
 80063a0:	f003 fce0 	bl	8009d64 <_fclose_r>
 80063a4:	68a1      	ldr	r1, [r4, #8]
 80063a6:	4b09      	ldr	r3, [pc, #36]	; (80063cc <cleanup_stdio+0x38>)
 80063a8:	4299      	cmp	r1, r3
 80063aa:	d002      	beq.n	80063b2 <cleanup_stdio+0x1e>
 80063ac:	4620      	mov	r0, r4
 80063ae:	f003 fcd9 	bl	8009d64 <_fclose_r>
 80063b2:	68e1      	ldr	r1, [r4, #12]
 80063b4:	4b06      	ldr	r3, [pc, #24]	; (80063d0 <cleanup_stdio+0x3c>)
 80063b6:	4299      	cmp	r1, r3
 80063b8:	d004      	beq.n	80063c4 <cleanup_stdio+0x30>
 80063ba:	4620      	mov	r0, r4
 80063bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063c0:	f003 bcd0 	b.w	8009d64 <_fclose_r>
 80063c4:	bd10      	pop	{r4, pc}
 80063c6:	bf00      	nop
 80063c8:	20000d40 	.word	0x20000d40
 80063cc:	20000da8 	.word	0x20000da8
 80063d0:	20000e10 	.word	0x20000e10

080063d4 <global_stdio_init.part.0>:
 80063d4:	b510      	push	{r4, lr}
 80063d6:	4b0b      	ldr	r3, [pc, #44]	; (8006404 <global_stdio_init.part.0+0x30>)
 80063d8:	4c0b      	ldr	r4, [pc, #44]	; (8006408 <global_stdio_init.part.0+0x34>)
 80063da:	4a0c      	ldr	r2, [pc, #48]	; (800640c <global_stdio_init.part.0+0x38>)
 80063dc:	4620      	mov	r0, r4
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	2104      	movs	r1, #4
 80063e2:	2200      	movs	r2, #0
 80063e4:	f7ff ff94 	bl	8006310 <std>
 80063e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063ec:	2201      	movs	r2, #1
 80063ee:	2109      	movs	r1, #9
 80063f0:	f7ff ff8e 	bl	8006310 <std>
 80063f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063f8:	2202      	movs	r2, #2
 80063fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fe:	2112      	movs	r1, #18
 8006400:	f7ff bf86 	b.w	8006310 <std>
 8006404:	20000e78 	.word	0x20000e78
 8006408:	20000d40 	.word	0x20000d40
 800640c:	0800637d 	.word	0x0800637d

08006410 <__sfp_lock_acquire>:
 8006410:	4801      	ldr	r0, [pc, #4]	; (8006418 <__sfp_lock_acquire+0x8>)
 8006412:	f000 ba4b 	b.w	80068ac <__retarget_lock_acquire_recursive>
 8006416:	bf00      	nop
 8006418:	20000e82 	.word	0x20000e82

0800641c <__sfp_lock_release>:
 800641c:	4801      	ldr	r0, [pc, #4]	; (8006424 <__sfp_lock_release+0x8>)
 800641e:	f000 ba46 	b.w	80068ae <__retarget_lock_release_recursive>
 8006422:	bf00      	nop
 8006424:	20000e82 	.word	0x20000e82

08006428 <__sinit>:
 8006428:	b510      	push	{r4, lr}
 800642a:	4604      	mov	r4, r0
 800642c:	f7ff fff0 	bl	8006410 <__sfp_lock_acquire>
 8006430:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006432:	b11b      	cbz	r3, 800643c <__sinit+0x14>
 8006434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006438:	f7ff bff0 	b.w	800641c <__sfp_lock_release>
 800643c:	4b04      	ldr	r3, [pc, #16]	; (8006450 <__sinit+0x28>)
 800643e:	6363      	str	r3, [r4, #52]	; 0x34
 8006440:	4b04      	ldr	r3, [pc, #16]	; (8006454 <__sinit+0x2c>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f5      	bne.n	8006434 <__sinit+0xc>
 8006448:	f7ff ffc4 	bl	80063d4 <global_stdio_init.part.0>
 800644c:	e7f2      	b.n	8006434 <__sinit+0xc>
 800644e:	bf00      	nop
 8006450:	08006395 	.word	0x08006395
 8006454:	20000e78 	.word	0x20000e78

08006458 <_fwalk_sglue>:
 8006458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800645c:	4607      	mov	r7, r0
 800645e:	4688      	mov	r8, r1
 8006460:	4614      	mov	r4, r2
 8006462:	2600      	movs	r6, #0
 8006464:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006468:	f1b9 0901 	subs.w	r9, r9, #1
 800646c:	d505      	bpl.n	800647a <_fwalk_sglue+0x22>
 800646e:	6824      	ldr	r4, [r4, #0]
 8006470:	2c00      	cmp	r4, #0
 8006472:	d1f7      	bne.n	8006464 <_fwalk_sglue+0xc>
 8006474:	4630      	mov	r0, r6
 8006476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800647a:	89ab      	ldrh	r3, [r5, #12]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d907      	bls.n	8006490 <_fwalk_sglue+0x38>
 8006480:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006484:	3301      	adds	r3, #1
 8006486:	d003      	beq.n	8006490 <_fwalk_sglue+0x38>
 8006488:	4629      	mov	r1, r5
 800648a:	4638      	mov	r0, r7
 800648c:	47c0      	blx	r8
 800648e:	4306      	orrs	r6, r0
 8006490:	3568      	adds	r5, #104	; 0x68
 8006492:	e7e9      	b.n	8006468 <_fwalk_sglue+0x10>

08006494 <printf>:
 8006494:	b40f      	push	{r0, r1, r2, r3}
 8006496:	b507      	push	{r0, r1, r2, lr}
 8006498:	4906      	ldr	r1, [pc, #24]	; (80064b4 <printf+0x20>)
 800649a:	ab04      	add	r3, sp, #16
 800649c:	6808      	ldr	r0, [r1, #0]
 800649e:	f853 2b04 	ldr.w	r2, [r3], #4
 80064a2:	6881      	ldr	r1, [r0, #8]
 80064a4:	9301      	str	r3, [sp, #4]
 80064a6:	f001 fd01 	bl	8007eac <_vfprintf_r>
 80064aa:	b003      	add	sp, #12
 80064ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80064b0:	b004      	add	sp, #16
 80064b2:	4770      	bx	lr
 80064b4:	20000570 	.word	0x20000570

080064b8 <_puts_r>:
 80064b8:	b530      	push	{r4, r5, lr}
 80064ba:	4605      	mov	r5, r0
 80064bc:	b089      	sub	sp, #36	; 0x24
 80064be:	4608      	mov	r0, r1
 80064c0:	460c      	mov	r4, r1
 80064c2:	f7f9 fe45 	bl	8000150 <strlen>
 80064c6:	4b1e      	ldr	r3, [pc, #120]	; (8006540 <_puts_r+0x88>)
 80064c8:	e9cd 4004 	strd	r4, r0, [sp, #16]
 80064cc:	9306      	str	r3, [sp, #24]
 80064ce:	2301      	movs	r3, #1
 80064d0:	4418      	add	r0, r3
 80064d2:	9307      	str	r3, [sp, #28]
 80064d4:	ab04      	add	r3, sp, #16
 80064d6:	9301      	str	r3, [sp, #4]
 80064d8:	2302      	movs	r3, #2
 80064da:	9302      	str	r3, [sp, #8]
 80064dc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80064de:	68ac      	ldr	r4, [r5, #8]
 80064e0:	9003      	str	r0, [sp, #12]
 80064e2:	b913      	cbnz	r3, 80064ea <_puts_r+0x32>
 80064e4:	4628      	mov	r0, r5
 80064e6:	f7ff ff9f 	bl	8006428 <__sinit>
 80064ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064ec:	07db      	lsls	r3, r3, #31
 80064ee:	d405      	bmi.n	80064fc <_puts_r+0x44>
 80064f0:	89a3      	ldrh	r3, [r4, #12]
 80064f2:	0598      	lsls	r0, r3, #22
 80064f4:	d402      	bmi.n	80064fc <_puts_r+0x44>
 80064f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064f8:	f000 f9d8 	bl	80068ac <__retarget_lock_acquire_recursive>
 80064fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006500:	0499      	lsls	r1, r3, #18
 8006502:	d406      	bmi.n	8006512 <_puts_r+0x5a>
 8006504:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006508:	81a3      	strh	r3, [r4, #12]
 800650a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800650c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006510:	6663      	str	r3, [r4, #100]	; 0x64
 8006512:	4628      	mov	r0, r5
 8006514:	aa01      	add	r2, sp, #4
 8006516:	4621      	mov	r1, r4
 8006518:	f003 fd2c 	bl	8009f74 <__sfvwrite_r>
 800651c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800651e:	2800      	cmp	r0, #0
 8006520:	bf14      	ite	ne
 8006522:	f04f 35ff 	movne.w	r5, #4294967295
 8006526:	250a      	moveq	r5, #10
 8006528:	07da      	lsls	r2, r3, #31
 800652a:	d405      	bmi.n	8006538 <_puts_r+0x80>
 800652c:	89a3      	ldrh	r3, [r4, #12]
 800652e:	059b      	lsls	r3, r3, #22
 8006530:	d402      	bmi.n	8006538 <_puts_r+0x80>
 8006532:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006534:	f000 f9bb 	bl	80068ae <__retarget_lock_release_recursive>
 8006538:	4628      	mov	r0, r5
 800653a:	b009      	add	sp, #36	; 0x24
 800653c:	bd30      	pop	{r4, r5, pc}
 800653e:	bf00      	nop
 8006540:	0800cc27 	.word	0x0800cc27

08006544 <puts>:
 8006544:	4b02      	ldr	r3, [pc, #8]	; (8006550 <puts+0xc>)
 8006546:	4601      	mov	r1, r0
 8006548:	6818      	ldr	r0, [r3, #0]
 800654a:	f7ff bfb5 	b.w	80064b8 <_puts_r>
 800654e:	bf00      	nop
 8006550:	20000570 	.word	0x20000570

08006554 <setvbuf>:
 8006554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006558:	461d      	mov	r5, r3
 800655a:	4b58      	ldr	r3, [pc, #352]	; (80066bc <setvbuf+0x168>)
 800655c:	4604      	mov	r4, r0
 800655e:	681f      	ldr	r7, [r3, #0]
 8006560:	460e      	mov	r6, r1
 8006562:	4690      	mov	r8, r2
 8006564:	b127      	cbz	r7, 8006570 <setvbuf+0x1c>
 8006566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006568:	b913      	cbnz	r3, 8006570 <setvbuf+0x1c>
 800656a:	4638      	mov	r0, r7
 800656c:	f7ff ff5c 	bl	8006428 <__sinit>
 8006570:	f1b8 0f02 	cmp.w	r8, #2
 8006574:	d006      	beq.n	8006584 <setvbuf+0x30>
 8006576:	f1b8 0f01 	cmp.w	r8, #1
 800657a:	f200 809b 	bhi.w	80066b4 <setvbuf+0x160>
 800657e:	2d00      	cmp	r5, #0
 8006580:	f2c0 8098 	blt.w	80066b4 <setvbuf+0x160>
 8006584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006586:	07da      	lsls	r2, r3, #31
 8006588:	d405      	bmi.n	8006596 <setvbuf+0x42>
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	059b      	lsls	r3, r3, #22
 800658e:	d402      	bmi.n	8006596 <setvbuf+0x42>
 8006590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006592:	f000 f98b 	bl	80068ac <__retarget_lock_acquire_recursive>
 8006596:	4621      	mov	r1, r4
 8006598:	4638      	mov	r0, r7
 800659a:	f003 fcc5 	bl	8009f28 <_fflush_r>
 800659e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80065a0:	b141      	cbz	r1, 80065b4 <setvbuf+0x60>
 80065a2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80065a6:	4299      	cmp	r1, r3
 80065a8:	d002      	beq.n	80065b0 <setvbuf+0x5c>
 80065aa:	4638      	mov	r0, r7
 80065ac:	f000 f9f0 	bl	8006990 <_free_r>
 80065b0:	2300      	movs	r3, #0
 80065b2:	6323      	str	r3, [r4, #48]	; 0x30
 80065b4:	2300      	movs	r3, #0
 80065b6:	61a3      	str	r3, [r4, #24]
 80065b8:	6063      	str	r3, [r4, #4]
 80065ba:	89a3      	ldrh	r3, [r4, #12]
 80065bc:	0618      	lsls	r0, r3, #24
 80065be:	d503      	bpl.n	80065c8 <setvbuf+0x74>
 80065c0:	4638      	mov	r0, r7
 80065c2:	6921      	ldr	r1, [r4, #16]
 80065c4:	f000 f9e4 	bl	8006990 <_free_r>
 80065c8:	89a3      	ldrh	r3, [r4, #12]
 80065ca:	f1b8 0f02 	cmp.w	r8, #2
 80065ce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80065d2:	f023 0303 	bic.w	r3, r3, #3
 80065d6:	81a3      	strh	r3, [r4, #12]
 80065d8:	d066      	beq.n	80066a8 <setvbuf+0x154>
 80065da:	ab01      	add	r3, sp, #4
 80065dc:	466a      	mov	r2, sp
 80065de:	4621      	mov	r1, r4
 80065e0:	4638      	mov	r0, r7
 80065e2:	f003 fe11 	bl	800a208 <__swhatbuf_r>
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	4318      	orrs	r0, r3
 80065ea:	81a0      	strh	r0, [r4, #12]
 80065ec:	bb2d      	cbnz	r5, 800663a <setvbuf+0xe6>
 80065ee:	9d00      	ldr	r5, [sp, #0]
 80065f0:	4628      	mov	r0, r5
 80065f2:	f7ff fc3f 	bl	8005e74 <malloc>
 80065f6:	4606      	mov	r6, r0
 80065f8:	2800      	cmp	r0, #0
 80065fa:	d157      	bne.n	80066ac <setvbuf+0x158>
 80065fc:	f8dd 9000 	ldr.w	r9, [sp]
 8006600:	45a9      	cmp	r9, r5
 8006602:	d145      	bne.n	8006690 <setvbuf+0x13c>
 8006604:	f04f 35ff 	mov.w	r5, #4294967295
 8006608:	2200      	movs	r2, #0
 800660a:	60a2      	str	r2, [r4, #8]
 800660c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	6122      	str	r2, [r4, #16]
 8006614:	2201      	movs	r2, #1
 8006616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800661a:	6162      	str	r2, [r4, #20]
 800661c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800661e:	f043 0302 	orr.w	r3, r3, #2
 8006622:	07d1      	lsls	r1, r2, #31
 8006624:	81a3      	strh	r3, [r4, #12]
 8006626:	d404      	bmi.n	8006632 <setvbuf+0xde>
 8006628:	059b      	lsls	r3, r3, #22
 800662a:	d402      	bmi.n	8006632 <setvbuf+0xde>
 800662c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800662e:	f000 f93e 	bl	80068ae <__retarget_lock_release_recursive>
 8006632:	4628      	mov	r0, r5
 8006634:	b003      	add	sp, #12
 8006636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800663a:	2e00      	cmp	r6, #0
 800663c:	d0d8      	beq.n	80065f0 <setvbuf+0x9c>
 800663e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006640:	b913      	cbnz	r3, 8006648 <setvbuf+0xf4>
 8006642:	4638      	mov	r0, r7
 8006644:	f7ff fef0 	bl	8006428 <__sinit>
 8006648:	9b00      	ldr	r3, [sp, #0]
 800664a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800664e:	42ab      	cmp	r3, r5
 8006650:	bf18      	it	ne
 8006652:	89a3      	ldrhne	r3, [r4, #12]
 8006654:	6026      	str	r6, [r4, #0]
 8006656:	bf1c      	itt	ne
 8006658:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800665c:	81a3      	strhne	r3, [r4, #12]
 800665e:	f1b8 0f01 	cmp.w	r8, #1
 8006662:	bf02      	ittt	eq
 8006664:	89a3      	ldrheq	r3, [r4, #12]
 8006666:	f043 0301 	orreq.w	r3, r3, #1
 800666a:	81a3      	strheq	r3, [r4, #12]
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	f013 0208 	ands.w	r2, r3, #8
 8006672:	d01d      	beq.n	80066b0 <setvbuf+0x15c>
 8006674:	07da      	lsls	r2, r3, #31
 8006676:	bf41      	itttt	mi
 8006678:	2200      	movmi	r2, #0
 800667a:	426d      	negmi	r5, r5
 800667c:	60a2      	strmi	r2, [r4, #8]
 800667e:	61a5      	strmi	r5, [r4, #24]
 8006680:	bf58      	it	pl
 8006682:	60a5      	strpl	r5, [r4, #8]
 8006684:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006686:	f015 0501 	ands.w	r5, r5, #1
 800668a:	d0cd      	beq.n	8006628 <setvbuf+0xd4>
 800668c:	2500      	movs	r5, #0
 800668e:	e7d0      	b.n	8006632 <setvbuf+0xde>
 8006690:	4648      	mov	r0, r9
 8006692:	f7ff fbef 	bl	8005e74 <malloc>
 8006696:	4606      	mov	r6, r0
 8006698:	2800      	cmp	r0, #0
 800669a:	d0b3      	beq.n	8006604 <setvbuf+0xb0>
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	464d      	mov	r5, r9
 80066a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a4:	81a3      	strh	r3, [r4, #12]
 80066a6:	e7ca      	b.n	800663e <setvbuf+0xea>
 80066a8:	2500      	movs	r5, #0
 80066aa:	e7ad      	b.n	8006608 <setvbuf+0xb4>
 80066ac:	46a9      	mov	r9, r5
 80066ae:	e7f5      	b.n	800669c <setvbuf+0x148>
 80066b0:	60a2      	str	r2, [r4, #8]
 80066b2:	e7e7      	b.n	8006684 <setvbuf+0x130>
 80066b4:	f04f 35ff 	mov.w	r5, #4294967295
 80066b8:	e7bb      	b.n	8006632 <setvbuf+0xde>
 80066ba:	bf00      	nop
 80066bc:	20000570 	.word	0x20000570

080066c0 <__sread>:
 80066c0:	b510      	push	{r4, lr}
 80066c2:	460c      	mov	r4, r1
 80066c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066c8:	f000 f8a0 	bl	800680c <_read_r>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	bfab      	itete	ge
 80066d0:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 80066d2:	89a3      	ldrhlt	r3, [r4, #12]
 80066d4:	181b      	addge	r3, r3, r0
 80066d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80066da:	bfac      	ite	ge
 80066dc:	6523      	strge	r3, [r4, #80]	; 0x50
 80066de:	81a3      	strhlt	r3, [r4, #12]
 80066e0:	bd10      	pop	{r4, pc}

080066e2 <__swrite>:
 80066e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066e6:	461f      	mov	r7, r3
 80066e8:	898b      	ldrh	r3, [r1, #12]
 80066ea:	4605      	mov	r5, r0
 80066ec:	05db      	lsls	r3, r3, #23
 80066ee:	460c      	mov	r4, r1
 80066f0:	4616      	mov	r6, r2
 80066f2:	d505      	bpl.n	8006700 <__swrite+0x1e>
 80066f4:	2302      	movs	r3, #2
 80066f6:	2200      	movs	r2, #0
 80066f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066fc:	f000 f874 	bl	80067e8 <_lseek_r>
 8006700:	89a3      	ldrh	r3, [r4, #12]
 8006702:	4632      	mov	r2, r6
 8006704:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006708:	81a3      	strh	r3, [r4, #12]
 800670a:	4628      	mov	r0, r5
 800670c:	463b      	mov	r3, r7
 800670e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006716:	f000 b88b 	b.w	8006830 <_write_r>

0800671a <__sseek>:
 800671a:	b510      	push	{r4, lr}
 800671c:	460c      	mov	r4, r1
 800671e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006722:	f000 f861 	bl	80067e8 <_lseek_r>
 8006726:	1c43      	adds	r3, r0, #1
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	bf15      	itete	ne
 800672c:	6520      	strne	r0, [r4, #80]	; 0x50
 800672e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006732:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006736:	81a3      	strheq	r3, [r4, #12]
 8006738:	bf18      	it	ne
 800673a:	81a3      	strhne	r3, [r4, #12]
 800673c:	bd10      	pop	{r4, pc}

0800673e <__sclose>:
 800673e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006742:	f000 b841 	b.w	80067c8 <_close_r>

08006746 <_vsnprintf_r>:
 8006746:	b530      	push	{r4, r5, lr}
 8006748:	4614      	mov	r4, r2
 800674a:	2c00      	cmp	r4, #0
 800674c:	4605      	mov	r5, r0
 800674e:	461a      	mov	r2, r3
 8006750:	b09b      	sub	sp, #108	; 0x6c
 8006752:	da05      	bge.n	8006760 <_vsnprintf_r+0x1a>
 8006754:	238b      	movs	r3, #139	; 0x8b
 8006756:	6003      	str	r3, [r0, #0]
 8006758:	f04f 30ff 	mov.w	r0, #4294967295
 800675c:	b01b      	add	sp, #108	; 0x6c
 800675e:	bd30      	pop	{r4, r5, pc}
 8006760:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006764:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006768:	bf0c      	ite	eq
 800676a:	4623      	moveq	r3, r4
 800676c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006770:	9302      	str	r3, [sp, #8]
 8006772:	9305      	str	r3, [sp, #20]
 8006774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006778:	9100      	str	r1, [sp, #0]
 800677a:	9104      	str	r1, [sp, #16]
 800677c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006780:	4669      	mov	r1, sp
 8006782:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006784:	f000 f9c4 	bl	8006b10 <_svfprintf_r>
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	bfbc      	itt	lt
 800678c:	238b      	movlt	r3, #139	; 0x8b
 800678e:	602b      	strlt	r3, [r5, #0]
 8006790:	2c00      	cmp	r4, #0
 8006792:	d0e3      	beq.n	800675c <_vsnprintf_r+0x16>
 8006794:	2200      	movs	r2, #0
 8006796:	9b00      	ldr	r3, [sp, #0]
 8006798:	701a      	strb	r2, [r3, #0]
 800679a:	e7df      	b.n	800675c <_vsnprintf_r+0x16>

0800679c <vsnprintf>:
 800679c:	b507      	push	{r0, r1, r2, lr}
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	4613      	mov	r3, r2
 80067a2:	460a      	mov	r2, r1
 80067a4:	4601      	mov	r1, r0
 80067a6:	4803      	ldr	r0, [pc, #12]	; (80067b4 <vsnprintf+0x18>)
 80067a8:	6800      	ldr	r0, [r0, #0]
 80067aa:	f7ff ffcc 	bl	8006746 <_vsnprintf_r>
 80067ae:	b003      	add	sp, #12
 80067b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80067b4:	20000570 	.word	0x20000570

080067b8 <memset>:
 80067b8:	4603      	mov	r3, r0
 80067ba:	4402      	add	r2, r0
 80067bc:	4293      	cmp	r3, r2
 80067be:	d100      	bne.n	80067c2 <memset+0xa>
 80067c0:	4770      	bx	lr
 80067c2:	f803 1b01 	strb.w	r1, [r3], #1
 80067c6:	e7f9      	b.n	80067bc <memset+0x4>

080067c8 <_close_r>:
 80067c8:	b538      	push	{r3, r4, r5, lr}
 80067ca:	2300      	movs	r3, #0
 80067cc:	4d05      	ldr	r5, [pc, #20]	; (80067e4 <_close_r+0x1c>)
 80067ce:	4604      	mov	r4, r0
 80067d0:	4608      	mov	r0, r1
 80067d2:	602b      	str	r3, [r5, #0]
 80067d4:	f005 fc8a 	bl	800c0ec <_close>
 80067d8:	1c43      	adds	r3, r0, #1
 80067da:	d102      	bne.n	80067e2 <_close_r+0x1a>
 80067dc:	682b      	ldr	r3, [r5, #0]
 80067de:	b103      	cbz	r3, 80067e2 <_close_r+0x1a>
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	bd38      	pop	{r3, r4, r5, pc}
 80067e4:	20000e7c 	.word	0x20000e7c

080067e8 <_lseek_r>:
 80067e8:	b538      	push	{r3, r4, r5, lr}
 80067ea:	4604      	mov	r4, r0
 80067ec:	4608      	mov	r0, r1
 80067ee:	4611      	mov	r1, r2
 80067f0:	2200      	movs	r2, #0
 80067f2:	4d05      	ldr	r5, [pc, #20]	; (8006808 <_lseek_r+0x20>)
 80067f4:	602a      	str	r2, [r5, #0]
 80067f6:	461a      	mov	r2, r3
 80067f8:	f005 fc69 	bl	800c0ce <_lseek>
 80067fc:	1c43      	adds	r3, r0, #1
 80067fe:	d102      	bne.n	8006806 <_lseek_r+0x1e>
 8006800:	682b      	ldr	r3, [r5, #0]
 8006802:	b103      	cbz	r3, 8006806 <_lseek_r+0x1e>
 8006804:	6023      	str	r3, [r4, #0]
 8006806:	bd38      	pop	{r3, r4, r5, pc}
 8006808:	20000e7c 	.word	0x20000e7c

0800680c <_read_r>:
 800680c:	b538      	push	{r3, r4, r5, lr}
 800680e:	4604      	mov	r4, r0
 8006810:	4608      	mov	r0, r1
 8006812:	4611      	mov	r1, r2
 8006814:	2200      	movs	r2, #0
 8006816:	4d05      	ldr	r5, [pc, #20]	; (800682c <_read_r+0x20>)
 8006818:	602a      	str	r2, [r5, #0]
 800681a:	461a      	mov	r2, r3
 800681c:	f7fb fe20 	bl	8002460 <_read>
 8006820:	1c43      	adds	r3, r0, #1
 8006822:	d102      	bne.n	800682a <_read_r+0x1e>
 8006824:	682b      	ldr	r3, [r5, #0]
 8006826:	b103      	cbz	r3, 800682a <_read_r+0x1e>
 8006828:	6023      	str	r3, [r4, #0]
 800682a:	bd38      	pop	{r3, r4, r5, pc}
 800682c:	20000e7c 	.word	0x20000e7c

08006830 <_write_r>:
 8006830:	b538      	push	{r3, r4, r5, lr}
 8006832:	4604      	mov	r4, r0
 8006834:	4608      	mov	r0, r1
 8006836:	4611      	mov	r1, r2
 8006838:	2200      	movs	r2, #0
 800683a:	4d05      	ldr	r5, [pc, #20]	; (8006850 <_write_r+0x20>)
 800683c:	602a      	str	r2, [r5, #0]
 800683e:	461a      	mov	r2, r3
 8006840:	f7fb fe4c 	bl	80024dc <_write>
 8006844:	1c43      	adds	r3, r0, #1
 8006846:	d102      	bne.n	800684e <_write_r+0x1e>
 8006848:	682b      	ldr	r3, [r5, #0]
 800684a:	b103      	cbz	r3, 800684e <_write_r+0x1e>
 800684c:	6023      	str	r3, [r4, #0]
 800684e:	bd38      	pop	{r3, r4, r5, pc}
 8006850:	20000e7c 	.word	0x20000e7c

08006854 <__errno>:
 8006854:	4b01      	ldr	r3, [pc, #4]	; (800685c <__errno+0x8>)
 8006856:	6818      	ldr	r0, [r3, #0]
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	20000570 	.word	0x20000570

08006860 <__libc_init_array>:
 8006860:	b570      	push	{r4, r5, r6, lr}
 8006862:	2600      	movs	r6, #0
 8006864:	4d0c      	ldr	r5, [pc, #48]	; (8006898 <__libc_init_array+0x38>)
 8006866:	4c0d      	ldr	r4, [pc, #52]	; (800689c <__libc_init_array+0x3c>)
 8006868:	1b64      	subs	r4, r4, r5
 800686a:	10a4      	asrs	r4, r4, #2
 800686c:	42a6      	cmp	r6, r4
 800686e:	d109      	bne.n	8006884 <__libc_init_array+0x24>
 8006870:	f005 fc7e 	bl	800c170 <_init>
 8006874:	2600      	movs	r6, #0
 8006876:	4d0a      	ldr	r5, [pc, #40]	; (80068a0 <__libc_init_array+0x40>)
 8006878:	4c0a      	ldr	r4, [pc, #40]	; (80068a4 <__libc_init_array+0x44>)
 800687a:	1b64      	subs	r4, r4, r5
 800687c:	10a4      	asrs	r4, r4, #2
 800687e:	42a6      	cmp	r6, r4
 8006880:	d105      	bne.n	800688e <__libc_init_array+0x2e>
 8006882:	bd70      	pop	{r4, r5, r6, pc}
 8006884:	f855 3b04 	ldr.w	r3, [r5], #4
 8006888:	4798      	blx	r3
 800688a:	3601      	adds	r6, #1
 800688c:	e7ee      	b.n	800686c <__libc_init_array+0xc>
 800688e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006892:	4798      	blx	r3
 8006894:	3601      	adds	r6, #1
 8006896:	e7f2      	b.n	800687e <__libc_init_array+0x1e>
 8006898:	0800cc34 	.word	0x0800cc34
 800689c:	0800cc34 	.word	0x0800cc34
 80068a0:	0800cc34 	.word	0x0800cc34
 80068a4:	0800cc3c 	.word	0x0800cc3c

080068a8 <__retarget_lock_init_recursive>:
 80068a8:	4770      	bx	lr

080068aa <__retarget_lock_close_recursive>:
 80068aa:	4770      	bx	lr

080068ac <__retarget_lock_acquire_recursive>:
 80068ac:	4770      	bx	lr

080068ae <__retarget_lock_release_recursive>:
 80068ae:	4770      	bx	lr

080068b0 <sysconf>:
 80068b0:	2808      	cmp	r0, #8
 80068b2:	b508      	push	{r3, lr}
 80068b4:	d006      	beq.n	80068c4 <sysconf+0x14>
 80068b6:	f7ff ffcd 	bl	8006854 <__errno>
 80068ba:	2316      	movs	r3, #22
 80068bc:	6003      	str	r3, [r0, #0]
 80068be:	f04f 30ff 	mov.w	r0, #4294967295
 80068c2:	bd08      	pop	{r3, pc}
 80068c4:	2080      	movs	r0, #128	; 0x80
 80068c6:	e7fc      	b.n	80068c2 <sysconf+0x12>

080068c8 <register_fini>:
 80068c8:	4b02      	ldr	r3, [pc, #8]	; (80068d4 <register_fini+0xc>)
 80068ca:	b113      	cbz	r3, 80068d2 <register_fini+0xa>
 80068cc:	4802      	ldr	r0, [pc, #8]	; (80068d8 <register_fini+0x10>)
 80068ce:	f000 b805 	b.w	80068dc <atexit>
 80068d2:	4770      	bx	lr
 80068d4:	00000000 	.word	0x00000000
 80068d8:	0800a509 	.word	0x0800a509

080068dc <atexit>:
 80068dc:	2300      	movs	r3, #0
 80068de:	4601      	mov	r1, r0
 80068e0:	461a      	mov	r2, r3
 80068e2:	4618      	mov	r0, r3
 80068e4:	f003 be74 	b.w	800a5d0 <__register_exitproc>

080068e8 <_malloc_trim_r>:
 80068e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ec:	4606      	mov	r6, r0
 80068ee:	2008      	movs	r0, #8
 80068f0:	460c      	mov	r4, r1
 80068f2:	f7ff ffdd 	bl	80068b0 <sysconf>
 80068f6:	4680      	mov	r8, r0
 80068f8:	4f22      	ldr	r7, [pc, #136]	; (8006984 <_malloc_trim_r+0x9c>)
 80068fa:	4630      	mov	r0, r6
 80068fc:	f7ff fcfc 	bl	80062f8 <__malloc_lock>
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	685d      	ldr	r5, [r3, #4]
 8006904:	f025 0503 	bic.w	r5, r5, #3
 8006908:	1b2c      	subs	r4, r5, r4
 800690a:	3c11      	subs	r4, #17
 800690c:	4444      	add	r4, r8
 800690e:	fbb4 f4f8 	udiv	r4, r4, r8
 8006912:	3c01      	subs	r4, #1
 8006914:	fb08 f404 	mul.w	r4, r8, r4
 8006918:	45a0      	cmp	r8, r4
 800691a:	dd05      	ble.n	8006928 <_malloc_trim_r+0x40>
 800691c:	4630      	mov	r0, r6
 800691e:	f7ff fcf1 	bl	8006304 <__malloc_unlock>
 8006922:	2000      	movs	r0, #0
 8006924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006928:	2100      	movs	r1, #0
 800692a:	4630      	mov	r0, r6
 800692c:	f7fb fd74 	bl	8002418 <_sbrk_r>
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	442b      	add	r3, r5
 8006934:	4298      	cmp	r0, r3
 8006936:	d1f1      	bne.n	800691c <_malloc_trim_r+0x34>
 8006938:	4630      	mov	r0, r6
 800693a:	4261      	negs	r1, r4
 800693c:	f7fb fd6c 	bl	8002418 <_sbrk_r>
 8006940:	3001      	adds	r0, #1
 8006942:	d110      	bne.n	8006966 <_malloc_trim_r+0x7e>
 8006944:	2100      	movs	r1, #0
 8006946:	4630      	mov	r0, r6
 8006948:	f7fb fd66 	bl	8002418 <_sbrk_r>
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	1a83      	subs	r3, r0, r2
 8006950:	2b0f      	cmp	r3, #15
 8006952:	dde3      	ble.n	800691c <_malloc_trim_r+0x34>
 8006954:	490c      	ldr	r1, [pc, #48]	; (8006988 <_malloc_trim_r+0xa0>)
 8006956:	f043 0301 	orr.w	r3, r3, #1
 800695a:	6809      	ldr	r1, [r1, #0]
 800695c:	6053      	str	r3, [r2, #4]
 800695e:	1a40      	subs	r0, r0, r1
 8006960:	490a      	ldr	r1, [pc, #40]	; (800698c <_malloc_trim_r+0xa4>)
 8006962:	6008      	str	r0, [r1, #0]
 8006964:	e7da      	b.n	800691c <_malloc_trim_r+0x34>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	4a08      	ldr	r2, [pc, #32]	; (800698c <_malloc_trim_r+0xa4>)
 800696a:	1b2d      	subs	r5, r5, r4
 800696c:	f045 0501 	orr.w	r5, r5, #1
 8006970:	605d      	str	r5, [r3, #4]
 8006972:	6813      	ldr	r3, [r2, #0]
 8006974:	4630      	mov	r0, r6
 8006976:	1b1b      	subs	r3, r3, r4
 8006978:	6013      	str	r3, [r2, #0]
 800697a:	f7ff fcc3 	bl	8006304 <__malloc_unlock>
 800697e:	2001      	movs	r0, #1
 8006980:	e7d0      	b.n	8006924 <_malloc_trim_r+0x3c>
 8006982:	bf00      	nop
 8006984:	20000030 	.word	0x20000030
 8006988:	20000438 	.word	0x20000438
 800698c:	20000d0c 	.word	0x20000d0c

08006990 <_free_r>:
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	4605      	mov	r5, r0
 8006994:	460f      	mov	r7, r1
 8006996:	2900      	cmp	r1, #0
 8006998:	f000 80b1 	beq.w	8006afe <_free_r+0x16e>
 800699c:	f7ff fcac 	bl	80062f8 <__malloc_lock>
 80069a0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80069a4:	4856      	ldr	r0, [pc, #344]	; (8006b00 <_free_r+0x170>)
 80069a6:	f022 0401 	bic.w	r4, r2, #1
 80069aa:	f1a7 0308 	sub.w	r3, r7, #8
 80069ae:	eb03 0c04 	add.w	ip, r3, r4
 80069b2:	6881      	ldr	r1, [r0, #8]
 80069b4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80069b8:	4561      	cmp	r1, ip
 80069ba:	f026 0603 	bic.w	r6, r6, #3
 80069be:	f002 0201 	and.w	r2, r2, #1
 80069c2:	d11b      	bne.n	80069fc <_free_r+0x6c>
 80069c4:	4426      	add	r6, r4
 80069c6:	b93a      	cbnz	r2, 80069d8 <_free_r+0x48>
 80069c8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80069cc:	1a9b      	subs	r3, r3, r2
 80069ce:	4416      	add	r6, r2
 80069d0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80069d4:	60ca      	str	r2, [r1, #12]
 80069d6:	6091      	str	r1, [r2, #8]
 80069d8:	f046 0201 	orr.w	r2, r6, #1
 80069dc:	605a      	str	r2, [r3, #4]
 80069de:	6083      	str	r3, [r0, #8]
 80069e0:	4b48      	ldr	r3, [pc, #288]	; (8006b04 <_free_r+0x174>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	42b3      	cmp	r3, r6
 80069e6:	d804      	bhi.n	80069f2 <_free_r+0x62>
 80069e8:	4b47      	ldr	r3, [pc, #284]	; (8006b08 <_free_r+0x178>)
 80069ea:	4628      	mov	r0, r5
 80069ec:	6819      	ldr	r1, [r3, #0]
 80069ee:	f7ff ff7b 	bl	80068e8 <_malloc_trim_r>
 80069f2:	4628      	mov	r0, r5
 80069f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80069f8:	f7ff bc84 	b.w	8006304 <__malloc_unlock>
 80069fc:	f8cc 6004 	str.w	r6, [ip, #4]
 8006a00:	2a00      	cmp	r2, #0
 8006a02:	d138      	bne.n	8006a76 <_free_r+0xe6>
 8006a04:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8006a08:	f100 0708 	add.w	r7, r0, #8
 8006a0c:	1a5b      	subs	r3, r3, r1
 8006a0e:	440c      	add	r4, r1
 8006a10:	6899      	ldr	r1, [r3, #8]
 8006a12:	42b9      	cmp	r1, r7
 8006a14:	d031      	beq.n	8006a7a <_free_r+0xea>
 8006a16:	68df      	ldr	r7, [r3, #12]
 8006a18:	60cf      	str	r7, [r1, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	eb0c 0106 	add.w	r1, ip, r6
 8006a20:	6849      	ldr	r1, [r1, #4]
 8006a22:	07c9      	lsls	r1, r1, #31
 8006a24:	d40b      	bmi.n	8006a3e <_free_r+0xae>
 8006a26:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006a2a:	4434      	add	r4, r6
 8006a2c:	bb3a      	cbnz	r2, 8006a7e <_free_r+0xee>
 8006a2e:	4e37      	ldr	r6, [pc, #220]	; (8006b0c <_free_r+0x17c>)
 8006a30:	42b1      	cmp	r1, r6
 8006a32:	d124      	bne.n	8006a7e <_free_r+0xee>
 8006a34:	2201      	movs	r2, #1
 8006a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a3a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8006a3e:	f044 0101 	orr.w	r1, r4, #1
 8006a42:	6059      	str	r1, [r3, #4]
 8006a44:	511c      	str	r4, [r3, r4]
 8006a46:	2a00      	cmp	r2, #0
 8006a48:	d1d3      	bne.n	80069f2 <_free_r+0x62>
 8006a4a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8006a4e:	d21b      	bcs.n	8006a88 <_free_r+0xf8>
 8006a50:	2101      	movs	r1, #1
 8006a52:	08e2      	lsrs	r2, r4, #3
 8006a54:	0964      	lsrs	r4, r4, #5
 8006a56:	40a1      	lsls	r1, r4
 8006a58:	6844      	ldr	r4, [r0, #4]
 8006a5a:	3201      	adds	r2, #1
 8006a5c:	4321      	orrs	r1, r4
 8006a5e:	6041      	str	r1, [r0, #4]
 8006a60:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8006a64:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8006a68:	3908      	subs	r1, #8
 8006a6a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8006a6e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8006a72:	60e3      	str	r3, [r4, #12]
 8006a74:	e7bd      	b.n	80069f2 <_free_r+0x62>
 8006a76:	2200      	movs	r2, #0
 8006a78:	e7d0      	b.n	8006a1c <_free_r+0x8c>
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	e7ce      	b.n	8006a1c <_free_r+0x8c>
 8006a7e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8006a82:	60ce      	str	r6, [r1, #12]
 8006a84:	60b1      	str	r1, [r6, #8]
 8006a86:	e7da      	b.n	8006a3e <_free_r+0xae>
 8006a88:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8006a8c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8006a90:	d214      	bcs.n	8006abc <_free_r+0x12c>
 8006a92:	09a2      	lsrs	r2, r4, #6
 8006a94:	3238      	adds	r2, #56	; 0x38
 8006a96:	1c51      	adds	r1, r2, #1
 8006a98:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8006a9c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8006aa0:	428e      	cmp	r6, r1
 8006aa2:	d125      	bne.n	8006af0 <_free_r+0x160>
 8006aa4:	2401      	movs	r4, #1
 8006aa6:	1092      	asrs	r2, r2, #2
 8006aa8:	fa04 f202 	lsl.w	r2, r4, r2
 8006aac:	6844      	ldr	r4, [r0, #4]
 8006aae:	4322      	orrs	r2, r4
 8006ab0:	6042      	str	r2, [r0, #4]
 8006ab2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8006ab6:	60b3      	str	r3, [r6, #8]
 8006ab8:	60cb      	str	r3, [r1, #12]
 8006aba:	e79a      	b.n	80069f2 <_free_r+0x62>
 8006abc:	2a14      	cmp	r2, #20
 8006abe:	d801      	bhi.n	8006ac4 <_free_r+0x134>
 8006ac0:	325b      	adds	r2, #91	; 0x5b
 8006ac2:	e7e8      	b.n	8006a96 <_free_r+0x106>
 8006ac4:	2a54      	cmp	r2, #84	; 0x54
 8006ac6:	d802      	bhi.n	8006ace <_free_r+0x13e>
 8006ac8:	0b22      	lsrs	r2, r4, #12
 8006aca:	326e      	adds	r2, #110	; 0x6e
 8006acc:	e7e3      	b.n	8006a96 <_free_r+0x106>
 8006ace:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006ad2:	d802      	bhi.n	8006ada <_free_r+0x14a>
 8006ad4:	0be2      	lsrs	r2, r4, #15
 8006ad6:	3277      	adds	r2, #119	; 0x77
 8006ad8:	e7dd      	b.n	8006a96 <_free_r+0x106>
 8006ada:	f240 5154 	movw	r1, #1364	; 0x554
 8006ade:	428a      	cmp	r2, r1
 8006ae0:	bf96      	itet	ls
 8006ae2:	0ca2      	lsrls	r2, r4, #18
 8006ae4:	227e      	movhi	r2, #126	; 0x7e
 8006ae6:	327c      	addls	r2, #124	; 0x7c
 8006ae8:	e7d5      	b.n	8006a96 <_free_r+0x106>
 8006aea:	6889      	ldr	r1, [r1, #8]
 8006aec:	428e      	cmp	r6, r1
 8006aee:	d004      	beq.n	8006afa <_free_r+0x16a>
 8006af0:	684a      	ldr	r2, [r1, #4]
 8006af2:	f022 0203 	bic.w	r2, r2, #3
 8006af6:	42a2      	cmp	r2, r4
 8006af8:	d8f7      	bhi.n	8006aea <_free_r+0x15a>
 8006afa:	68ce      	ldr	r6, [r1, #12]
 8006afc:	e7d9      	b.n	8006ab2 <_free_r+0x122>
 8006afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b00:	20000030 	.word	0x20000030
 8006b04:	2000043c 	.word	0x2000043c
 8006b08:	20000d3c 	.word	0x20000d3c
 8006b0c:	20000038 	.word	0x20000038

08006b10 <_svfprintf_r>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	b0d3      	sub	sp, #332	; 0x14c
 8006b16:	468a      	mov	sl, r1
 8006b18:	4693      	mov	fp, r2
 8006b1a:	461d      	mov	r5, r3
 8006b1c:	4681      	mov	r9, r0
 8006b1e:	f003 fccd 	bl	800a4bc <_localeconv_r>
 8006b22:	6803      	ldr	r3, [r0, #0]
 8006b24:	4618      	mov	r0, r3
 8006b26:	9317      	str	r3, [sp, #92]	; 0x5c
 8006b28:	f7f9 fb12 	bl	8000150 <strlen>
 8006b2c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006b30:	9012      	str	r0, [sp, #72]	; 0x48
 8006b32:	0618      	lsls	r0, r3, #24
 8006b34:	d518      	bpl.n	8006b68 <_svfprintf_r+0x58>
 8006b36:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006b3a:	b9ab      	cbnz	r3, 8006b68 <_svfprintf_r+0x58>
 8006b3c:	2140      	movs	r1, #64	; 0x40
 8006b3e:	4648      	mov	r0, r9
 8006b40:	f7ff f9a0 	bl	8005e84 <_malloc_r>
 8006b44:	f8ca 0000 	str.w	r0, [sl]
 8006b48:	f8ca 0010 	str.w	r0, [sl, #16]
 8006b4c:	b948      	cbnz	r0, 8006b62 <_svfprintf_r+0x52>
 8006b4e:	230c      	movs	r3, #12
 8006b50:	f8c9 3000 	str.w	r3, [r9]
 8006b54:	f04f 33ff 	mov.w	r3, #4294967295
 8006b58:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b5a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006b5c:	b053      	add	sp, #332	; 0x14c
 8006b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b62:	2340      	movs	r3, #64	; 0x40
 8006b64:	f8ca 3014 	str.w	r3, [sl, #20]
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8006b70:	9309      	str	r3, [sp, #36]	; 0x24
 8006b72:	2300      	movs	r3, #0
 8006b74:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006b78:	2300      	movs	r3, #0
 8006b7a:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8006b7e:	ac29      	add	r4, sp, #164	; 0xa4
 8006b80:	9426      	str	r4, [sp, #152]	; 0x98
 8006b82:	930d      	str	r3, [sp, #52]	; 0x34
 8006b84:	9315      	str	r3, [sp, #84]	; 0x54
 8006b86:	9318      	str	r3, [sp, #96]	; 0x60
 8006b88:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b8a:	465b      	mov	r3, fp
 8006b8c:	461e      	mov	r6, r3
 8006b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b92:	b10a      	cbz	r2, 8006b98 <_svfprintf_r+0x88>
 8006b94:	2a25      	cmp	r2, #37	; 0x25
 8006b96:	d1f9      	bne.n	8006b8c <_svfprintf_r+0x7c>
 8006b98:	ebb6 070b 	subs.w	r7, r6, fp
 8006b9c:	d00d      	beq.n	8006bba <_svfprintf_r+0xaa>
 8006b9e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006ba0:	e9c4 b700 	strd	fp, r7, [r4]
 8006ba4:	443b      	add	r3, r7
 8006ba6:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ba8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006baa:	3301      	adds	r3, #1
 8006bac:	2b07      	cmp	r3, #7
 8006bae:	9327      	str	r3, [sp, #156]	; 0x9c
 8006bb0:	dc79      	bgt.n	8006ca6 <_svfprintf_r+0x196>
 8006bb2:	3408      	adds	r4, #8
 8006bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006bb6:	443b      	add	r3, r7
 8006bb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bba:	7833      	ldrb	r3, [r6, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f001 8133 	beq.w	8007e28 <_svfprintf_r+0x1318>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc8:	4698      	mov	r8, r3
 8006bca:	270a      	movs	r7, #10
 8006bcc:	212b      	movs	r1, #43	; 0x2b
 8006bce:	3601      	adds	r6, #1
 8006bd0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006bd4:	9207      	str	r2, [sp, #28]
 8006bd6:	9313      	str	r3, [sp, #76]	; 0x4c
 8006bd8:	4633      	mov	r3, r6
 8006bda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bde:	920b      	str	r2, [sp, #44]	; 0x2c
 8006be0:	930e      	str	r3, [sp, #56]	; 0x38
 8006be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006be4:	3b20      	subs	r3, #32
 8006be6:	2b5a      	cmp	r3, #90	; 0x5a
 8006be8:	f200 85a6 	bhi.w	8007738 <_svfprintf_r+0xc28>
 8006bec:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006bf0:	05a4007e 	.word	0x05a4007e
 8006bf4:	008605a4 	.word	0x008605a4
 8006bf8:	05a405a4 	.word	0x05a405a4
 8006bfc:	006505a4 	.word	0x006505a4
 8006c00:	05a405a4 	.word	0x05a405a4
 8006c04:	00930089 	.word	0x00930089
 8006c08:	009005a4 	.word	0x009005a4
 8006c0c:	05a40096 	.word	0x05a40096
 8006c10:	00b500b2 	.word	0x00b500b2
 8006c14:	00b500b5 	.word	0x00b500b5
 8006c18:	00b500b5 	.word	0x00b500b5
 8006c1c:	00b500b5 	.word	0x00b500b5
 8006c20:	00b500b5 	.word	0x00b500b5
 8006c24:	05a405a4 	.word	0x05a405a4
 8006c28:	05a405a4 	.word	0x05a405a4
 8006c2c:	05a405a4 	.word	0x05a405a4
 8006c30:	012405a4 	.word	0x012405a4
 8006c34:	00e205a4 	.word	0x00e205a4
 8006c38:	012400f5 	.word	0x012400f5
 8006c3c:	01240124 	.word	0x01240124
 8006c40:	05a405a4 	.word	0x05a405a4
 8006c44:	05a405a4 	.word	0x05a405a4
 8006c48:	05a400c5 	.word	0x05a400c5
 8006c4c:	048305a4 	.word	0x048305a4
 8006c50:	05a405a4 	.word	0x05a405a4
 8006c54:	04cd05a4 	.word	0x04cd05a4
 8006c58:	04ee05a4 	.word	0x04ee05a4
 8006c5c:	05a405a4 	.word	0x05a405a4
 8006c60:	05a40510 	.word	0x05a40510
 8006c64:	05a405a4 	.word	0x05a405a4
 8006c68:	05a405a4 	.word	0x05a405a4
 8006c6c:	05a405a4 	.word	0x05a405a4
 8006c70:	012405a4 	.word	0x012405a4
 8006c74:	00e205a4 	.word	0x00e205a4
 8006c78:	012400f7 	.word	0x012400f7
 8006c7c:	01240124 	.word	0x01240124
 8006c80:	00f700c8 	.word	0x00f700c8
 8006c84:	05a400dc 	.word	0x05a400dc
 8006c88:	05a400d5 	.word	0x05a400d5
 8006c8c:	0485045e 	.word	0x0485045e
 8006c90:	00dc04bc 	.word	0x00dc04bc
 8006c94:	04cd05a4 	.word	0x04cd05a4
 8006c98:	04f0007c 	.word	0x04f0007c
 8006c9c:	05a405a4 	.word	0x05a405a4
 8006ca0:	05a4052f 	.word	0x05a4052f
 8006ca4:	007c      	.short	0x007c
 8006ca6:	4651      	mov	r1, sl
 8006ca8:	4648      	mov	r0, r9
 8006caa:	aa26      	add	r2, sp, #152	; 0x98
 8006cac:	f005 f82e 	bl	800bd0c <__ssprint_r>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	f040 812d 	bne.w	8006f10 <_svfprintf_r+0x400>
 8006cb6:	ac29      	add	r4, sp, #164	; 0xa4
 8006cb8:	e77c      	b.n	8006bb4 <_svfprintf_r+0xa4>
 8006cba:	4648      	mov	r0, r9
 8006cbc:	f003 fbfe 	bl	800a4bc <_localeconv_r>
 8006cc0:	6843      	ldr	r3, [r0, #4]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	9318      	str	r3, [sp, #96]	; 0x60
 8006cc6:	f7f9 fa43 	bl	8000150 <strlen>
 8006cca:	9015      	str	r0, [sp, #84]	; 0x54
 8006ccc:	4648      	mov	r0, r9
 8006cce:	f003 fbf5 	bl	800a4bc <_localeconv_r>
 8006cd2:	6883      	ldr	r3, [r0, #8]
 8006cd4:	212b      	movs	r1, #43	; 0x2b
 8006cd6:	930d      	str	r3, [sp, #52]	; 0x34
 8006cd8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006cda:	b12b      	cbz	r3, 8006ce8 <_svfprintf_r+0x1d8>
 8006cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cde:	b11b      	cbz	r3, 8006ce8 <_svfprintf_r+0x1d8>
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	b10b      	cbz	r3, 8006ce8 <_svfprintf_r+0x1d8>
 8006ce4:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8006ce8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006cea:	e775      	b.n	8006bd8 <_svfprintf_r+0xc8>
 8006cec:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1f9      	bne.n	8006ce8 <_svfprintf_r+0x1d8>
 8006cf4:	2320      	movs	r3, #32
 8006cf6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006cfa:	e7f5      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006cfc:	f048 0801 	orr.w	r8, r8, #1
 8006d00:	e7f2      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d0a:	daed      	bge.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d0c:	425b      	negs	r3, r3
 8006d0e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d10:	f048 0804 	orr.w	r8, r8, #4
 8006d14:	e7e8      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d16:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006d1a:	e7e5      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d22:	2a2a      	cmp	r2, #42	; 0x2a
 8006d24:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d26:	d112      	bne.n	8006d4e <_svfprintf_r+0x23e>
 8006d28:	f855 2b04 	ldr.w	r2, [r5], #4
 8006d2c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d2e:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8006d32:	9207      	str	r2, [sp, #28]
 8006d34:	e7d8      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d36:	9807      	ldr	r0, [sp, #28]
 8006d38:	fb07 2200 	mla	r2, r7, r0, r2
 8006d3c:	9207      	str	r2, [sp, #28]
 8006d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d42:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d46:	3a30      	subs	r2, #48	; 0x30
 8006d48:	2a09      	cmp	r2, #9
 8006d4a:	d9f4      	bls.n	8006d36 <_svfprintf_r+0x226>
 8006d4c:	e748      	b.n	8006be0 <_svfprintf_r+0xd0>
 8006d4e:	2200      	movs	r2, #0
 8006d50:	9207      	str	r2, [sp, #28]
 8006d52:	e7f7      	b.n	8006d44 <_svfprintf_r+0x234>
 8006d54:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8006d58:	e7c6      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d5e:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d62:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006d64:	3a30      	subs	r2, #48	; 0x30
 8006d66:	fb07 2200 	mla	r2, r7, r0, r2
 8006d6a:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d70:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d72:	3a30      	subs	r2, #48	; 0x30
 8006d74:	2a09      	cmp	r2, #9
 8006d76:	d9f3      	bls.n	8006d60 <_svfprintf_r+0x250>
 8006d78:	e732      	b.n	8006be0 <_svfprintf_r+0xd0>
 8006d7a:	f048 0808 	orr.w	r8, r8, #8
 8006d7e:	e7b3      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b68      	cmp	r3, #104	; 0x68
 8006d86:	bf01      	itttt	eq
 8006d88:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8006d8a:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8006d8e:	3301      	addeq	r3, #1
 8006d90:	930e      	streq	r3, [sp, #56]	; 0x38
 8006d92:	bf18      	it	ne
 8006d94:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8006d98:	e7a6      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	2b6c      	cmp	r3, #108	; 0x6c
 8006da0:	d105      	bne.n	8006dae <_svfprintf_r+0x29e>
 8006da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006da4:	3301      	adds	r3, #1
 8006da6:	930e      	str	r3, [sp, #56]	; 0x38
 8006da8:	f048 0820 	orr.w	r8, r8, #32
 8006dac:	e79c      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006dae:	f048 0810 	orr.w	r8, r8, #16
 8006db2:	e799      	b.n	8006ce8 <_svfprintf_r+0x1d8>
 8006db4:	462a      	mov	r2, r5
 8006db6:	f852 3b04 	ldr.w	r3, [r2], #4
 8006dba:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	920a      	str	r2, [sp, #40]	; 0x28
 8006dc2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006dc6:	2700      	movs	r7, #0
 8006dc8:	9308      	str	r3, [sp, #32]
 8006dca:	2301      	movs	r3, #1
 8006dcc:	463e      	mov	r6, r7
 8006dce:	463d      	mov	r5, r7
 8006dd0:	9307      	str	r3, [sp, #28]
 8006dd2:	970c      	str	r7, [sp, #48]	; 0x30
 8006dd4:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8006dd8:	e1b0      	b.n	800713c <_svfprintf_r+0x62c>
 8006dda:	f048 0810 	orr.w	r8, r8, #16
 8006dde:	f018 0f20 	tst.w	r8, #32
 8006de2:	d011      	beq.n	8006e08 <_svfprintf_r+0x2f8>
 8006de4:	3507      	adds	r5, #7
 8006de6:	f025 0307 	bic.w	r3, r5, #7
 8006dea:	461a      	mov	r2, r3
 8006dec:	f852 5b08 	ldr.w	r5, [r2], #8
 8006df0:	685e      	ldr	r6, [r3, #4]
 8006df2:	920a      	str	r2, [sp, #40]	; 0x28
 8006df4:	2e00      	cmp	r6, #0
 8006df6:	da05      	bge.n	8006e04 <_svfprintf_r+0x2f4>
 8006df8:	232d      	movs	r3, #45	; 0x2d
 8006dfa:	426d      	negs	r5, r5
 8006dfc:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8006e00:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e04:	2301      	movs	r3, #1
 8006e06:	e389      	b.n	800751c <_svfprintf_r+0xa0c>
 8006e08:	462b      	mov	r3, r5
 8006e0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8006e0e:	f018 0f10 	tst.w	r8, #16
 8006e12:	930a      	str	r3, [sp, #40]	; 0x28
 8006e14:	d002      	beq.n	8006e1c <_svfprintf_r+0x30c>
 8006e16:	4635      	mov	r5, r6
 8006e18:	17f6      	asrs	r6, r6, #31
 8006e1a:	e7eb      	b.n	8006df4 <_svfprintf_r+0x2e4>
 8006e1c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006e20:	d003      	beq.n	8006e2a <_svfprintf_r+0x31a>
 8006e22:	b235      	sxth	r5, r6
 8006e24:	f346 36c0 	sbfx	r6, r6, #15, #1
 8006e28:	e7e4      	b.n	8006df4 <_svfprintf_r+0x2e4>
 8006e2a:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006e2e:	d0f2      	beq.n	8006e16 <_svfprintf_r+0x306>
 8006e30:	b275      	sxtb	r5, r6
 8006e32:	f346 16c0 	sbfx	r6, r6, #7, #1
 8006e36:	e7dd      	b.n	8006df4 <_svfprintf_r+0x2e4>
 8006e38:	3507      	adds	r5, #7
 8006e3a:	f025 0307 	bic.w	r3, r5, #7
 8006e3e:	4619      	mov	r1, r3
 8006e40:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006e44:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006e48:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006e4c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006e50:	910a      	str	r1, [sp, #40]	; 0x28
 8006e52:	f04f 32ff 	mov.w	r2, #4294967295
 8006e56:	4630      	mov	r0, r6
 8006e58:	4629      	mov	r1, r5
 8006e5a:	4b3a      	ldr	r3, [pc, #232]	; (8006f44 <_svfprintf_r+0x434>)
 8006e5c:	f7f9 fdd6 	bl	8000a0c <__aeabi_dcmpun>
 8006e60:	bb18      	cbnz	r0, 8006eaa <_svfprintf_r+0x39a>
 8006e62:	f04f 32ff 	mov.w	r2, #4294967295
 8006e66:	4630      	mov	r0, r6
 8006e68:	4629      	mov	r1, r5
 8006e6a:	4b36      	ldr	r3, [pc, #216]	; (8006f44 <_svfprintf_r+0x434>)
 8006e6c:	f7f9 fdb0 	bl	80009d0 <__aeabi_dcmple>
 8006e70:	b9d8      	cbnz	r0, 8006eaa <_svfprintf_r+0x39a>
 8006e72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e76:	2200      	movs	r2, #0
 8006e78:	2300      	movs	r3, #0
 8006e7a:	f7f9 fd9f 	bl	80009bc <__aeabi_dcmplt>
 8006e7e:	b110      	cbz	r0, 8006e86 <_svfprintf_r+0x376>
 8006e80:	232d      	movs	r3, #45	; 0x2d
 8006e82:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006e86:	4a30      	ldr	r2, [pc, #192]	; (8006f48 <_svfprintf_r+0x438>)
 8006e88:	4b30      	ldr	r3, [pc, #192]	; (8006f4c <_svfprintf_r+0x43c>)
 8006e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e8c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8006e90:	2947      	cmp	r1, #71	; 0x47
 8006e92:	bfd4      	ite	le
 8006e94:	4693      	movle	fp, r2
 8006e96:	469b      	movgt	fp, r3
 8006e98:	2303      	movs	r3, #3
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	e9cd 3107 	strd	r3, r1, [sp, #28]
 8006ea0:	2700      	movs	r7, #0
 8006ea2:	463e      	mov	r6, r7
 8006ea4:	463b      	mov	r3, r7
 8006ea6:	f000 bff9 	b.w	8007e9c <_svfprintf_r+0x138c>
 8006eaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	f7f9 fdab 	bl	8000a0c <__aeabi_dcmpun>
 8006eb6:	b140      	cbz	r0, 8006eca <_svfprintf_r+0x3ba>
 8006eb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006eba:	4a25      	ldr	r2, [pc, #148]	; (8006f50 <_svfprintf_r+0x440>)
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bfbc      	itt	lt
 8006ec0:	232d      	movlt	r3, #45	; 0x2d
 8006ec2:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006ec6:	4b23      	ldr	r3, [pc, #140]	; (8006f54 <_svfprintf_r+0x444>)
 8006ec8:	e7df      	b.n	8006e8a <_svfprintf_r+0x37a>
 8006eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ecc:	f023 0320 	bic.w	r3, r3, #32
 8006ed0:	2b41      	cmp	r3, #65	; 0x41
 8006ed2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ed4:	d125      	bne.n	8006f22 <_svfprintf_r+0x412>
 8006ed6:	2330      	movs	r3, #48	; 0x30
 8006ed8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006edc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ede:	f048 0802 	orr.w	r8, r8, #2
 8006ee2:	2b61      	cmp	r3, #97	; 0x61
 8006ee4:	bf0c      	ite	eq
 8006ee6:	2378      	moveq	r3, #120	; 0x78
 8006ee8:	2358      	movne	r3, #88	; 0x58
 8006eea:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006eee:	9b07      	ldr	r3, [sp, #28]
 8006ef0:	2b63      	cmp	r3, #99	; 0x63
 8006ef2:	dd31      	ble.n	8006f58 <_svfprintf_r+0x448>
 8006ef4:	4648      	mov	r0, r9
 8006ef6:	1c59      	adds	r1, r3, #1
 8006ef8:	f7fe ffc4 	bl	8005e84 <_malloc_r>
 8006efc:	4683      	mov	fp, r0
 8006efe:	2800      	cmp	r0, #0
 8006f00:	f040 81f8 	bne.w	80072f4 <_svfprintf_r+0x7e4>
 8006f04:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006f08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f0c:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006f10:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006f14:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006f18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f1a:	bf18      	it	ne
 8006f1c:	f04f 33ff 	movne.w	r3, #4294967295
 8006f20:	e61a      	b.n	8006b58 <_svfprintf_r+0x48>
 8006f22:	9b07      	ldr	r3, [sp, #28]
 8006f24:	3301      	adds	r3, #1
 8006f26:	f000 81e7 	beq.w	80072f8 <_svfprintf_r+0x7e8>
 8006f2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f2c:	2b47      	cmp	r3, #71	; 0x47
 8006f2e:	f040 81e6 	bne.w	80072fe <_svfprintf_r+0x7ee>
 8006f32:	9b07      	ldr	r3, [sp, #28]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f040 81e2 	bne.w	80072fe <_svfprintf_r+0x7ee>
 8006f3a:	9308      	str	r3, [sp, #32]
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	9307      	str	r3, [sp, #28]
 8006f40:	e00d      	b.n	8006f5e <_svfprintf_r+0x44e>
 8006f42:	bf00      	nop
 8006f44:	7fefffff 	.word	0x7fefffff
 8006f48:	0800c880 	.word	0x0800c880
 8006f4c:	0800c884 	.word	0x0800c884
 8006f50:	0800c888 	.word	0x0800c888
 8006f54:	0800c88c 	.word	0x0800c88c
 8006f58:	9008      	str	r0, [sp, #32]
 8006f5a:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8006f5e:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8006f62:	9314      	str	r3, [sp, #80]	; 0x50
 8006f64:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 8006f68:	1e1d      	subs	r5, r3, #0
 8006f6a:	bfae      	itee	ge
 8006f6c:	2300      	movge	r3, #0
 8006f6e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006f72:	232d      	movlt	r3, #45	; 0x2d
 8006f74:	931c      	str	r3, [sp, #112]	; 0x70
 8006f76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f78:	2b41      	cmp	r3, #65	; 0x41
 8006f7a:	f040 81d8 	bne.w	800732e <_svfprintf_r+0x81e>
 8006f7e:	4638      	mov	r0, r7
 8006f80:	aa20      	add	r2, sp, #128	; 0x80
 8006f82:	4629      	mov	r1, r5
 8006f84:	f003 faf0 	bl	800a568 <frexp>
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006f8e:	f7f9 faa3 	bl	80004d8 <__aeabi_dmul>
 8006f92:	2200      	movs	r2, #0
 8006f94:	2300      	movs	r3, #0
 8006f96:	4606      	mov	r6, r0
 8006f98:	460f      	mov	r7, r1
 8006f9a:	f7f9 fd05 	bl	80009a8 <__aeabi_dcmpeq>
 8006f9e:	b108      	cbz	r0, 8006fa4 <_svfprintf_r+0x494>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	9320      	str	r3, [sp, #128]	; 0x80
 8006fa4:	4bad      	ldr	r3, [pc, #692]	; (800725c <_svfprintf_r+0x74c>)
 8006fa6:	4aae      	ldr	r2, [pc, #696]	; (8007260 <_svfprintf_r+0x750>)
 8006fa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006faa:	465d      	mov	r5, fp
 8006fac:	2961      	cmp	r1, #97	; 0x61
 8006fae:	bf18      	it	ne
 8006fb0:	461a      	movne	r2, r3
 8006fb2:	9b07      	ldr	r3, [sp, #28]
 8006fb4:	921b      	str	r2, [sp, #108]	; 0x6c
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8006fba:	2200      	movs	r2, #0
 8006fbc:	4ba9      	ldr	r3, [pc, #676]	; (8007264 <_svfprintf_r+0x754>)
 8006fbe:	4630      	mov	r0, r6
 8006fc0:	4639      	mov	r1, r7
 8006fc2:	f7f9 fa89 	bl	80004d8 <__aeabi_dmul>
 8006fc6:	460f      	mov	r7, r1
 8006fc8:	4606      	mov	r6, r0
 8006fca:	f7f9 fd35 	bl	8000a38 <__aeabi_d2iz>
 8006fce:	901d      	str	r0, [sp, #116]	; 0x74
 8006fd0:	f7f9 fa18 	bl	8000404 <__aeabi_i2d>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	4630      	mov	r0, r6
 8006fda:	4639      	mov	r1, r7
 8006fdc:	f7f9 f8c4 	bl	8000168 <__aeabi_dsub>
 8006fe0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006fe2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fe4:	4606      	mov	r6, r0
 8006fe6:	5c9b      	ldrb	r3, [r3, r2]
 8006fe8:	460f      	mov	r7, r1
 8006fea:	f805 3b01 	strb.w	r3, [r5], #1
 8006fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ff0:	1c5a      	adds	r2, r3, #1
 8006ff2:	9316      	str	r3, [sp, #88]	; 0x58
 8006ff4:	d007      	beq.n	8007006 <_svfprintf_r+0x4f6>
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f7f9 fcd3 	bl	80009a8 <__aeabi_dcmpeq>
 8007002:	2800      	cmp	r0, #0
 8007004:	d0d9      	beq.n	8006fba <_svfprintf_r+0x4aa>
 8007006:	2200      	movs	r2, #0
 8007008:	4630      	mov	r0, r6
 800700a:	4639      	mov	r1, r7
 800700c:	4b96      	ldr	r3, [pc, #600]	; (8007268 <_svfprintf_r+0x758>)
 800700e:	f7f9 fcf3 	bl	80009f8 <__aeabi_dcmpgt>
 8007012:	b960      	cbnz	r0, 800702e <_svfprintf_r+0x51e>
 8007014:	2200      	movs	r2, #0
 8007016:	4630      	mov	r0, r6
 8007018:	4639      	mov	r1, r7
 800701a:	4b93      	ldr	r3, [pc, #588]	; (8007268 <_svfprintf_r+0x758>)
 800701c:	f7f9 fcc4 	bl	80009a8 <__aeabi_dcmpeq>
 8007020:	2800      	cmp	r0, #0
 8007022:	f000 817f 	beq.w	8007324 <_svfprintf_r+0x814>
 8007026:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007028:	07db      	lsls	r3, r3, #31
 800702a:	f140 817b 	bpl.w	8007324 <_svfprintf_r+0x814>
 800702e:	2030      	movs	r0, #48	; 0x30
 8007030:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007032:	9524      	str	r5, [sp, #144]	; 0x90
 8007034:	7bd9      	ldrb	r1, [r3, #15]
 8007036:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007038:	1e53      	subs	r3, r2, #1
 800703a:	9324      	str	r3, [sp, #144]	; 0x90
 800703c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007040:	428b      	cmp	r3, r1
 8007042:	f000 815e 	beq.w	8007302 <_svfprintf_r+0x7f2>
 8007046:	2b39      	cmp	r3, #57	; 0x39
 8007048:	bf0b      	itete	eq
 800704a:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 800704c:	3301      	addne	r3, #1
 800704e:	7a9b      	ldrbeq	r3, [r3, #10]
 8007050:	b2db      	uxtbne	r3, r3
 8007052:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007056:	eba5 030b 	sub.w	r3, r5, fp
 800705a:	9309      	str	r3, [sp, #36]	; 0x24
 800705c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800705e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007060:	2b47      	cmp	r3, #71	; 0x47
 8007062:	f040 81b3 	bne.w	80073cc <_svfprintf_r+0x8bc>
 8007066:	1cef      	adds	r7, r5, #3
 8007068:	db03      	blt.n	8007072 <_svfprintf_r+0x562>
 800706a:	9b07      	ldr	r3, [sp, #28]
 800706c:	42ab      	cmp	r3, r5
 800706e:	f280 81d3 	bge.w	8007418 <_svfprintf_r+0x908>
 8007072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007074:	3b02      	subs	r3, #2
 8007076:	930b      	str	r3, [sp, #44]	; 0x2c
 8007078:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800707a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800707e:	f021 0120 	bic.w	r1, r1, #32
 8007082:	2941      	cmp	r1, #65	; 0x41
 8007084:	bf08      	it	eq
 8007086:	320f      	addeq	r2, #15
 8007088:	f105 33ff 	add.w	r3, r5, #4294967295
 800708c:	bf06      	itte	eq
 800708e:	b2d2      	uxtbeq	r2, r2
 8007090:	2101      	moveq	r1, #1
 8007092:	2100      	movne	r1, #0
 8007094:	2b00      	cmp	r3, #0
 8007096:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800709a:	bfb4      	ite	lt
 800709c:	222d      	movlt	r2, #45	; 0x2d
 800709e:	222b      	movge	r2, #43	; 0x2b
 80070a0:	9320      	str	r3, [sp, #128]	; 0x80
 80070a2:	bfb8      	it	lt
 80070a4:	f1c5 0301 	rsblt	r3, r5, #1
 80070a8:	2b09      	cmp	r3, #9
 80070aa:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80070ae:	f340 81a6 	ble.w	80073fe <_svfprintf_r+0x8ee>
 80070b2:	260a      	movs	r6, #10
 80070b4:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80070b8:	fb93 f5f6 	sdiv	r5, r3, r6
 80070bc:	4602      	mov	r2, r0
 80070be:	fb06 3115 	mls	r1, r6, r5, r3
 80070c2:	3130      	adds	r1, #48	; 0x30
 80070c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80070c8:	4619      	mov	r1, r3
 80070ca:	2963      	cmp	r1, #99	; 0x63
 80070cc:	462b      	mov	r3, r5
 80070ce:	f100 30ff 	add.w	r0, r0, #4294967295
 80070d2:	dcf1      	bgt.n	80070b8 <_svfprintf_r+0x5a8>
 80070d4:	3330      	adds	r3, #48	; 0x30
 80070d6:	1e91      	subs	r1, r2, #2
 80070d8:	f800 3c01 	strb.w	r3, [r0, #-1]
 80070dc:	460b      	mov	r3, r1
 80070de:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 80070e2:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80070e6:	4283      	cmp	r3, r0
 80070e8:	f0c0 8184 	bcc.w	80073f4 <_svfprintf_r+0x8e4>
 80070ec:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 80070f0:	1a9b      	subs	r3, r3, r2
 80070f2:	4281      	cmp	r1, r0
 80070f4:	bf88      	it	hi
 80070f6:	2300      	movhi	r3, #0
 80070f8:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80070fc:	441a      	add	r2, r3
 80070fe:	ab22      	add	r3, sp, #136	; 0x88
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007104:	9319      	str	r3, [sp, #100]	; 0x64
 8007106:	2a01      	cmp	r2, #1
 8007108:	4413      	add	r3, r2
 800710a:	9307      	str	r3, [sp, #28]
 800710c:	dc02      	bgt.n	8007114 <_svfprintf_r+0x604>
 800710e:	f018 0f01 	tst.w	r8, #1
 8007112:	d003      	beq.n	800711c <_svfprintf_r+0x60c>
 8007114:	9b07      	ldr	r3, [sp, #28]
 8007116:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007118:	4413      	add	r3, r2
 800711a:	9307      	str	r3, [sp, #28]
 800711c:	2600      	movs	r6, #0
 800711e:	4635      	mov	r5, r6
 8007120:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007128:	9314      	str	r3, [sp, #80]	; 0x50
 800712a:	960c      	str	r6, [sp, #48]	; 0x30
 800712c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800712e:	b113      	cbz	r3, 8007136 <_svfprintf_r+0x626>
 8007130:	232d      	movs	r3, #45	; 0x2d
 8007132:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007136:	2700      	movs	r7, #0
 8007138:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800713c:	9b07      	ldr	r3, [sp, #28]
 800713e:	42bb      	cmp	r3, r7
 8007140:	bfb8      	it	lt
 8007142:	463b      	movlt	r3, r7
 8007144:	9314      	str	r3, [sp, #80]	; 0x50
 8007146:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800714a:	b113      	cbz	r3, 8007152 <_svfprintf_r+0x642>
 800714c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800714e:	3301      	adds	r3, #1
 8007150:	9314      	str	r3, [sp, #80]	; 0x50
 8007152:	f018 0302 	ands.w	r3, r8, #2
 8007156:	931b      	str	r3, [sp, #108]	; 0x6c
 8007158:	bf1e      	ittt	ne
 800715a:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 800715c:	3302      	addne	r3, #2
 800715e:	9314      	strne	r3, [sp, #80]	; 0x50
 8007160:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8007164:	931c      	str	r3, [sp, #112]	; 0x70
 8007166:	d121      	bne.n	80071ac <_svfprintf_r+0x69c>
 8007168:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800716c:	1a9b      	subs	r3, r3, r2
 800716e:	2b00      	cmp	r3, #0
 8007170:	9316      	str	r3, [sp, #88]	; 0x58
 8007172:	dd1b      	ble.n	80071ac <_svfprintf_r+0x69c>
 8007174:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007178:	9816      	ldr	r0, [sp, #88]	; 0x58
 800717a:	3201      	adds	r2, #1
 800717c:	2810      	cmp	r0, #16
 800717e:	483b      	ldr	r0, [pc, #236]	; (800726c <_svfprintf_r+0x75c>)
 8007180:	f104 0108 	add.w	r1, r4, #8
 8007184:	6020      	str	r0, [r4, #0]
 8007186:	f300 82e6 	bgt.w	8007756 <_svfprintf_r+0xc46>
 800718a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800718c:	2a07      	cmp	r2, #7
 800718e:	4403      	add	r3, r0
 8007190:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007194:	6060      	str	r0, [r4, #4]
 8007196:	f340 82f3 	ble.w	8007780 <_svfprintf_r+0xc70>
 800719a:	4651      	mov	r1, sl
 800719c:	4648      	mov	r0, r9
 800719e:	aa26      	add	r2, sp, #152	; 0x98
 80071a0:	f004 fdb4 	bl	800bd0c <__ssprint_r>
 80071a4:	2800      	cmp	r0, #0
 80071a6:	f040 861d 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80071aa:	ac29      	add	r4, sp, #164	; 0xa4
 80071ac:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 80071b0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071b2:	b16a      	cbz	r2, 80071d0 <_svfprintf_r+0x6c0>
 80071b4:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80071b8:	6022      	str	r2, [r4, #0]
 80071ba:	2201      	movs	r2, #1
 80071bc:	4413      	add	r3, r2
 80071be:	9328      	str	r3, [sp, #160]	; 0xa0
 80071c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071c2:	6062      	str	r2, [r4, #4]
 80071c4:	4413      	add	r3, r2
 80071c6:	2b07      	cmp	r3, #7
 80071c8:	9327      	str	r3, [sp, #156]	; 0x9c
 80071ca:	f300 82db 	bgt.w	8007784 <_svfprintf_r+0xc74>
 80071ce:	3408      	adds	r4, #8
 80071d0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80071d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071d4:	b162      	cbz	r2, 80071f0 <_svfprintf_r+0x6e0>
 80071d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80071d8:	6022      	str	r2, [r4, #0]
 80071da:	2202      	movs	r2, #2
 80071dc:	4413      	add	r3, r2
 80071de:	9328      	str	r3, [sp, #160]	; 0xa0
 80071e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071e2:	6062      	str	r2, [r4, #4]
 80071e4:	3301      	adds	r3, #1
 80071e6:	2b07      	cmp	r3, #7
 80071e8:	9327      	str	r3, [sp, #156]	; 0x9c
 80071ea:	f300 82d5 	bgt.w	8007798 <_svfprintf_r+0xc88>
 80071ee:	3408      	adds	r4, #8
 80071f0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80071f2:	2b80      	cmp	r3, #128	; 0x80
 80071f4:	d121      	bne.n	800723a <_svfprintf_r+0x72a>
 80071f6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80071fa:	1a9b      	subs	r3, r3, r2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	9316      	str	r3, [sp, #88]	; 0x58
 8007200:	dd1b      	ble.n	800723a <_svfprintf_r+0x72a>
 8007202:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007206:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007208:	3201      	adds	r2, #1
 800720a:	2810      	cmp	r0, #16
 800720c:	4818      	ldr	r0, [pc, #96]	; (8007270 <_svfprintf_r+0x760>)
 800720e:	f104 0108 	add.w	r1, r4, #8
 8007212:	6020      	str	r0, [r4, #0]
 8007214:	f300 82ca 	bgt.w	80077ac <_svfprintf_r+0xc9c>
 8007218:	9816      	ldr	r0, [sp, #88]	; 0x58
 800721a:	2a07      	cmp	r2, #7
 800721c:	4403      	add	r3, r0
 800721e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007222:	6060      	str	r0, [r4, #4]
 8007224:	f340 82d7 	ble.w	80077d6 <_svfprintf_r+0xcc6>
 8007228:	4651      	mov	r1, sl
 800722a:	4648      	mov	r0, r9
 800722c:	aa26      	add	r2, sp, #152	; 0x98
 800722e:	f004 fd6d 	bl	800bd0c <__ssprint_r>
 8007232:	2800      	cmp	r0, #0
 8007234:	f040 85d6 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007238:	ac29      	add	r4, sp, #164	; 0xa4
 800723a:	9b07      	ldr	r3, [sp, #28]
 800723c:	1aff      	subs	r7, r7, r3
 800723e:	2f00      	cmp	r7, #0
 8007240:	dd28      	ble.n	8007294 <_svfprintf_r+0x784>
 8007242:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007246:	480a      	ldr	r0, [pc, #40]	; (8007270 <_svfprintf_r+0x760>)
 8007248:	2f10      	cmp	r7, #16
 800724a:	f103 0301 	add.w	r3, r3, #1
 800724e:	f104 0108 	add.w	r1, r4, #8
 8007252:	6020      	str	r0, [r4, #0]
 8007254:	f300 82c1 	bgt.w	80077da <_svfprintf_r+0xcca>
 8007258:	e00c      	b.n	8007274 <_svfprintf_r+0x764>
 800725a:	bf00      	nop
 800725c:	0800c8a1 	.word	0x0800c8a1
 8007260:	0800c890 	.word	0x0800c890
 8007264:	40300000 	.word	0x40300000
 8007268:	3fe00000 	.word	0x3fe00000
 800726c:	0800c8b4 	.word	0x0800c8b4
 8007270:	0800c8c4 	.word	0x0800c8c4
 8007274:	6067      	str	r7, [r4, #4]
 8007276:	2b07      	cmp	r3, #7
 8007278:	4417      	add	r7, r2
 800727a:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 800727e:	f340 82bf 	ble.w	8007800 <_svfprintf_r+0xcf0>
 8007282:	4651      	mov	r1, sl
 8007284:	4648      	mov	r0, r9
 8007286:	aa26      	add	r2, sp, #152	; 0x98
 8007288:	f004 fd40 	bl	800bd0c <__ssprint_r>
 800728c:	2800      	cmp	r0, #0
 800728e:	f040 85a9 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007292:	ac29      	add	r4, sp, #164	; 0xa4
 8007294:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007298:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 800729a:	f040 82b7 	bne.w	800780c <_svfprintf_r+0xcfc>
 800729e:	9b07      	ldr	r3, [sp, #28]
 80072a0:	f8c4 b000 	str.w	fp, [r4]
 80072a4:	441f      	add	r7, r3
 80072a6:	6063      	str	r3, [r4, #4]
 80072a8:	9728      	str	r7, [sp, #160]	; 0xa0
 80072aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80072ac:	3301      	adds	r3, #1
 80072ae:	2b07      	cmp	r3, #7
 80072b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80072b2:	f300 82f0 	bgt.w	8007896 <_svfprintf_r+0xd86>
 80072b6:	3408      	adds	r4, #8
 80072b8:	f018 0f04 	tst.w	r8, #4
 80072bc:	f040 8574 	bne.w	8007da8 <_svfprintf_r+0x1298>
 80072c0:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 80072c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072c6:	428a      	cmp	r2, r1
 80072c8:	bfac      	ite	ge
 80072ca:	189b      	addge	r3, r3, r2
 80072cc:	185b      	addlt	r3, r3, r1
 80072ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80072d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80072d2:	b13b      	cbz	r3, 80072e4 <_svfprintf_r+0x7d4>
 80072d4:	4651      	mov	r1, sl
 80072d6:	4648      	mov	r0, r9
 80072d8:	aa26      	add	r2, sp, #152	; 0x98
 80072da:	f004 fd17 	bl	800bd0c <__ssprint_r>
 80072de:	2800      	cmp	r0, #0
 80072e0:	f040 8580 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80072e4:	2300      	movs	r3, #0
 80072e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80072e8:	9b08      	ldr	r3, [sp, #32]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f040 8596 	bne.w	8007e1c <_svfprintf_r+0x130c>
 80072f0:	ac29      	add	r4, sp, #164	; 0xa4
 80072f2:	e0e6      	b.n	80074c2 <_svfprintf_r+0x9b2>
 80072f4:	9008      	str	r0, [sp, #32]
 80072f6:	e632      	b.n	8006f5e <_svfprintf_r+0x44e>
 80072f8:	2306      	movs	r3, #6
 80072fa:	9008      	str	r0, [sp, #32]
 80072fc:	e61f      	b.n	8006f3e <_svfprintf_r+0x42e>
 80072fe:	9008      	str	r0, [sp, #32]
 8007300:	e62d      	b.n	8006f5e <_svfprintf_r+0x44e>
 8007302:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007306:	e696      	b.n	8007036 <_svfprintf_r+0x526>
 8007308:	f803 0b01 	strb.w	r0, [r3], #1
 800730c:	1aca      	subs	r2, r1, r3
 800730e:	2a00      	cmp	r2, #0
 8007310:	dafa      	bge.n	8007308 <_svfprintf_r+0x7f8>
 8007312:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007314:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007316:	3201      	adds	r2, #1
 8007318:	f103 0301 	add.w	r3, r3, #1
 800731c:	bfb8      	it	lt
 800731e:	2300      	movlt	r3, #0
 8007320:	441d      	add	r5, r3
 8007322:	e698      	b.n	8007056 <_svfprintf_r+0x546>
 8007324:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007326:	462b      	mov	r3, r5
 8007328:	2030      	movs	r0, #48	; 0x30
 800732a:	18a9      	adds	r1, r5, r2
 800732c:	e7ee      	b.n	800730c <_svfprintf_r+0x7fc>
 800732e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007330:	2b46      	cmp	r3, #70	; 0x46
 8007332:	d005      	beq.n	8007340 <_svfprintf_r+0x830>
 8007334:	2b45      	cmp	r3, #69	; 0x45
 8007336:	d11d      	bne.n	8007374 <_svfprintf_r+0x864>
 8007338:	9b07      	ldr	r3, [sp, #28]
 800733a:	1c5e      	adds	r6, r3, #1
 800733c:	2302      	movs	r3, #2
 800733e:	e001      	b.n	8007344 <_svfprintf_r+0x834>
 8007340:	2303      	movs	r3, #3
 8007342:	9e07      	ldr	r6, [sp, #28]
 8007344:	aa24      	add	r2, sp, #144	; 0x90
 8007346:	9204      	str	r2, [sp, #16]
 8007348:	aa21      	add	r2, sp, #132	; 0x84
 800734a:	9203      	str	r2, [sp, #12]
 800734c:	aa20      	add	r2, sp, #128	; 0x80
 800734e:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	463a      	mov	r2, r7
 8007356:	462b      	mov	r3, r5
 8007358:	4648      	mov	r0, r9
 800735a:	f003 fa05 	bl	800a768 <_dtoa_r>
 800735e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007360:	4683      	mov	fp, r0
 8007362:	2b47      	cmp	r3, #71	; 0x47
 8007364:	d108      	bne.n	8007378 <_svfprintf_r+0x868>
 8007366:	f018 0f01 	tst.w	r8, #1
 800736a:	d105      	bne.n	8007378 <_svfprintf_r+0x868>
 800736c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800736e:	eba3 030b 	sub.w	r3, r3, fp
 8007372:	e672      	b.n	800705a <_svfprintf_r+0x54a>
 8007374:	9e07      	ldr	r6, [sp, #28]
 8007376:	e7e1      	b.n	800733c <_svfprintf_r+0x82c>
 8007378:	eb0b 0306 	add.w	r3, fp, r6
 800737c:	9309      	str	r3, [sp, #36]	; 0x24
 800737e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007380:	2b46      	cmp	r3, #70	; 0x46
 8007382:	d111      	bne.n	80073a8 <_svfprintf_r+0x898>
 8007384:	f89b 3000 	ldrb.w	r3, [fp]
 8007388:	2b30      	cmp	r3, #48	; 0x30
 800738a:	d109      	bne.n	80073a0 <_svfprintf_r+0x890>
 800738c:	2200      	movs	r2, #0
 800738e:	2300      	movs	r3, #0
 8007390:	4638      	mov	r0, r7
 8007392:	4629      	mov	r1, r5
 8007394:	f7f9 fb08 	bl	80009a8 <__aeabi_dcmpeq>
 8007398:	b910      	cbnz	r0, 80073a0 <_svfprintf_r+0x890>
 800739a:	f1c6 0601 	rsb	r6, r6, #1
 800739e:	9620      	str	r6, [sp, #128]	; 0x80
 80073a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80073a4:	441a      	add	r2, r3
 80073a6:	9209      	str	r2, [sp, #36]	; 0x24
 80073a8:	2200      	movs	r2, #0
 80073aa:	2300      	movs	r3, #0
 80073ac:	4638      	mov	r0, r7
 80073ae:	4629      	mov	r1, r5
 80073b0:	f7f9 fafa 	bl	80009a8 <__aeabi_dcmpeq>
 80073b4:	b108      	cbz	r0, 80073ba <_svfprintf_r+0x8aa>
 80073b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073b8:	9324      	str	r3, [sp, #144]	; 0x90
 80073ba:	2230      	movs	r2, #48	; 0x30
 80073bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80073be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073c0:	4299      	cmp	r1, r3
 80073c2:	d9d3      	bls.n	800736c <_svfprintf_r+0x85c>
 80073c4:	1c59      	adds	r1, r3, #1
 80073c6:	9124      	str	r1, [sp, #144]	; 0x90
 80073c8:	701a      	strb	r2, [r3, #0]
 80073ca:	e7f7      	b.n	80073bc <_svfprintf_r+0x8ac>
 80073cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073ce:	2b46      	cmp	r3, #70	; 0x46
 80073d0:	f47f ae52 	bne.w	8007078 <_svfprintf_r+0x568>
 80073d4:	9a07      	ldr	r2, [sp, #28]
 80073d6:	f008 0301 	and.w	r3, r8, #1
 80073da:	2d00      	cmp	r5, #0
 80073dc:	ea43 0302 	orr.w	r3, r3, r2
 80073e0:	dd29      	ble.n	8007436 <_svfprintf_r+0x926>
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d034      	beq.n	8007450 <_svfprintf_r+0x940>
 80073e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073e8:	18eb      	adds	r3, r5, r3
 80073ea:	441a      	add	r2, r3
 80073ec:	9207      	str	r2, [sp, #28]
 80073ee:	2366      	movs	r3, #102	; 0x66
 80073f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80073f2:	e033      	b.n	800745c <_svfprintf_r+0x94c>
 80073f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80073f8:	f805 6f01 	strb.w	r6, [r5, #1]!
 80073fc:	e673      	b.n	80070e6 <_svfprintf_r+0x5d6>
 80073fe:	b941      	cbnz	r1, 8007412 <_svfprintf_r+0x902>
 8007400:	2230      	movs	r2, #48	; 0x30
 8007402:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007406:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800740a:	3330      	adds	r3, #48	; 0x30
 800740c:	f802 3b01 	strb.w	r3, [r2], #1
 8007410:	e675      	b.n	80070fe <_svfprintf_r+0x5ee>
 8007412:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007416:	e7f8      	b.n	800740a <_svfprintf_r+0x8fa>
 8007418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800741a:	42ab      	cmp	r3, r5
 800741c:	dd10      	ble.n	8007440 <_svfprintf_r+0x930>
 800741e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007420:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007422:	2d00      	cmp	r5, #0
 8007424:	4413      	add	r3, r2
 8007426:	9307      	str	r3, [sp, #28]
 8007428:	dc10      	bgt.n	800744c <_svfprintf_r+0x93c>
 800742a:	9a07      	ldr	r2, [sp, #28]
 800742c:	f1c5 0301 	rsb	r3, r5, #1
 8007430:	441a      	add	r2, r3
 8007432:	9207      	str	r2, [sp, #28]
 8007434:	e00a      	b.n	800744c <_svfprintf_r+0x93c>
 8007436:	b16b      	cbz	r3, 8007454 <_svfprintf_r+0x944>
 8007438:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800743a:	9a07      	ldr	r2, [sp, #28]
 800743c:	3301      	adds	r3, #1
 800743e:	e7d4      	b.n	80073ea <_svfprintf_r+0x8da>
 8007440:	f018 0f01 	tst.w	r8, #1
 8007444:	d01f      	beq.n	8007486 <_svfprintf_r+0x976>
 8007446:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007448:	18eb      	adds	r3, r5, r3
 800744a:	9307      	str	r3, [sp, #28]
 800744c:	2367      	movs	r3, #103	; 0x67
 800744e:	e7cf      	b.n	80073f0 <_svfprintf_r+0x8e0>
 8007450:	9507      	str	r5, [sp, #28]
 8007452:	e7cc      	b.n	80073ee <_svfprintf_r+0x8de>
 8007454:	2366      	movs	r3, #102	; 0x66
 8007456:	930b      	str	r3, [sp, #44]	; 0x2c
 8007458:	2301      	movs	r3, #1
 800745a:	9307      	str	r3, [sp, #28]
 800745c:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007460:	930c      	str	r3, [sp, #48]	; 0x30
 8007462:	d021      	beq.n	80074a8 <_svfprintf_r+0x998>
 8007464:	2600      	movs	r6, #0
 8007466:	2d00      	cmp	r5, #0
 8007468:	960c      	str	r6, [sp, #48]	; 0x30
 800746a:	f77f ae5f 	ble.w	800712c <_svfprintf_r+0x61c>
 800746e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	2bff      	cmp	r3, #255	; 0xff
 8007474:	d109      	bne.n	800748a <_svfprintf_r+0x97a>
 8007476:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007478:	9a07      	ldr	r2, [sp, #28]
 800747a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800747c:	4433      	add	r3, r6
 800747e:	fb01 2303 	mla	r3, r1, r3, r2
 8007482:	9307      	str	r3, [sp, #28]
 8007484:	e652      	b.n	800712c <_svfprintf_r+0x61c>
 8007486:	9507      	str	r5, [sp, #28]
 8007488:	e7e0      	b.n	800744c <_svfprintf_r+0x93c>
 800748a:	42ab      	cmp	r3, r5
 800748c:	daf3      	bge.n	8007476 <_svfprintf_r+0x966>
 800748e:	1aed      	subs	r5, r5, r3
 8007490:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007492:	785b      	ldrb	r3, [r3, #1]
 8007494:	b133      	cbz	r3, 80074a4 <_svfprintf_r+0x994>
 8007496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007498:	3301      	adds	r3, #1
 800749a:	930c      	str	r3, [sp, #48]	; 0x30
 800749c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800749e:	3301      	adds	r3, #1
 80074a0:	930d      	str	r3, [sp, #52]	; 0x34
 80074a2:	e7e4      	b.n	800746e <_svfprintf_r+0x95e>
 80074a4:	3601      	adds	r6, #1
 80074a6:	e7e2      	b.n	800746e <_svfprintf_r+0x95e>
 80074a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80074aa:	e63f      	b.n	800712c <_svfprintf_r+0x61c>
 80074ac:	1d2b      	adds	r3, r5, #4
 80074ae:	f018 0f20 	tst.w	r8, #32
 80074b2:	930a      	str	r3, [sp, #40]	; 0x28
 80074b4:	d00a      	beq.n	80074cc <_svfprintf_r+0x9bc>
 80074b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074b8:	682b      	ldr	r3, [r5, #0]
 80074ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80074bc:	17d2      	asrs	r2, r2, #31
 80074be:	e9c3 1200 	strd	r1, r2, [r3]
 80074c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80074c4:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 80074c8:	f7ff bb5f 	b.w	8006b8a <_svfprintf_r+0x7a>
 80074cc:	f018 0f10 	tst.w	r8, #16
 80074d0:	d003      	beq.n	80074da <_svfprintf_r+0x9ca>
 80074d2:	682b      	ldr	r3, [r5, #0]
 80074d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	e7f3      	b.n	80074c2 <_svfprintf_r+0x9b2>
 80074da:	f018 0f40 	tst.w	r8, #64	; 0x40
 80074de:	d003      	beq.n	80074e8 <_svfprintf_r+0x9d8>
 80074e0:	682b      	ldr	r3, [r5, #0]
 80074e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074e4:	801a      	strh	r2, [r3, #0]
 80074e6:	e7ec      	b.n	80074c2 <_svfprintf_r+0x9b2>
 80074e8:	f418 7f00 	tst.w	r8, #512	; 0x200
 80074ec:	d0f1      	beq.n	80074d2 <_svfprintf_r+0x9c2>
 80074ee:	682b      	ldr	r3, [r5, #0]
 80074f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074f2:	701a      	strb	r2, [r3, #0]
 80074f4:	e7e5      	b.n	80074c2 <_svfprintf_r+0x9b2>
 80074f6:	f048 0810 	orr.w	r8, r8, #16
 80074fa:	f018 0320 	ands.w	r3, r8, #32
 80074fe:	d020      	beq.n	8007542 <_svfprintf_r+0xa32>
 8007500:	3507      	adds	r5, #7
 8007502:	f025 0307 	bic.w	r3, r5, #7
 8007506:	461a      	mov	r2, r3
 8007508:	f852 5b08 	ldr.w	r5, [r2], #8
 800750c:	685e      	ldr	r6, [r3, #4]
 800750e:	920a      	str	r2, [sp, #40]	; 0x28
 8007510:	2300      	movs	r3, #0
 8007512:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007516:	2200      	movs	r2, #0
 8007518:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800751c:	9a07      	ldr	r2, [sp, #28]
 800751e:	3201      	adds	r2, #1
 8007520:	f000 848d 	beq.w	8007e3e <_svfprintf_r+0x132e>
 8007524:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007528:	9208      	str	r2, [sp, #32]
 800752a:	ea55 0206 	orrs.w	r2, r5, r6
 800752e:	f040 848c 	bne.w	8007e4a <_svfprintf_r+0x133a>
 8007532:	9a07      	ldr	r2, [sp, #28]
 8007534:	2a00      	cmp	r2, #0
 8007536:	f000 80f4 	beq.w	8007722 <_svfprintf_r+0xc12>
 800753a:	2b01      	cmp	r3, #1
 800753c:	f040 8488 	bne.w	8007e50 <_svfprintf_r+0x1340>
 8007540:	e09e      	b.n	8007680 <_svfprintf_r+0xb70>
 8007542:	462a      	mov	r2, r5
 8007544:	f852 5b04 	ldr.w	r5, [r2], #4
 8007548:	f018 0610 	ands.w	r6, r8, #16
 800754c:	920a      	str	r2, [sp, #40]	; 0x28
 800754e:	d001      	beq.n	8007554 <_svfprintf_r+0xa44>
 8007550:	461e      	mov	r6, r3
 8007552:	e7dd      	b.n	8007510 <_svfprintf_r+0xa00>
 8007554:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007558:	d001      	beq.n	800755e <_svfprintf_r+0xa4e>
 800755a:	b2ad      	uxth	r5, r5
 800755c:	e7d8      	b.n	8007510 <_svfprintf_r+0xa00>
 800755e:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8007562:	d0d5      	beq.n	8007510 <_svfprintf_r+0xa00>
 8007564:	b2ed      	uxtb	r5, r5
 8007566:	e7f3      	b.n	8007550 <_svfprintf_r+0xa40>
 8007568:	462b      	mov	r3, r5
 800756a:	f853 5b04 	ldr.w	r5, [r3], #4
 800756e:	2278      	movs	r2, #120	; 0x78
 8007570:	930a      	str	r3, [sp, #40]	; 0x28
 8007572:	f647 0330 	movw	r3, #30768	; 0x7830
 8007576:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800757a:	4ba2      	ldr	r3, [pc, #648]	; (8007804 <_svfprintf_r+0xcf4>)
 800757c:	2600      	movs	r6, #0
 800757e:	931a      	str	r3, [sp, #104]	; 0x68
 8007580:	f048 0802 	orr.w	r8, r8, #2
 8007584:	2302      	movs	r3, #2
 8007586:	920b      	str	r2, [sp, #44]	; 0x2c
 8007588:	e7c5      	b.n	8007516 <_svfprintf_r+0xa06>
 800758a:	462b      	mov	r3, r5
 800758c:	2500      	movs	r5, #0
 800758e:	f853 bb04 	ldr.w	fp, [r3], #4
 8007592:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007596:	930a      	str	r3, [sp, #40]	; 0x28
 8007598:	9b07      	ldr	r3, [sp, #28]
 800759a:	1c58      	adds	r0, r3, #1
 800759c:	d010      	beq.n	80075c0 <_svfprintf_r+0xab0>
 800759e:	461a      	mov	r2, r3
 80075a0:	4629      	mov	r1, r5
 80075a2:	4658      	mov	r0, fp
 80075a4:	f002 ffc4 	bl	800a530 <memchr>
 80075a8:	9008      	str	r0, [sp, #32]
 80075aa:	2800      	cmp	r0, #0
 80075ac:	f000 80d0 	beq.w	8007750 <_svfprintf_r+0xc40>
 80075b0:	eba0 030b 	sub.w	r3, r0, fp
 80075b4:	462f      	mov	r7, r5
 80075b6:	462e      	mov	r6, r5
 80075b8:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80075bc:	950c      	str	r5, [sp, #48]	; 0x30
 80075be:	e5bd      	b.n	800713c <_svfprintf_r+0x62c>
 80075c0:	4658      	mov	r0, fp
 80075c2:	f7f8 fdc5 	bl	8000150 <strlen>
 80075c6:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80075ca:	e469      	b.n	8006ea0 <_svfprintf_r+0x390>
 80075cc:	f048 0810 	orr.w	r8, r8, #16
 80075d0:	f018 0320 	ands.w	r3, r8, #32
 80075d4:	d009      	beq.n	80075ea <_svfprintf_r+0xada>
 80075d6:	3507      	adds	r5, #7
 80075d8:	f025 0307 	bic.w	r3, r5, #7
 80075dc:	461a      	mov	r2, r3
 80075de:	f852 5b08 	ldr.w	r5, [r2], #8
 80075e2:	685e      	ldr	r6, [r3, #4]
 80075e4:	920a      	str	r2, [sp, #40]	; 0x28
 80075e6:	2301      	movs	r3, #1
 80075e8:	e795      	b.n	8007516 <_svfprintf_r+0xa06>
 80075ea:	462a      	mov	r2, r5
 80075ec:	f852 5b04 	ldr.w	r5, [r2], #4
 80075f0:	f018 0610 	ands.w	r6, r8, #16
 80075f4:	920a      	str	r2, [sp, #40]	; 0x28
 80075f6:	d001      	beq.n	80075fc <_svfprintf_r+0xaec>
 80075f8:	461e      	mov	r6, r3
 80075fa:	e7f4      	b.n	80075e6 <_svfprintf_r+0xad6>
 80075fc:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007600:	d001      	beq.n	8007606 <_svfprintf_r+0xaf6>
 8007602:	b2ad      	uxth	r5, r5
 8007604:	e7ef      	b.n	80075e6 <_svfprintf_r+0xad6>
 8007606:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 800760a:	d0ec      	beq.n	80075e6 <_svfprintf_r+0xad6>
 800760c:	b2ed      	uxtb	r5, r5
 800760e:	e7f3      	b.n	80075f8 <_svfprintf_r+0xae8>
 8007610:	4b7d      	ldr	r3, [pc, #500]	; (8007808 <_svfprintf_r+0xcf8>)
 8007612:	931a      	str	r3, [sp, #104]	; 0x68
 8007614:	f018 0320 	ands.w	r3, r8, #32
 8007618:	d01b      	beq.n	8007652 <_svfprintf_r+0xb42>
 800761a:	3507      	adds	r5, #7
 800761c:	f025 0307 	bic.w	r3, r5, #7
 8007620:	461a      	mov	r2, r3
 8007622:	f852 5b08 	ldr.w	r5, [r2], #8
 8007626:	685e      	ldr	r6, [r3, #4]
 8007628:	920a      	str	r2, [sp, #40]	; 0x28
 800762a:	f018 0f01 	tst.w	r8, #1
 800762e:	d00a      	beq.n	8007646 <_svfprintf_r+0xb36>
 8007630:	ea55 0306 	orrs.w	r3, r5, r6
 8007634:	d007      	beq.n	8007646 <_svfprintf_r+0xb36>
 8007636:	2330      	movs	r3, #48	; 0x30
 8007638:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800763c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800763e:	f048 0802 	orr.w	r8, r8, #2
 8007642:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007646:	2302      	movs	r3, #2
 8007648:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800764c:	e763      	b.n	8007516 <_svfprintf_r+0xa06>
 800764e:	4b6d      	ldr	r3, [pc, #436]	; (8007804 <_svfprintf_r+0xcf4>)
 8007650:	e7df      	b.n	8007612 <_svfprintf_r+0xb02>
 8007652:	462a      	mov	r2, r5
 8007654:	f852 5b04 	ldr.w	r5, [r2], #4
 8007658:	f018 0610 	ands.w	r6, r8, #16
 800765c:	920a      	str	r2, [sp, #40]	; 0x28
 800765e:	d001      	beq.n	8007664 <_svfprintf_r+0xb54>
 8007660:	461e      	mov	r6, r3
 8007662:	e7e2      	b.n	800762a <_svfprintf_r+0xb1a>
 8007664:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8007668:	d001      	beq.n	800766e <_svfprintf_r+0xb5e>
 800766a:	b2ad      	uxth	r5, r5
 800766c:	e7dd      	b.n	800762a <_svfprintf_r+0xb1a>
 800766e:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8007672:	d0da      	beq.n	800762a <_svfprintf_r+0xb1a>
 8007674:	b2ed      	uxtb	r5, r5
 8007676:	e7f3      	b.n	8007660 <_svfprintf_r+0xb50>
 8007678:	2d0a      	cmp	r5, #10
 800767a:	f176 0300 	sbcs.w	r3, r6, #0
 800767e:	d205      	bcs.n	800768c <_svfprintf_r+0xb7c>
 8007680:	3530      	adds	r5, #48	; 0x30
 8007682:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 8007686:	f20d 1b47 	addw	fp, sp, #327	; 0x147
 800768a:	e3fd      	b.n	8007e88 <_svfprintf_r+0x1378>
 800768c:	2300      	movs	r3, #0
 800768e:	9309      	str	r3, [sp, #36]	; 0x24
 8007690:	9b08      	ldr	r3, [sp, #32]
 8007692:	af52      	add	r7, sp, #328	; 0x148
 8007694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007698:	930c      	str	r3, [sp, #48]	; 0x30
 800769a:	220a      	movs	r2, #10
 800769c:	2300      	movs	r3, #0
 800769e:	4628      	mov	r0, r5
 80076a0:	4631      	mov	r1, r6
 80076a2:	f7f9 fa41 	bl	8000b28 <__aeabi_uldivmod>
 80076a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a8:	3230      	adds	r2, #48	; 0x30
 80076aa:	3301      	adds	r3, #1
 80076ac:	9309      	str	r3, [sp, #36]	; 0x24
 80076ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076b0:	4688      	mov	r8, r1
 80076b2:	9014      	str	r0, [sp, #80]	; 0x50
 80076b4:	f107 3bff 	add.w	fp, r7, #4294967295
 80076b8:	f807 2c01 	strb.w	r2, [r7, #-1]
 80076bc:	b1d3      	cbz	r3, 80076f4 <_svfprintf_r+0xbe4>
 80076be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d115      	bne.n	80076f4 <_svfprintf_r+0xbe4>
 80076c8:	2aff      	cmp	r2, #255	; 0xff
 80076ca:	d013      	beq.n	80076f4 <_svfprintf_r+0xbe4>
 80076cc:	2d0a      	cmp	r5, #10
 80076ce:	f176 0300 	sbcs.w	r3, r6, #0
 80076d2:	d30f      	bcc.n	80076f4 <_svfprintf_r+0xbe4>
 80076d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076d8:	ebab 0b03 	sub.w	fp, fp, r3
 80076dc:	461a      	mov	r2, r3
 80076de:	4658      	mov	r0, fp
 80076e0:	f002 fed2 	bl	800a488 <strncpy>
 80076e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076e6:	785b      	ldrb	r3, [r3, #1]
 80076e8:	b11b      	cbz	r3, 80076f2 <_svfprintf_r+0xbe2>
 80076ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ec:	3301      	adds	r3, #1
 80076ee:	930d      	str	r3, [sp, #52]	; 0x34
 80076f0:	2300      	movs	r3, #0
 80076f2:	9309      	str	r3, [sp, #36]	; 0x24
 80076f4:	2d0a      	cmp	r5, #10
 80076f6:	f176 0600 	sbcs.w	r6, r6, #0
 80076fa:	f0c0 83c5 	bcc.w	8007e88 <_svfprintf_r+0x1378>
 80076fe:	4646      	mov	r6, r8
 8007700:	465f      	mov	r7, fp
 8007702:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007704:	e7c9      	b.n	800769a <_svfprintf_r+0xb8a>
 8007706:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007708:	f005 030f 	and.w	r3, r5, #15
 800770c:	5cd3      	ldrb	r3, [r2, r3]
 800770e:	092d      	lsrs	r5, r5, #4
 8007710:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8007714:	0936      	lsrs	r6, r6, #4
 8007716:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800771a:	ea55 0306 	orrs.w	r3, r5, r6
 800771e:	d1f2      	bne.n	8007706 <_svfprintf_r+0xbf6>
 8007720:	e3b2      	b.n	8007e88 <_svfprintf_r+0x1378>
 8007722:	b933      	cbnz	r3, 8007732 <_svfprintf_r+0xc22>
 8007724:	f018 0f01 	tst.w	r8, #1
 8007728:	d003      	beq.n	8007732 <_svfprintf_r+0xc22>
 800772a:	2330      	movs	r3, #48	; 0x30
 800772c:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007730:	e7a9      	b.n	8007686 <_svfprintf_r+0xb76>
 8007732:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8007736:	e3a7      	b.n	8007e88 <_svfprintf_r+0x1378>
 8007738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 8374 	beq.w	8007e28 <_svfprintf_r+0x1318>
 8007740:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007744:	2300      	movs	r3, #0
 8007746:	950a      	str	r5, [sp, #40]	; 0x28
 8007748:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800774c:	f7ff bb3b 	b.w	8006dc6 <_svfprintf_r+0x2b6>
 8007750:	9f08      	ldr	r7, [sp, #32]
 8007752:	f7ff bba6 	b.w	8006ea2 <_svfprintf_r+0x392>
 8007756:	2010      	movs	r0, #16
 8007758:	2a07      	cmp	r2, #7
 800775a:	4403      	add	r3, r0
 800775c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007760:	6060      	str	r0, [r4, #4]
 8007762:	dd08      	ble.n	8007776 <_svfprintf_r+0xc66>
 8007764:	4651      	mov	r1, sl
 8007766:	4648      	mov	r0, r9
 8007768:	aa26      	add	r2, sp, #152	; 0x98
 800776a:	f004 facf 	bl	800bd0c <__ssprint_r>
 800776e:	2800      	cmp	r0, #0
 8007770:	f040 8338 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007774:	a929      	add	r1, sp, #164	; 0xa4
 8007776:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007778:	460c      	mov	r4, r1
 800777a:	3b10      	subs	r3, #16
 800777c:	9316      	str	r3, [sp, #88]	; 0x58
 800777e:	e4f9      	b.n	8007174 <_svfprintf_r+0x664>
 8007780:	460c      	mov	r4, r1
 8007782:	e513      	b.n	80071ac <_svfprintf_r+0x69c>
 8007784:	4651      	mov	r1, sl
 8007786:	4648      	mov	r0, r9
 8007788:	aa26      	add	r2, sp, #152	; 0x98
 800778a:	f004 fabf 	bl	800bd0c <__ssprint_r>
 800778e:	2800      	cmp	r0, #0
 8007790:	f040 8328 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007794:	ac29      	add	r4, sp, #164	; 0xa4
 8007796:	e51b      	b.n	80071d0 <_svfprintf_r+0x6c0>
 8007798:	4651      	mov	r1, sl
 800779a:	4648      	mov	r0, r9
 800779c:	aa26      	add	r2, sp, #152	; 0x98
 800779e:	f004 fab5 	bl	800bd0c <__ssprint_r>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	f040 831e 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80077a8:	ac29      	add	r4, sp, #164	; 0xa4
 80077aa:	e521      	b.n	80071f0 <_svfprintf_r+0x6e0>
 80077ac:	2010      	movs	r0, #16
 80077ae:	2a07      	cmp	r2, #7
 80077b0:	4403      	add	r3, r0
 80077b2:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80077b6:	6060      	str	r0, [r4, #4]
 80077b8:	dd08      	ble.n	80077cc <_svfprintf_r+0xcbc>
 80077ba:	4651      	mov	r1, sl
 80077bc:	4648      	mov	r0, r9
 80077be:	aa26      	add	r2, sp, #152	; 0x98
 80077c0:	f004 faa4 	bl	800bd0c <__ssprint_r>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	f040 830d 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80077ca:	a929      	add	r1, sp, #164	; 0xa4
 80077cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077ce:	460c      	mov	r4, r1
 80077d0:	3b10      	subs	r3, #16
 80077d2:	9316      	str	r3, [sp, #88]	; 0x58
 80077d4:	e515      	b.n	8007202 <_svfprintf_r+0x6f2>
 80077d6:	460c      	mov	r4, r1
 80077d8:	e52f      	b.n	800723a <_svfprintf_r+0x72a>
 80077da:	2010      	movs	r0, #16
 80077dc:	2b07      	cmp	r3, #7
 80077de:	4402      	add	r2, r0
 80077e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80077e4:	6060      	str	r0, [r4, #4]
 80077e6:	dd08      	ble.n	80077fa <_svfprintf_r+0xcea>
 80077e8:	4651      	mov	r1, sl
 80077ea:	4648      	mov	r0, r9
 80077ec:	aa26      	add	r2, sp, #152	; 0x98
 80077ee:	f004 fa8d 	bl	800bd0c <__ssprint_r>
 80077f2:	2800      	cmp	r0, #0
 80077f4:	f040 82f6 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80077f8:	a929      	add	r1, sp, #164	; 0xa4
 80077fa:	460c      	mov	r4, r1
 80077fc:	3f10      	subs	r7, #16
 80077fe:	e520      	b.n	8007242 <_svfprintf_r+0x732>
 8007800:	460c      	mov	r4, r1
 8007802:	e547      	b.n	8007294 <_svfprintf_r+0x784>
 8007804:	0800c890 	.word	0x0800c890
 8007808:	0800c8a1 	.word	0x0800c8a1
 800780c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800780e:	2b65      	cmp	r3, #101	; 0x65
 8007810:	f340 8230 	ble.w	8007c74 <_svfprintf_r+0x1164>
 8007814:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007818:	2200      	movs	r2, #0
 800781a:	2300      	movs	r3, #0
 800781c:	f7f9 f8c4 	bl	80009a8 <__aeabi_dcmpeq>
 8007820:	2800      	cmp	r0, #0
 8007822:	d068      	beq.n	80078f6 <_svfprintf_r+0xde6>
 8007824:	4b6d      	ldr	r3, [pc, #436]	; (80079dc <_svfprintf_r+0xecc>)
 8007826:	6023      	str	r3, [r4, #0]
 8007828:	2301      	movs	r3, #1
 800782a:	441f      	add	r7, r3
 800782c:	6063      	str	r3, [r4, #4]
 800782e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007830:	9728      	str	r7, [sp, #160]	; 0xa0
 8007832:	3301      	adds	r3, #1
 8007834:	2b07      	cmp	r3, #7
 8007836:	9327      	str	r3, [sp, #156]	; 0x9c
 8007838:	dc37      	bgt.n	80078aa <_svfprintf_r+0xd9a>
 800783a:	3408      	adds	r4, #8
 800783c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800783e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007840:	4293      	cmp	r3, r2
 8007842:	db03      	blt.n	800784c <_svfprintf_r+0xd3c>
 8007844:	f018 0f01 	tst.w	r8, #1
 8007848:	f43f ad36 	beq.w	80072b8 <_svfprintf_r+0x7a8>
 800784c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800784e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007850:	6023      	str	r3, [r4, #0]
 8007852:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007854:	6063      	str	r3, [r4, #4]
 8007856:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007858:	4413      	add	r3, r2
 800785a:	9328      	str	r3, [sp, #160]	; 0xa0
 800785c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800785e:	3301      	adds	r3, #1
 8007860:	2b07      	cmp	r3, #7
 8007862:	9327      	str	r3, [sp, #156]	; 0x9c
 8007864:	dc2b      	bgt.n	80078be <_svfprintf_r+0xdae>
 8007866:	3408      	adds	r4, #8
 8007868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786a:	1e5d      	subs	r5, r3, #1
 800786c:	2d00      	cmp	r5, #0
 800786e:	f77f ad23 	ble.w	80072b8 <_svfprintf_r+0x7a8>
 8007872:	2710      	movs	r7, #16
 8007874:	4e5a      	ldr	r6, [pc, #360]	; (80079e0 <_svfprintf_r+0xed0>)
 8007876:	2d10      	cmp	r5, #16
 8007878:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800787c:	f104 0108 	add.w	r1, r4, #8
 8007880:	f103 0301 	add.w	r3, r3, #1
 8007884:	6026      	str	r6, [r4, #0]
 8007886:	dc24      	bgt.n	80078d2 <_svfprintf_r+0xdc2>
 8007888:	6065      	str	r5, [r4, #4]
 800788a:	4415      	add	r5, r2
 800788c:	9528      	str	r5, [sp, #160]	; 0xa0
 800788e:	2b07      	cmp	r3, #7
 8007890:	9327      	str	r3, [sp, #156]	; 0x9c
 8007892:	f340 8286 	ble.w	8007da2 <_svfprintf_r+0x1292>
 8007896:	4651      	mov	r1, sl
 8007898:	4648      	mov	r0, r9
 800789a:	aa26      	add	r2, sp, #152	; 0x98
 800789c:	f004 fa36 	bl	800bd0c <__ssprint_r>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f040 829f 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80078a6:	ac29      	add	r4, sp, #164	; 0xa4
 80078a8:	e506      	b.n	80072b8 <_svfprintf_r+0x7a8>
 80078aa:	4651      	mov	r1, sl
 80078ac:	4648      	mov	r0, r9
 80078ae:	aa26      	add	r2, sp, #152	; 0x98
 80078b0:	f004 fa2c 	bl	800bd0c <__ssprint_r>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	f040 8295 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80078ba:	ac29      	add	r4, sp, #164	; 0xa4
 80078bc:	e7be      	b.n	800783c <_svfprintf_r+0xd2c>
 80078be:	4651      	mov	r1, sl
 80078c0:	4648      	mov	r0, r9
 80078c2:	aa26      	add	r2, sp, #152	; 0x98
 80078c4:	f004 fa22 	bl	800bd0c <__ssprint_r>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	f040 828b 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80078ce:	ac29      	add	r4, sp, #164	; 0xa4
 80078d0:	e7ca      	b.n	8007868 <_svfprintf_r+0xd58>
 80078d2:	3210      	adds	r2, #16
 80078d4:	2b07      	cmp	r3, #7
 80078d6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80078da:	6067      	str	r7, [r4, #4]
 80078dc:	dd08      	ble.n	80078f0 <_svfprintf_r+0xde0>
 80078de:	4651      	mov	r1, sl
 80078e0:	4648      	mov	r0, r9
 80078e2:	aa26      	add	r2, sp, #152	; 0x98
 80078e4:	f004 fa12 	bl	800bd0c <__ssprint_r>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	f040 827b 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80078ee:	a929      	add	r1, sp, #164	; 0xa4
 80078f0:	460c      	mov	r4, r1
 80078f2:	3d10      	subs	r5, #16
 80078f4:	e7bf      	b.n	8007876 <_svfprintf_r+0xd66>
 80078f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	dc73      	bgt.n	80079e4 <_svfprintf_r+0xed4>
 80078fc:	4b37      	ldr	r3, [pc, #220]	; (80079dc <_svfprintf_r+0xecc>)
 80078fe:	6023      	str	r3, [r4, #0]
 8007900:	2301      	movs	r3, #1
 8007902:	441f      	add	r7, r3
 8007904:	6063      	str	r3, [r4, #4]
 8007906:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007908:	9728      	str	r7, [sp, #160]	; 0xa0
 800790a:	3301      	adds	r3, #1
 800790c:	2b07      	cmp	r3, #7
 800790e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007910:	dc3d      	bgt.n	800798e <_svfprintf_r+0xe7e>
 8007912:	3408      	adds	r4, #8
 8007914:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007916:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007918:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800791a:	430b      	orrs	r3, r1
 800791c:	f008 0101 	and.w	r1, r8, #1
 8007920:	430b      	orrs	r3, r1
 8007922:	f43f acc9 	beq.w	80072b8 <_svfprintf_r+0x7a8>
 8007926:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007928:	6023      	str	r3, [r4, #0]
 800792a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800792c:	441a      	add	r2, r3
 800792e:	6063      	str	r3, [r4, #4]
 8007930:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007932:	9228      	str	r2, [sp, #160]	; 0xa0
 8007934:	3301      	adds	r3, #1
 8007936:	2b07      	cmp	r3, #7
 8007938:	9327      	str	r3, [sp, #156]	; 0x9c
 800793a:	dc32      	bgt.n	80079a2 <_svfprintf_r+0xe92>
 800793c:	3408      	adds	r4, #8
 800793e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007940:	2d00      	cmp	r5, #0
 8007942:	da1b      	bge.n	800797c <_svfprintf_r+0xe6c>
 8007944:	4623      	mov	r3, r4
 8007946:	2710      	movs	r7, #16
 8007948:	4e25      	ldr	r6, [pc, #148]	; (80079e0 <_svfprintf_r+0xed0>)
 800794a:	426d      	negs	r5, r5
 800794c:	2d10      	cmp	r5, #16
 800794e:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007952:	f104 0408 	add.w	r4, r4, #8
 8007956:	f102 0201 	add.w	r2, r2, #1
 800795a:	601e      	str	r6, [r3, #0]
 800795c:	dc2b      	bgt.n	80079b6 <_svfprintf_r+0xea6>
 800795e:	605d      	str	r5, [r3, #4]
 8007960:	2a07      	cmp	r2, #7
 8007962:	440d      	add	r5, r1
 8007964:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007968:	dd08      	ble.n	800797c <_svfprintf_r+0xe6c>
 800796a:	4651      	mov	r1, sl
 800796c:	4648      	mov	r0, r9
 800796e:	aa26      	add	r2, sp, #152	; 0x98
 8007970:	f004 f9cc 	bl	800bd0c <__ssprint_r>
 8007974:	2800      	cmp	r0, #0
 8007976:	f040 8235 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 800797a:	ac29      	add	r4, sp, #164	; 0xa4
 800797c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007980:	6063      	str	r3, [r4, #4]
 8007982:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007984:	f8c4 b000 	str.w	fp, [r4]
 8007988:	4413      	add	r3, r2
 800798a:	9328      	str	r3, [sp, #160]	; 0xa0
 800798c:	e48d      	b.n	80072aa <_svfprintf_r+0x79a>
 800798e:	4651      	mov	r1, sl
 8007990:	4648      	mov	r0, r9
 8007992:	aa26      	add	r2, sp, #152	; 0x98
 8007994:	f004 f9ba 	bl	800bd0c <__ssprint_r>
 8007998:	2800      	cmp	r0, #0
 800799a:	f040 8223 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 800799e:	ac29      	add	r4, sp, #164	; 0xa4
 80079a0:	e7b8      	b.n	8007914 <_svfprintf_r+0xe04>
 80079a2:	4651      	mov	r1, sl
 80079a4:	4648      	mov	r0, r9
 80079a6:	aa26      	add	r2, sp, #152	; 0x98
 80079a8:	f004 f9b0 	bl	800bd0c <__ssprint_r>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f040 8219 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80079b2:	ac29      	add	r4, sp, #164	; 0xa4
 80079b4:	e7c3      	b.n	800793e <_svfprintf_r+0xe2e>
 80079b6:	3110      	adds	r1, #16
 80079b8:	2a07      	cmp	r2, #7
 80079ba:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80079be:	605f      	str	r7, [r3, #4]
 80079c0:	dd08      	ble.n	80079d4 <_svfprintf_r+0xec4>
 80079c2:	4651      	mov	r1, sl
 80079c4:	4648      	mov	r0, r9
 80079c6:	aa26      	add	r2, sp, #152	; 0x98
 80079c8:	f004 f9a0 	bl	800bd0c <__ssprint_r>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	f040 8209 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 80079d2:	ac29      	add	r4, sp, #164	; 0xa4
 80079d4:	4623      	mov	r3, r4
 80079d6:	3d10      	subs	r5, #16
 80079d8:	e7b8      	b.n	800794c <_svfprintf_r+0xe3c>
 80079da:	bf00      	nop
 80079dc:	0800c8b2 	.word	0x0800c8b2
 80079e0:	0800c8c4 	.word	0x0800c8c4
 80079e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e6:	42ab      	cmp	r3, r5
 80079e8:	bfa8      	it	ge
 80079ea:	462b      	movge	r3, r5
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	9307      	str	r3, [sp, #28]
 80079f0:	dd09      	ble.n	8007a06 <_svfprintf_r+0xef6>
 80079f2:	441f      	add	r7, r3
 80079f4:	e9c4 b300 	strd	fp, r3, [r4]
 80079f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079fa:	9728      	str	r7, [sp, #160]	; 0xa0
 80079fc:	3301      	adds	r3, #1
 80079fe:	2b07      	cmp	r3, #7
 8007a00:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a02:	dc74      	bgt.n	8007aee <_svfprintf_r+0xfde>
 8007a04:	3408      	adds	r4, #8
 8007a06:	9b07      	ldr	r3, [sp, #28]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	bfb4      	ite	lt
 8007a0c:	462f      	movlt	r7, r5
 8007a0e:	1aef      	subge	r7, r5, r3
 8007a10:	2f00      	cmp	r7, #0
 8007a12:	dd18      	ble.n	8007a46 <_svfprintf_r+0xf36>
 8007a14:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a18:	4895      	ldr	r0, [pc, #596]	; (8007c70 <_svfprintf_r+0x1160>)
 8007a1a:	2f10      	cmp	r7, #16
 8007a1c:	f103 0301 	add.w	r3, r3, #1
 8007a20:	f104 0108 	add.w	r1, r4, #8
 8007a24:	6020      	str	r0, [r4, #0]
 8007a26:	dc6c      	bgt.n	8007b02 <_svfprintf_r+0xff2>
 8007a28:	6067      	str	r7, [r4, #4]
 8007a2a:	2b07      	cmp	r3, #7
 8007a2c:	4417      	add	r7, r2
 8007a2e:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007a32:	dd79      	ble.n	8007b28 <_svfprintf_r+0x1018>
 8007a34:	4651      	mov	r1, sl
 8007a36:	4648      	mov	r0, r9
 8007a38:	aa26      	add	r2, sp, #152	; 0x98
 8007a3a:	f004 f967 	bl	800bd0c <__ssprint_r>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	f040 81d0 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007a44:	ac29      	add	r4, sp, #164	; 0xa4
 8007a46:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8007a4a:	445d      	add	r5, fp
 8007a4c:	d009      	beq.n	8007a62 <_svfprintf_r+0xf52>
 8007a4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d16b      	bne.n	8007b2c <_svfprintf_r+0x101c>
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	d16b      	bne.n	8007b30 <_svfprintf_r+0x1020>
 8007a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a5a:	445b      	add	r3, fp
 8007a5c:	429d      	cmp	r5, r3
 8007a5e:	bf28      	it	cs
 8007a60:	461d      	movcs	r5, r3
 8007a62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a66:	4293      	cmp	r3, r2
 8007a68:	db02      	blt.n	8007a70 <_svfprintf_r+0xf60>
 8007a6a:	f018 0f01 	tst.w	r8, #1
 8007a6e:	d00e      	beq.n	8007a8e <_svfprintf_r+0xf7e>
 8007a70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007a72:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a78:	6063      	str	r3, [r4, #4]
 8007a7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a7c:	4413      	add	r3, r2
 8007a7e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a80:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a82:	3301      	adds	r3, #1
 8007a84:	2b07      	cmp	r3, #7
 8007a86:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a88:	f300 80cc 	bgt.w	8007c24 <_svfprintf_r+0x1114>
 8007a8c:	3408      	adds	r4, #8
 8007a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a90:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007a92:	1b9e      	subs	r6, r3, r6
 8007a94:	445b      	add	r3, fp
 8007a96:	1b5b      	subs	r3, r3, r5
 8007a98:	429e      	cmp	r6, r3
 8007a9a:	bfa8      	it	ge
 8007a9c:	461e      	movge	r6, r3
 8007a9e:	2e00      	cmp	r6, #0
 8007aa0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007aa2:	dd0a      	ble.n	8007aba <_svfprintf_r+0xfaa>
 8007aa4:	4433      	add	r3, r6
 8007aa6:	9328      	str	r3, [sp, #160]	; 0xa0
 8007aa8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007aaa:	e9c4 5600 	strd	r5, r6, [r4]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	2b07      	cmp	r3, #7
 8007ab2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ab4:	f300 80c0 	bgt.w	8007c38 <_svfprintf_r+0x1128>
 8007ab8:	3408      	adds	r4, #8
 8007aba:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007abe:	2e00      	cmp	r6, #0
 8007ac0:	eba3 0505 	sub.w	r5, r3, r5
 8007ac4:	bfa8      	it	ge
 8007ac6:	1bad      	subge	r5, r5, r6
 8007ac8:	2d00      	cmp	r5, #0
 8007aca:	f77f abf5 	ble.w	80072b8 <_svfprintf_r+0x7a8>
 8007ace:	2710      	movs	r7, #16
 8007ad0:	4e67      	ldr	r6, [pc, #412]	; (8007c70 <_svfprintf_r+0x1160>)
 8007ad2:	2d10      	cmp	r5, #16
 8007ad4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007ad8:	f104 0108 	add.w	r1, r4, #8
 8007adc:	f103 0301 	add.w	r3, r3, #1
 8007ae0:	6026      	str	r6, [r4, #0]
 8007ae2:	f300 80b3 	bgt.w	8007c4c <_svfprintf_r+0x113c>
 8007ae6:	442a      	add	r2, r5
 8007ae8:	6065      	str	r5, [r4, #4]
 8007aea:	9228      	str	r2, [sp, #160]	; 0xa0
 8007aec:	e6cf      	b.n	800788e <_svfprintf_r+0xd7e>
 8007aee:	4651      	mov	r1, sl
 8007af0:	4648      	mov	r0, r9
 8007af2:	aa26      	add	r2, sp, #152	; 0x98
 8007af4:	f004 f90a 	bl	800bd0c <__ssprint_r>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	f040 8173 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007afe:	ac29      	add	r4, sp, #164	; 0xa4
 8007b00:	e781      	b.n	8007a06 <_svfprintf_r+0xef6>
 8007b02:	2010      	movs	r0, #16
 8007b04:	2b07      	cmp	r3, #7
 8007b06:	4402      	add	r2, r0
 8007b08:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b0c:	6060      	str	r0, [r4, #4]
 8007b0e:	dd08      	ble.n	8007b22 <_svfprintf_r+0x1012>
 8007b10:	4651      	mov	r1, sl
 8007b12:	4648      	mov	r0, r9
 8007b14:	aa26      	add	r2, sp, #152	; 0x98
 8007b16:	f004 f8f9 	bl	800bd0c <__ssprint_r>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	f040 8162 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007b20:	a929      	add	r1, sp, #164	; 0xa4
 8007b22:	460c      	mov	r4, r1
 8007b24:	3f10      	subs	r7, #16
 8007b26:	e775      	b.n	8007a14 <_svfprintf_r+0xf04>
 8007b28:	460c      	mov	r4, r1
 8007b2a:	e78c      	b.n	8007a46 <_svfprintf_r+0xf36>
 8007b2c:	2e00      	cmp	r6, #0
 8007b2e:	d049      	beq.n	8007bc4 <_svfprintf_r+0x10b4>
 8007b30:	3e01      	subs	r6, #1
 8007b32:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007b34:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b36:	6023      	str	r3, [r4, #0]
 8007b38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b3a:	6063      	str	r3, [r4, #4]
 8007b3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b3e:	4413      	add	r3, r2
 8007b40:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b42:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b44:	3301      	adds	r3, #1
 8007b46:	2b07      	cmp	r3, #7
 8007b48:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b4a:	dc42      	bgt.n	8007bd2 <_svfprintf_r+0x10c2>
 8007b4c:	3408      	adds	r4, #8
 8007b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b50:	445b      	add	r3, fp
 8007b52:	1b5a      	subs	r2, r3, r5
 8007b54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	bfa8      	it	ge
 8007b5c:	461a      	movge	r2, r3
 8007b5e:	2a00      	cmp	r2, #0
 8007b60:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b62:	9207      	str	r2, [sp, #28]
 8007b64:	dd09      	ble.n	8007b7a <_svfprintf_r+0x106a>
 8007b66:	4413      	add	r3, r2
 8007b68:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b6c:	e9c4 5200 	strd	r5, r2, [r4]
 8007b70:	3301      	adds	r3, #1
 8007b72:	2b07      	cmp	r3, #7
 8007b74:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b76:	dc36      	bgt.n	8007be6 <_svfprintf_r+0x10d6>
 8007b78:	3408      	adds	r4, #8
 8007b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b7c:	781f      	ldrb	r7, [r3, #0]
 8007b7e:	9b07      	ldr	r3, [sp, #28]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	bfa8      	it	ge
 8007b84:	1aff      	subge	r7, r7, r3
 8007b86:	2f00      	cmp	r7, #0
 8007b88:	dd18      	ble.n	8007bbc <_svfprintf_r+0x10ac>
 8007b8a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b8e:	4838      	ldr	r0, [pc, #224]	; (8007c70 <_svfprintf_r+0x1160>)
 8007b90:	2f10      	cmp	r7, #16
 8007b92:	f103 0301 	add.w	r3, r3, #1
 8007b96:	f104 0108 	add.w	r1, r4, #8
 8007b9a:	6020      	str	r0, [r4, #0]
 8007b9c:	dc2d      	bgt.n	8007bfa <_svfprintf_r+0x10ea>
 8007b9e:	443a      	add	r2, r7
 8007ba0:	2b07      	cmp	r3, #7
 8007ba2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007ba6:	6067      	str	r7, [r4, #4]
 8007ba8:	dd3a      	ble.n	8007c20 <_svfprintf_r+0x1110>
 8007baa:	4651      	mov	r1, sl
 8007bac:	4648      	mov	r0, r9
 8007bae:	aa26      	add	r2, sp, #152	; 0x98
 8007bb0:	f004 f8ac 	bl	800bd0c <__ssprint_r>
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	f040 8115 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007bba:	ac29      	add	r4, sp, #164	; 0xa4
 8007bbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	441d      	add	r5, r3
 8007bc2:	e744      	b.n	8007a4e <_svfprintf_r+0xf3e>
 8007bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	930d      	str	r3, [sp, #52]	; 0x34
 8007bca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	930c      	str	r3, [sp, #48]	; 0x30
 8007bd0:	e7af      	b.n	8007b32 <_svfprintf_r+0x1022>
 8007bd2:	4651      	mov	r1, sl
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	aa26      	add	r2, sp, #152	; 0x98
 8007bd8:	f004 f898 	bl	800bd0c <__ssprint_r>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	f040 8101 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007be2:	ac29      	add	r4, sp, #164	; 0xa4
 8007be4:	e7b3      	b.n	8007b4e <_svfprintf_r+0x103e>
 8007be6:	4651      	mov	r1, sl
 8007be8:	4648      	mov	r0, r9
 8007bea:	aa26      	add	r2, sp, #152	; 0x98
 8007bec:	f004 f88e 	bl	800bd0c <__ssprint_r>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f040 80f7 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007bf6:	ac29      	add	r4, sp, #164	; 0xa4
 8007bf8:	e7bf      	b.n	8007b7a <_svfprintf_r+0x106a>
 8007bfa:	2010      	movs	r0, #16
 8007bfc:	2b07      	cmp	r3, #7
 8007bfe:	4402      	add	r2, r0
 8007c00:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c04:	6060      	str	r0, [r4, #4]
 8007c06:	dd08      	ble.n	8007c1a <_svfprintf_r+0x110a>
 8007c08:	4651      	mov	r1, sl
 8007c0a:	4648      	mov	r0, r9
 8007c0c:	aa26      	add	r2, sp, #152	; 0x98
 8007c0e:	f004 f87d 	bl	800bd0c <__ssprint_r>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	f040 80e6 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007c18:	a929      	add	r1, sp, #164	; 0xa4
 8007c1a:	460c      	mov	r4, r1
 8007c1c:	3f10      	subs	r7, #16
 8007c1e:	e7b4      	b.n	8007b8a <_svfprintf_r+0x107a>
 8007c20:	460c      	mov	r4, r1
 8007c22:	e7cb      	b.n	8007bbc <_svfprintf_r+0x10ac>
 8007c24:	4651      	mov	r1, sl
 8007c26:	4648      	mov	r0, r9
 8007c28:	aa26      	add	r2, sp, #152	; 0x98
 8007c2a:	f004 f86f 	bl	800bd0c <__ssprint_r>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f040 80d8 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007c34:	ac29      	add	r4, sp, #164	; 0xa4
 8007c36:	e72a      	b.n	8007a8e <_svfprintf_r+0xf7e>
 8007c38:	4651      	mov	r1, sl
 8007c3a:	4648      	mov	r0, r9
 8007c3c:	aa26      	add	r2, sp, #152	; 0x98
 8007c3e:	f004 f865 	bl	800bd0c <__ssprint_r>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	f040 80ce 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007c48:	ac29      	add	r4, sp, #164	; 0xa4
 8007c4a:	e736      	b.n	8007aba <_svfprintf_r+0xfaa>
 8007c4c:	3210      	adds	r2, #16
 8007c4e:	2b07      	cmp	r3, #7
 8007c50:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007c54:	6067      	str	r7, [r4, #4]
 8007c56:	dd08      	ble.n	8007c6a <_svfprintf_r+0x115a>
 8007c58:	4651      	mov	r1, sl
 8007c5a:	4648      	mov	r0, r9
 8007c5c:	aa26      	add	r2, sp, #152	; 0x98
 8007c5e:	f004 f855 	bl	800bd0c <__ssprint_r>
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f040 80be 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007c68:	a929      	add	r1, sp, #164	; 0xa4
 8007c6a:	460c      	mov	r4, r1
 8007c6c:	3d10      	subs	r5, #16
 8007c6e:	e730      	b.n	8007ad2 <_svfprintf_r+0xfc2>
 8007c70:	0800c8c4 	.word	0x0800c8c4
 8007c74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c76:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c78:	2a01      	cmp	r2, #1
 8007c7a:	f107 0701 	add.w	r7, r7, #1
 8007c7e:	f103 0301 	add.w	r3, r3, #1
 8007c82:	f104 0508 	add.w	r5, r4, #8
 8007c86:	dc02      	bgt.n	8007c8e <_svfprintf_r+0x117e>
 8007c88:	f018 0f01 	tst.w	r8, #1
 8007c8c:	d07e      	beq.n	8007d8c <_svfprintf_r+0x127c>
 8007c8e:	2201      	movs	r2, #1
 8007c90:	2b07      	cmp	r3, #7
 8007c92:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007c96:	f8c4 b000 	str.w	fp, [r4]
 8007c9a:	6062      	str	r2, [r4, #4]
 8007c9c:	dd08      	ble.n	8007cb0 <_svfprintf_r+0x11a0>
 8007c9e:	4651      	mov	r1, sl
 8007ca0:	4648      	mov	r0, r9
 8007ca2:	aa26      	add	r2, sp, #152	; 0x98
 8007ca4:	f004 f832 	bl	800bd0c <__ssprint_r>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	f040 809b 	bne.w	8007de4 <_svfprintf_r+0x12d4>
 8007cae:	ad29      	add	r5, sp, #164	; 0xa4
 8007cb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cb4:	602b      	str	r3, [r5, #0]
 8007cb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cb8:	606b      	str	r3, [r5, #4]
 8007cba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cbc:	4413      	add	r3, r2
 8007cbe:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	2b07      	cmp	r3, #7
 8007cc6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cc8:	dc32      	bgt.n	8007d30 <_svfprintf_r+0x1220>
 8007cca:	3508      	adds	r5, #8
 8007ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cce:	2200      	movs	r2, #0
 8007cd0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cd4:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8007cd8:	1e5c      	subs	r4, r3, #1
 8007cda:	2300      	movs	r3, #0
 8007cdc:	f7f8 fe64 	bl	80009a8 <__aeabi_dcmpeq>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d12e      	bne.n	8007d42 <_svfprintf_r+0x1232>
 8007ce4:	f10b 0301 	add.w	r3, fp, #1
 8007ce8:	e9c5 3400 	strd	r3, r4, [r5]
 8007cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cee:	3701      	adds	r7, #1
 8007cf0:	3e01      	subs	r6, #1
 8007cf2:	441e      	add	r6, r3
 8007cf4:	2f07      	cmp	r7, #7
 8007cf6:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 8007cfa:	dd50      	ble.n	8007d9e <_svfprintf_r+0x128e>
 8007cfc:	4651      	mov	r1, sl
 8007cfe:	4648      	mov	r0, r9
 8007d00:	aa26      	add	r2, sp, #152	; 0x98
 8007d02:	f004 f803 	bl	800bd0c <__ssprint_r>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d16c      	bne.n	8007de4 <_svfprintf_r+0x12d4>
 8007d0a:	ad29      	add	r5, sp, #164	; 0xa4
 8007d0c:	ab22      	add	r3, sp, #136	; 0x88
 8007d0e:	602b      	str	r3, [r5, #0]
 8007d10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d12:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007d14:	606b      	str	r3, [r5, #4]
 8007d16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d18:	4413      	add	r3, r2
 8007d1a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d1c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d1e:	3301      	adds	r3, #1
 8007d20:	2b07      	cmp	r3, #7
 8007d22:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d24:	f73f adb7 	bgt.w	8007896 <_svfprintf_r+0xd86>
 8007d28:	f105 0408 	add.w	r4, r5, #8
 8007d2c:	f7ff bac4 	b.w	80072b8 <_svfprintf_r+0x7a8>
 8007d30:	4651      	mov	r1, sl
 8007d32:	4648      	mov	r0, r9
 8007d34:	aa26      	add	r2, sp, #152	; 0x98
 8007d36:	f003 ffe9 	bl	800bd0c <__ssprint_r>
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	d152      	bne.n	8007de4 <_svfprintf_r+0x12d4>
 8007d3e:	ad29      	add	r5, sp, #164	; 0xa4
 8007d40:	e7c4      	b.n	8007ccc <_svfprintf_r+0x11bc>
 8007d42:	2c00      	cmp	r4, #0
 8007d44:	dde2      	ble.n	8007d0c <_svfprintf_r+0x11fc>
 8007d46:	2710      	movs	r7, #16
 8007d48:	4e56      	ldr	r6, [pc, #344]	; (8007ea4 <_svfprintf_r+0x1394>)
 8007d4a:	2c10      	cmp	r4, #16
 8007d4c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d50:	f105 0108 	add.w	r1, r5, #8
 8007d54:	f103 0301 	add.w	r3, r3, #1
 8007d58:	602e      	str	r6, [r5, #0]
 8007d5a:	dc07      	bgt.n	8007d6c <_svfprintf_r+0x125c>
 8007d5c:	606c      	str	r4, [r5, #4]
 8007d5e:	2b07      	cmp	r3, #7
 8007d60:	4414      	add	r4, r2
 8007d62:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007d66:	dcc9      	bgt.n	8007cfc <_svfprintf_r+0x11ec>
 8007d68:	460d      	mov	r5, r1
 8007d6a:	e7cf      	b.n	8007d0c <_svfprintf_r+0x11fc>
 8007d6c:	3210      	adds	r2, #16
 8007d6e:	2b07      	cmp	r3, #7
 8007d70:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d74:	606f      	str	r7, [r5, #4]
 8007d76:	dd06      	ble.n	8007d86 <_svfprintf_r+0x1276>
 8007d78:	4651      	mov	r1, sl
 8007d7a:	4648      	mov	r0, r9
 8007d7c:	aa26      	add	r2, sp, #152	; 0x98
 8007d7e:	f003 ffc5 	bl	800bd0c <__ssprint_r>
 8007d82:	bb78      	cbnz	r0, 8007de4 <_svfprintf_r+0x12d4>
 8007d84:	a929      	add	r1, sp, #164	; 0xa4
 8007d86:	460d      	mov	r5, r1
 8007d88:	3c10      	subs	r4, #16
 8007d8a:	e7de      	b.n	8007d4a <_svfprintf_r+0x123a>
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	2b07      	cmp	r3, #7
 8007d90:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8007d94:	f8c4 b000 	str.w	fp, [r4]
 8007d98:	6062      	str	r2, [r4, #4]
 8007d9a:	ddb7      	ble.n	8007d0c <_svfprintf_r+0x11fc>
 8007d9c:	e7ae      	b.n	8007cfc <_svfprintf_r+0x11ec>
 8007d9e:	3508      	adds	r5, #8
 8007da0:	e7b4      	b.n	8007d0c <_svfprintf_r+0x11fc>
 8007da2:	460c      	mov	r4, r1
 8007da4:	f7ff ba88 	b.w	80072b8 <_svfprintf_r+0x7a8>
 8007da8:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007dac:	1a9d      	subs	r5, r3, r2
 8007dae:	2d00      	cmp	r5, #0
 8007db0:	f77f aa86 	ble.w	80072c0 <_svfprintf_r+0x7b0>
 8007db4:	2710      	movs	r7, #16
 8007db6:	4e3c      	ldr	r6, [pc, #240]	; (8007ea8 <_svfprintf_r+0x1398>)
 8007db8:	2d10      	cmp	r5, #16
 8007dba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007dbe:	6026      	str	r6, [r4, #0]
 8007dc0:	f103 0301 	add.w	r3, r3, #1
 8007dc4:	dc18      	bgt.n	8007df8 <_svfprintf_r+0x12e8>
 8007dc6:	6065      	str	r5, [r4, #4]
 8007dc8:	2b07      	cmp	r3, #7
 8007dca:	4415      	add	r5, r2
 8007dcc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007dd0:	f77f aa76 	ble.w	80072c0 <_svfprintf_r+0x7b0>
 8007dd4:	4651      	mov	r1, sl
 8007dd6:	4648      	mov	r0, r9
 8007dd8:	aa26      	add	r2, sp, #152	; 0x98
 8007dda:	f003 ff97 	bl	800bd0c <__ssprint_r>
 8007dde:	2800      	cmp	r0, #0
 8007de0:	f43f aa6e 	beq.w	80072c0 <_svfprintf_r+0x7b0>
 8007de4:	9b08      	ldr	r3, [sp, #32]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f43f a892 	beq.w	8006f10 <_svfprintf_r+0x400>
 8007dec:	4619      	mov	r1, r3
 8007dee:	4648      	mov	r0, r9
 8007df0:	f7fe fdce 	bl	8006990 <_free_r>
 8007df4:	f7ff b88c 	b.w	8006f10 <_svfprintf_r+0x400>
 8007df8:	3210      	adds	r2, #16
 8007dfa:	2b07      	cmp	r3, #7
 8007dfc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007e00:	6067      	str	r7, [r4, #4]
 8007e02:	dc02      	bgt.n	8007e0a <_svfprintf_r+0x12fa>
 8007e04:	3408      	adds	r4, #8
 8007e06:	3d10      	subs	r5, #16
 8007e08:	e7d6      	b.n	8007db8 <_svfprintf_r+0x12a8>
 8007e0a:	4651      	mov	r1, sl
 8007e0c:	4648      	mov	r0, r9
 8007e0e:	aa26      	add	r2, sp, #152	; 0x98
 8007e10:	f003 ff7c 	bl	800bd0c <__ssprint_r>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	d1e5      	bne.n	8007de4 <_svfprintf_r+0x12d4>
 8007e18:	ac29      	add	r4, sp, #164	; 0xa4
 8007e1a:	e7f4      	b.n	8007e06 <_svfprintf_r+0x12f6>
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	9908      	ldr	r1, [sp, #32]
 8007e20:	f7fe fdb6 	bl	8006990 <_free_r>
 8007e24:	f7ff ba64 	b.w	80072f0 <_svfprintf_r+0x7e0>
 8007e28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	f43f a870 	beq.w	8006f10 <_svfprintf_r+0x400>
 8007e30:	4651      	mov	r1, sl
 8007e32:	4648      	mov	r0, r9
 8007e34:	aa26      	add	r2, sp, #152	; 0x98
 8007e36:	f003 ff69 	bl	800bd0c <__ssprint_r>
 8007e3a:	f7ff b869 	b.w	8006f10 <_svfprintf_r+0x400>
 8007e3e:	ea55 0206 	orrs.w	r2, r5, r6
 8007e42:	f8cd 8020 	str.w	r8, [sp, #32]
 8007e46:	f43f ab78 	beq.w	800753a <_svfprintf_r+0xa2a>
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	f43f ac14 	beq.w	8007678 <_svfprintf_r+0xb68>
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	f50d 7ba4 	add.w	fp, sp, #328	; 0x148
 8007e56:	f43f ac56 	beq.w	8007706 <_svfprintf_r+0xbf6>
 8007e5a:	f005 0307 	and.w	r3, r5, #7
 8007e5e:	08ed      	lsrs	r5, r5, #3
 8007e60:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 8007e64:	08f6      	lsrs	r6, r6, #3
 8007e66:	3330      	adds	r3, #48	; 0x30
 8007e68:	ea55 0106 	orrs.w	r1, r5, r6
 8007e6c:	465a      	mov	r2, fp
 8007e6e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8007e72:	d1f2      	bne.n	8007e5a <_svfprintf_r+0x134a>
 8007e74:	9908      	ldr	r1, [sp, #32]
 8007e76:	07c9      	lsls	r1, r1, #31
 8007e78:	d506      	bpl.n	8007e88 <_svfprintf_r+0x1378>
 8007e7a:	2b30      	cmp	r3, #48	; 0x30
 8007e7c:	d004      	beq.n	8007e88 <_svfprintf_r+0x1378>
 8007e7e:	2330      	movs	r3, #48	; 0x30
 8007e80:	f80b 3c01 	strb.w	r3, [fp, #-1]
 8007e84:	f1a2 0b02 	sub.w	fp, r2, #2
 8007e88:	ab52      	add	r3, sp, #328	; 0x148
 8007e8a:	eba3 030b 	sub.w	r3, r3, fp
 8007e8e:	9f07      	ldr	r7, [sp, #28]
 8007e90:	9307      	str	r3, [sp, #28]
 8007e92:	2300      	movs	r3, #0
 8007e94:	461e      	mov	r6, r3
 8007e96:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e9a:	9308      	str	r3, [sp, #32]
 8007e9c:	461d      	mov	r5, r3
 8007e9e:	930c      	str	r3, [sp, #48]	; 0x30
 8007ea0:	f7ff b94c 	b.w	800713c <_svfprintf_r+0x62c>
 8007ea4:	0800c8c4 	.word	0x0800c8c4
 8007ea8:	0800c8b4 	.word	0x0800c8b4

08007eac <_vfprintf_r>:
 8007eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb0:	b0d3      	sub	sp, #332	; 0x14c
 8007eb2:	468a      	mov	sl, r1
 8007eb4:	4691      	mov	r9, r2
 8007eb6:	461c      	mov	r4, r3
 8007eb8:	461d      	mov	r5, r3
 8007eba:	4683      	mov	fp, r0
 8007ebc:	f002 fafe 	bl	800a4bc <_localeconv_r>
 8007ec0:	6803      	ldr	r3, [r0, #0]
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	9317      	str	r3, [sp, #92]	; 0x5c
 8007ec6:	f7f8 f943 	bl	8000150 <strlen>
 8007eca:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ecc:	f1bb 0f00 	cmp.w	fp, #0
 8007ed0:	d005      	beq.n	8007ede <_vfprintf_r+0x32>
 8007ed2:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 8007ed6:	b913      	cbnz	r3, 8007ede <_vfprintf_r+0x32>
 8007ed8:	4658      	mov	r0, fp
 8007eda:	f7fe faa5 	bl	8006428 <__sinit>
 8007ede:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007ee2:	07d8      	lsls	r0, r3, #31
 8007ee4:	d407      	bmi.n	8007ef6 <_vfprintf_r+0x4a>
 8007ee6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007eea:	0599      	lsls	r1, r3, #22
 8007eec:	d403      	bmi.n	8007ef6 <_vfprintf_r+0x4a>
 8007eee:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007ef2:	f7fe fcdb 	bl	80068ac <__retarget_lock_acquire_recursive>
 8007ef6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007efa:	049a      	lsls	r2, r3, #18
 8007efc:	d409      	bmi.n	8007f12 <_vfprintf_r+0x66>
 8007efe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f02:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007f06:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007f0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007f0e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007f12:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f16:	071b      	lsls	r3, r3, #28
 8007f18:	d502      	bpl.n	8007f20 <_vfprintf_r+0x74>
 8007f1a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007f1e:	b9c3      	cbnz	r3, 8007f52 <_vfprintf_r+0xa6>
 8007f20:	4651      	mov	r1, sl
 8007f22:	4658      	mov	r0, fp
 8007f24:	f002 f9d4 	bl	800a2d0 <__swsetup_r>
 8007f28:	b198      	cbz	r0, 8007f52 <_vfprintf_r+0xa6>
 8007f2a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007f2e:	07df      	lsls	r7, r3, #31
 8007f30:	d506      	bpl.n	8007f40 <_vfprintf_r+0x94>
 8007f32:	f04f 33ff 	mov.w	r3, #4294967295
 8007f36:	9312      	str	r3, [sp, #72]	; 0x48
 8007f38:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007f3a:	b053      	add	sp, #332	; 0x14c
 8007f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f40:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f44:	059e      	lsls	r6, r3, #22
 8007f46:	d4f4      	bmi.n	8007f32 <_vfprintf_r+0x86>
 8007f48:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007f4c:	f7fe fcaf 	bl	80068ae <__retarget_lock_release_recursive>
 8007f50:	e7ef      	b.n	8007f32 <_vfprintf_r+0x86>
 8007f52:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007f56:	f003 021a 	and.w	r2, r3, #26
 8007f5a:	2a0a      	cmp	r2, #10
 8007f5c:	d116      	bne.n	8007f8c <_vfprintf_r+0xe0>
 8007f5e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007f62:	2a00      	cmp	r2, #0
 8007f64:	db12      	blt.n	8007f8c <_vfprintf_r+0xe0>
 8007f66:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007f6a:	07d5      	lsls	r5, r2, #31
 8007f6c:	d405      	bmi.n	8007f7a <_vfprintf_r+0xce>
 8007f6e:	0598      	lsls	r0, r3, #22
 8007f70:	d403      	bmi.n	8007f7a <_vfprintf_r+0xce>
 8007f72:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007f76:	f7fe fc9a 	bl	80068ae <__retarget_lock_release_recursive>
 8007f7a:	4623      	mov	r3, r4
 8007f7c:	464a      	mov	r2, r9
 8007f7e:	4651      	mov	r1, sl
 8007f80:	4658      	mov	r0, fp
 8007f82:	b053      	add	sp, #332	; 0x14c
 8007f84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f88:	f001 b9ac 	b.w	80092e4 <__sbprintf>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	2200      	movs	r2, #0
 8007f90:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8007f94:	9309      	str	r3, [sp, #36]	; 0x24
 8007f96:	2300      	movs	r3, #0
 8007f98:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8007fa2:	ac29      	add	r4, sp, #164	; 0xa4
 8007fa4:	9426      	str	r4, [sp, #152]	; 0x98
 8007fa6:	930d      	str	r3, [sp, #52]	; 0x34
 8007fa8:	9315      	str	r3, [sp, #84]	; 0x54
 8007faa:	9318      	str	r3, [sp, #96]	; 0x60
 8007fac:	9312      	str	r3, [sp, #72]	; 0x48
 8007fae:	464b      	mov	r3, r9
 8007fb0:	461e      	mov	r6, r3
 8007fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fb6:	b10a      	cbz	r2, 8007fbc <_vfprintf_r+0x110>
 8007fb8:	2a25      	cmp	r2, #37	; 0x25
 8007fba:	d1f9      	bne.n	8007fb0 <_vfprintf_r+0x104>
 8007fbc:	ebb6 0709 	subs.w	r7, r6, r9
 8007fc0:	d00d      	beq.n	8007fde <_vfprintf_r+0x132>
 8007fc2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007fc4:	e9c4 9700 	strd	r9, r7, [r4]
 8007fc8:	443b      	add	r3, r7
 8007fca:	9328      	str	r3, [sp, #160]	; 0xa0
 8007fcc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007fce:	3301      	adds	r3, #1
 8007fd0:	2b07      	cmp	r3, #7
 8007fd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007fd4:	dc79      	bgt.n	80080ca <_vfprintf_r+0x21e>
 8007fd6:	3408      	adds	r4, #8
 8007fd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fda:	443b      	add	r3, r7
 8007fdc:	9312      	str	r3, [sp, #72]	; 0x48
 8007fde:	7833      	ldrb	r3, [r6, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f001 8139 	beq.w	8009258 <_vfprintf_r+0x13ac>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fec:	4698      	mov	r8, r3
 8007fee:	270a      	movs	r7, #10
 8007ff0:	212b      	movs	r1, #43	; 0x2b
 8007ff2:	3601      	adds	r6, #1
 8007ff4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ff8:	9207      	str	r2, [sp, #28]
 8007ffa:	9313      	str	r3, [sp, #76]	; 0x4c
 8007ffc:	4633      	mov	r3, r6
 8007ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008002:	920b      	str	r2, [sp, #44]	; 0x2c
 8008004:	930e      	str	r3, [sp, #56]	; 0x38
 8008006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008008:	3b20      	subs	r3, #32
 800800a:	2b5a      	cmp	r3, #90	; 0x5a
 800800c:	f200 85ae 	bhi.w	8008b6c <_vfprintf_r+0xcc0>
 8008010:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008014:	05ac007e 	.word	0x05ac007e
 8008018:	008605ac 	.word	0x008605ac
 800801c:	05ac05ac 	.word	0x05ac05ac
 8008020:	006505ac 	.word	0x006505ac
 8008024:	05ac05ac 	.word	0x05ac05ac
 8008028:	00930089 	.word	0x00930089
 800802c:	009005ac 	.word	0x009005ac
 8008030:	05ac0096 	.word	0x05ac0096
 8008034:	00b500b2 	.word	0x00b500b2
 8008038:	00b500b5 	.word	0x00b500b5
 800803c:	00b500b5 	.word	0x00b500b5
 8008040:	00b500b5 	.word	0x00b500b5
 8008044:	00b500b5 	.word	0x00b500b5
 8008048:	05ac05ac 	.word	0x05ac05ac
 800804c:	05ac05ac 	.word	0x05ac05ac
 8008050:	05ac05ac 	.word	0x05ac05ac
 8008054:	012405ac 	.word	0x012405ac
 8008058:	00e205ac 	.word	0x00e205ac
 800805c:	012400f5 	.word	0x012400f5
 8008060:	01240124 	.word	0x01240124
 8008064:	05ac05ac 	.word	0x05ac05ac
 8008068:	05ac05ac 	.word	0x05ac05ac
 800806c:	05ac00c5 	.word	0x05ac00c5
 8008070:	048b05ac 	.word	0x048b05ac
 8008074:	05ac05ac 	.word	0x05ac05ac
 8008078:	04d505ac 	.word	0x04d505ac
 800807c:	04f605ac 	.word	0x04f605ac
 8008080:	05ac05ac 	.word	0x05ac05ac
 8008084:	05ac0518 	.word	0x05ac0518
 8008088:	05ac05ac 	.word	0x05ac05ac
 800808c:	05ac05ac 	.word	0x05ac05ac
 8008090:	05ac05ac 	.word	0x05ac05ac
 8008094:	012405ac 	.word	0x012405ac
 8008098:	00e205ac 	.word	0x00e205ac
 800809c:	012400f7 	.word	0x012400f7
 80080a0:	01240124 	.word	0x01240124
 80080a4:	00f700c8 	.word	0x00f700c8
 80080a8:	05ac00dc 	.word	0x05ac00dc
 80080ac:	05ac00d5 	.word	0x05ac00d5
 80080b0:	048d0466 	.word	0x048d0466
 80080b4:	00dc04c4 	.word	0x00dc04c4
 80080b8:	04d505ac 	.word	0x04d505ac
 80080bc:	04f8007c 	.word	0x04f8007c
 80080c0:	05ac05ac 	.word	0x05ac05ac
 80080c4:	05ac0537 	.word	0x05ac0537
 80080c8:	007c      	.short	0x007c
 80080ca:	4651      	mov	r1, sl
 80080cc:	4658      	mov	r0, fp
 80080ce:	aa26      	add	r2, sp, #152	; 0x98
 80080d0:	f001 f948 	bl	8009364 <__sprint_r>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	f040 812d 	bne.w	8008334 <_vfprintf_r+0x488>
 80080da:	ac29      	add	r4, sp, #164	; 0xa4
 80080dc:	e77c      	b.n	8007fd8 <_vfprintf_r+0x12c>
 80080de:	4658      	mov	r0, fp
 80080e0:	f002 f9ec 	bl	800a4bc <_localeconv_r>
 80080e4:	6843      	ldr	r3, [r0, #4]
 80080e6:	4618      	mov	r0, r3
 80080e8:	9318      	str	r3, [sp, #96]	; 0x60
 80080ea:	f7f8 f831 	bl	8000150 <strlen>
 80080ee:	9015      	str	r0, [sp, #84]	; 0x54
 80080f0:	4658      	mov	r0, fp
 80080f2:	f002 f9e3 	bl	800a4bc <_localeconv_r>
 80080f6:	6883      	ldr	r3, [r0, #8]
 80080f8:	212b      	movs	r1, #43	; 0x2b
 80080fa:	930d      	str	r3, [sp, #52]	; 0x34
 80080fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080fe:	b12b      	cbz	r3, 800810c <_vfprintf_r+0x260>
 8008100:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008102:	b11b      	cbz	r3, 800810c <_vfprintf_r+0x260>
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	b10b      	cbz	r3, 800810c <_vfprintf_r+0x260>
 8008108:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800810c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800810e:	e775      	b.n	8007ffc <_vfprintf_r+0x150>
 8008110:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008114:	2b00      	cmp	r3, #0
 8008116:	d1f9      	bne.n	800810c <_vfprintf_r+0x260>
 8008118:	2320      	movs	r3, #32
 800811a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800811e:	e7f5      	b.n	800810c <_vfprintf_r+0x260>
 8008120:	f048 0801 	orr.w	r8, r8, #1
 8008124:	e7f2      	b.n	800810c <_vfprintf_r+0x260>
 8008126:	f855 3b04 	ldr.w	r3, [r5], #4
 800812a:	2b00      	cmp	r3, #0
 800812c:	9313      	str	r3, [sp, #76]	; 0x4c
 800812e:	daed      	bge.n	800810c <_vfprintf_r+0x260>
 8008130:	425b      	negs	r3, r3
 8008132:	9313      	str	r3, [sp, #76]	; 0x4c
 8008134:	f048 0804 	orr.w	r8, r8, #4
 8008138:	e7e8      	b.n	800810c <_vfprintf_r+0x260>
 800813a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800813e:	e7e5      	b.n	800810c <_vfprintf_r+0x260>
 8008140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008146:	2a2a      	cmp	r2, #42	; 0x2a
 8008148:	920b      	str	r2, [sp, #44]	; 0x2c
 800814a:	d112      	bne.n	8008172 <_vfprintf_r+0x2c6>
 800814c:	f855 2b04 	ldr.w	r2, [r5], #4
 8008150:	930e      	str	r3, [sp, #56]	; 0x38
 8008152:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8008156:	9207      	str	r2, [sp, #28]
 8008158:	e7d8      	b.n	800810c <_vfprintf_r+0x260>
 800815a:	9807      	ldr	r0, [sp, #28]
 800815c:	fb07 2200 	mla	r2, r7, r0, r2
 8008160:	9207      	str	r2, [sp, #28]
 8008162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008166:	920b      	str	r2, [sp, #44]	; 0x2c
 8008168:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800816a:	3a30      	subs	r2, #48	; 0x30
 800816c:	2a09      	cmp	r2, #9
 800816e:	d9f4      	bls.n	800815a <_vfprintf_r+0x2ae>
 8008170:	e748      	b.n	8008004 <_vfprintf_r+0x158>
 8008172:	2200      	movs	r2, #0
 8008174:	9207      	str	r2, [sp, #28]
 8008176:	e7f7      	b.n	8008168 <_vfprintf_r+0x2bc>
 8008178:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800817c:	e7c6      	b.n	800810c <_vfprintf_r+0x260>
 800817e:	2200      	movs	r2, #0
 8008180:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008182:	9213      	str	r2, [sp, #76]	; 0x4c
 8008184:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008186:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008188:	3a30      	subs	r2, #48	; 0x30
 800818a:	fb07 2200 	mla	r2, r7, r0, r2
 800818e:	9213      	str	r2, [sp, #76]	; 0x4c
 8008190:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008194:	920b      	str	r2, [sp, #44]	; 0x2c
 8008196:	3a30      	subs	r2, #48	; 0x30
 8008198:	2a09      	cmp	r2, #9
 800819a:	d9f3      	bls.n	8008184 <_vfprintf_r+0x2d8>
 800819c:	e732      	b.n	8008004 <_vfprintf_r+0x158>
 800819e:	f048 0808 	orr.w	r8, r8, #8
 80081a2:	e7b3      	b.n	800810c <_vfprintf_r+0x260>
 80081a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	2b68      	cmp	r3, #104	; 0x68
 80081aa:	bf01      	itttt	eq
 80081ac:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 80081ae:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80081b2:	3301      	addeq	r3, #1
 80081b4:	930e      	streq	r3, [sp, #56]	; 0x38
 80081b6:	bf18      	it	ne
 80081b8:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80081bc:	e7a6      	b.n	800810c <_vfprintf_r+0x260>
 80081be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b6c      	cmp	r3, #108	; 0x6c
 80081c4:	d105      	bne.n	80081d2 <_vfprintf_r+0x326>
 80081c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081c8:	3301      	adds	r3, #1
 80081ca:	930e      	str	r3, [sp, #56]	; 0x38
 80081cc:	f048 0820 	orr.w	r8, r8, #32
 80081d0:	e79c      	b.n	800810c <_vfprintf_r+0x260>
 80081d2:	f048 0810 	orr.w	r8, r8, #16
 80081d6:	e799      	b.n	800810c <_vfprintf_r+0x260>
 80081d8:	462a      	mov	r2, r5
 80081da:	f852 3b04 	ldr.w	r3, [r2], #4
 80081de:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80081e2:	2300      	movs	r3, #0
 80081e4:	920a      	str	r2, [sp, #40]	; 0x28
 80081e6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80081ea:	2700      	movs	r7, #0
 80081ec:	9308      	str	r3, [sp, #32]
 80081ee:	2301      	movs	r3, #1
 80081f0:	463e      	mov	r6, r7
 80081f2:	463d      	mov	r5, r7
 80081f4:	9307      	str	r3, [sp, #28]
 80081f6:	970c      	str	r7, [sp, #48]	; 0x30
 80081f8:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80081fc:	e1b8      	b.n	8008570 <_vfprintf_r+0x6c4>
 80081fe:	f048 0810 	orr.w	r8, r8, #16
 8008202:	f018 0f20 	tst.w	r8, #32
 8008206:	d011      	beq.n	800822c <_vfprintf_r+0x380>
 8008208:	3507      	adds	r5, #7
 800820a:	f025 0307 	bic.w	r3, r5, #7
 800820e:	461a      	mov	r2, r3
 8008210:	f852 5b08 	ldr.w	r5, [r2], #8
 8008214:	685e      	ldr	r6, [r3, #4]
 8008216:	920a      	str	r2, [sp, #40]	; 0x28
 8008218:	2e00      	cmp	r6, #0
 800821a:	da05      	bge.n	8008228 <_vfprintf_r+0x37c>
 800821c:	232d      	movs	r3, #45	; 0x2d
 800821e:	426d      	negs	r5, r5
 8008220:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8008224:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008228:	2301      	movs	r3, #1
 800822a:	e391      	b.n	8008950 <_vfprintf_r+0xaa4>
 800822c:	462b      	mov	r3, r5
 800822e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008232:	f018 0f10 	tst.w	r8, #16
 8008236:	930a      	str	r3, [sp, #40]	; 0x28
 8008238:	d002      	beq.n	8008240 <_vfprintf_r+0x394>
 800823a:	4635      	mov	r5, r6
 800823c:	17f6      	asrs	r6, r6, #31
 800823e:	e7eb      	b.n	8008218 <_vfprintf_r+0x36c>
 8008240:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008244:	d003      	beq.n	800824e <_vfprintf_r+0x3a2>
 8008246:	b235      	sxth	r5, r6
 8008248:	f346 36c0 	sbfx	r6, r6, #15, #1
 800824c:	e7e4      	b.n	8008218 <_vfprintf_r+0x36c>
 800824e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008252:	d0f2      	beq.n	800823a <_vfprintf_r+0x38e>
 8008254:	b275      	sxtb	r5, r6
 8008256:	f346 16c0 	sbfx	r6, r6, #7, #1
 800825a:	e7dd      	b.n	8008218 <_vfprintf_r+0x36c>
 800825c:	3507      	adds	r5, #7
 800825e:	f025 0307 	bic.w	r3, r5, #7
 8008262:	4619      	mov	r1, r3
 8008264:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008268:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800826c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008270:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008274:	910a      	str	r1, [sp, #40]	; 0x28
 8008276:	f04f 32ff 	mov.w	r2, #4294967295
 800827a:	4630      	mov	r0, r6
 800827c:	4629      	mov	r1, r5
 800827e:	4b3e      	ldr	r3, [pc, #248]	; (8008378 <_vfprintf_r+0x4cc>)
 8008280:	f7f8 fbc4 	bl	8000a0c <__aeabi_dcmpun>
 8008284:	bb18      	cbnz	r0, 80082ce <_vfprintf_r+0x422>
 8008286:	f04f 32ff 	mov.w	r2, #4294967295
 800828a:	4630      	mov	r0, r6
 800828c:	4629      	mov	r1, r5
 800828e:	4b3a      	ldr	r3, [pc, #232]	; (8008378 <_vfprintf_r+0x4cc>)
 8008290:	f7f8 fb9e 	bl	80009d0 <__aeabi_dcmple>
 8008294:	b9d8      	cbnz	r0, 80082ce <_vfprintf_r+0x422>
 8008296:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800829a:	2200      	movs	r2, #0
 800829c:	2300      	movs	r3, #0
 800829e:	f7f8 fb8d 	bl	80009bc <__aeabi_dcmplt>
 80082a2:	b110      	cbz	r0, 80082aa <_vfprintf_r+0x3fe>
 80082a4:	232d      	movs	r3, #45	; 0x2d
 80082a6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80082aa:	4a34      	ldr	r2, [pc, #208]	; (800837c <_vfprintf_r+0x4d0>)
 80082ac:	4b34      	ldr	r3, [pc, #208]	; (8008380 <_vfprintf_r+0x4d4>)
 80082ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082b0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80082b4:	2947      	cmp	r1, #71	; 0x47
 80082b6:	bfd4      	ite	le
 80082b8:	4691      	movle	r9, r2
 80082ba:	4699      	movgt	r9, r3
 80082bc:	2303      	movs	r3, #3
 80082be:	2100      	movs	r1, #0
 80082c0:	e9cd 3107 	strd	r3, r1, [sp, #28]
 80082c4:	2700      	movs	r7, #0
 80082c6:	463e      	mov	r6, r7
 80082c8:	463b      	mov	r3, r7
 80082ca:	f001 b803 	b.w	80092d4 <_vfprintf_r+0x1428>
 80082ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082d2:	4610      	mov	r0, r2
 80082d4:	4619      	mov	r1, r3
 80082d6:	f7f8 fb99 	bl	8000a0c <__aeabi_dcmpun>
 80082da:	b140      	cbz	r0, 80082ee <_vfprintf_r+0x442>
 80082dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082de:	4a29      	ldr	r2, [pc, #164]	; (8008384 <_vfprintf_r+0x4d8>)
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	bfbc      	itt	lt
 80082e4:	232d      	movlt	r3, #45	; 0x2d
 80082e6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80082ea:	4b27      	ldr	r3, [pc, #156]	; (8008388 <_vfprintf_r+0x4dc>)
 80082ec:	e7df      	b.n	80082ae <_vfprintf_r+0x402>
 80082ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082f0:	f023 0320 	bic.w	r3, r3, #32
 80082f4:	2b41      	cmp	r3, #65	; 0x41
 80082f6:	930c      	str	r3, [sp, #48]	; 0x30
 80082f8:	d12e      	bne.n	8008358 <_vfprintf_r+0x4ac>
 80082fa:	2330      	movs	r3, #48	; 0x30
 80082fc:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008302:	f048 0802 	orr.w	r8, r8, #2
 8008306:	2b61      	cmp	r3, #97	; 0x61
 8008308:	bf0c      	ite	eq
 800830a:	2378      	moveq	r3, #120	; 0x78
 800830c:	2358      	movne	r3, #88	; 0x58
 800830e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008312:	9b07      	ldr	r3, [sp, #28]
 8008314:	2b63      	cmp	r3, #99	; 0x63
 8008316:	dd39      	ble.n	800838c <_vfprintf_r+0x4e0>
 8008318:	4658      	mov	r0, fp
 800831a:	1c59      	adds	r1, r3, #1
 800831c:	f7fd fdb2 	bl	8005e84 <_malloc_r>
 8008320:	4681      	mov	r9, r0
 8008322:	2800      	cmp	r0, #0
 8008324:	f040 8200 	bne.w	8008728 <_vfprintf_r+0x87c>
 8008328:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800832c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008330:	f8aa 300c 	strh.w	r3, [sl, #12]
 8008334:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8008338:	07d9      	lsls	r1, r3, #31
 800833a:	d407      	bmi.n	800834c <_vfprintf_r+0x4a0>
 800833c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008340:	059a      	lsls	r2, r3, #22
 8008342:	d403      	bmi.n	800834c <_vfprintf_r+0x4a0>
 8008344:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8008348:	f7fe fab1 	bl	80068ae <__retarget_lock_release_recursive>
 800834c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008350:	065b      	lsls	r3, r3, #25
 8008352:	f57f adf1 	bpl.w	8007f38 <_vfprintf_r+0x8c>
 8008356:	e5ec      	b.n	8007f32 <_vfprintf_r+0x86>
 8008358:	9b07      	ldr	r3, [sp, #28]
 800835a:	3301      	adds	r3, #1
 800835c:	f000 81e6 	beq.w	800872c <_vfprintf_r+0x880>
 8008360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008362:	2b47      	cmp	r3, #71	; 0x47
 8008364:	f040 81e5 	bne.w	8008732 <_vfprintf_r+0x886>
 8008368:	9b07      	ldr	r3, [sp, #28]
 800836a:	2b00      	cmp	r3, #0
 800836c:	f040 81e1 	bne.w	8008732 <_vfprintf_r+0x886>
 8008370:	9308      	str	r3, [sp, #32]
 8008372:	2301      	movs	r3, #1
 8008374:	9307      	str	r3, [sp, #28]
 8008376:	e00c      	b.n	8008392 <_vfprintf_r+0x4e6>
 8008378:	7fefffff 	.word	0x7fefffff
 800837c:	0800c880 	.word	0x0800c880
 8008380:	0800c884 	.word	0x0800c884
 8008384:	0800c888 	.word	0x0800c888
 8008388:	0800c88c 	.word	0x0800c88c
 800838c:	9008      	str	r0, [sp, #32]
 800838e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008392:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008396:	9314      	str	r3, [sp, #80]	; 0x50
 8008398:	e9dd 7310 	ldrd	r7, r3, [sp, #64]	; 0x40
 800839c:	1e1d      	subs	r5, r3, #0
 800839e:	bfae      	itee	ge
 80083a0:	2300      	movge	r3, #0
 80083a2:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80083a6:	232d      	movlt	r3, #45	; 0x2d
 80083a8:	931c      	str	r3, [sp, #112]	; 0x70
 80083aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ac:	2b41      	cmp	r3, #65	; 0x41
 80083ae:	f040 81d8 	bne.w	8008762 <_vfprintf_r+0x8b6>
 80083b2:	4638      	mov	r0, r7
 80083b4:	aa20      	add	r2, sp, #128	; 0x80
 80083b6:	4629      	mov	r1, r5
 80083b8:	f002 f8d6 	bl	800a568 <frexp>
 80083bc:	2200      	movs	r2, #0
 80083be:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80083c2:	f7f8 f889 	bl	80004d8 <__aeabi_dmul>
 80083c6:	2200      	movs	r2, #0
 80083c8:	2300      	movs	r3, #0
 80083ca:	4606      	mov	r6, r0
 80083cc:	460f      	mov	r7, r1
 80083ce:	f7f8 faeb 	bl	80009a8 <__aeabi_dcmpeq>
 80083d2:	b108      	cbz	r0, 80083d8 <_vfprintf_r+0x52c>
 80083d4:	2301      	movs	r3, #1
 80083d6:	9320      	str	r3, [sp, #128]	; 0x80
 80083d8:	4bad      	ldr	r3, [pc, #692]	; (8008690 <_vfprintf_r+0x7e4>)
 80083da:	4aae      	ldr	r2, [pc, #696]	; (8008694 <_vfprintf_r+0x7e8>)
 80083dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80083de:	464d      	mov	r5, r9
 80083e0:	2961      	cmp	r1, #97	; 0x61
 80083e2:	bf18      	it	ne
 80083e4:	461a      	movne	r2, r3
 80083e6:	9b07      	ldr	r3, [sp, #28]
 80083e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80083ea:	3b01      	subs	r3, #1
 80083ec:	9309      	str	r3, [sp, #36]	; 0x24
 80083ee:	2200      	movs	r2, #0
 80083f0:	4ba9      	ldr	r3, [pc, #676]	; (8008698 <_vfprintf_r+0x7ec>)
 80083f2:	4630      	mov	r0, r6
 80083f4:	4639      	mov	r1, r7
 80083f6:	f7f8 f86f 	bl	80004d8 <__aeabi_dmul>
 80083fa:	460f      	mov	r7, r1
 80083fc:	4606      	mov	r6, r0
 80083fe:	f7f8 fb1b 	bl	8000a38 <__aeabi_d2iz>
 8008402:	901d      	str	r0, [sp, #116]	; 0x74
 8008404:	f7f7 fffe 	bl	8000404 <__aeabi_i2d>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	4630      	mov	r0, r6
 800840e:	4639      	mov	r1, r7
 8008410:	f7f7 feaa 	bl	8000168 <__aeabi_dsub>
 8008414:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008418:	4606      	mov	r6, r0
 800841a:	5c9b      	ldrb	r3, [r3, r2]
 800841c:	460f      	mov	r7, r1
 800841e:	f805 3b01 	strb.w	r3, [r5], #1
 8008422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008424:	1c5a      	adds	r2, r3, #1
 8008426:	9316      	str	r3, [sp, #88]	; 0x58
 8008428:	d007      	beq.n	800843a <_vfprintf_r+0x58e>
 800842a:	3b01      	subs	r3, #1
 800842c:	9309      	str	r3, [sp, #36]	; 0x24
 800842e:	2200      	movs	r2, #0
 8008430:	2300      	movs	r3, #0
 8008432:	f7f8 fab9 	bl	80009a8 <__aeabi_dcmpeq>
 8008436:	2800      	cmp	r0, #0
 8008438:	d0d9      	beq.n	80083ee <_vfprintf_r+0x542>
 800843a:	2200      	movs	r2, #0
 800843c:	4630      	mov	r0, r6
 800843e:	4639      	mov	r1, r7
 8008440:	4b96      	ldr	r3, [pc, #600]	; (800869c <_vfprintf_r+0x7f0>)
 8008442:	f7f8 fad9 	bl	80009f8 <__aeabi_dcmpgt>
 8008446:	b960      	cbnz	r0, 8008462 <_vfprintf_r+0x5b6>
 8008448:	2200      	movs	r2, #0
 800844a:	4630      	mov	r0, r6
 800844c:	4639      	mov	r1, r7
 800844e:	4b93      	ldr	r3, [pc, #588]	; (800869c <_vfprintf_r+0x7f0>)
 8008450:	f7f8 faaa 	bl	80009a8 <__aeabi_dcmpeq>
 8008454:	2800      	cmp	r0, #0
 8008456:	f000 817f 	beq.w	8008758 <_vfprintf_r+0x8ac>
 800845a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800845c:	07da      	lsls	r2, r3, #31
 800845e:	f140 817b 	bpl.w	8008758 <_vfprintf_r+0x8ac>
 8008462:	2030      	movs	r0, #48	; 0x30
 8008464:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008466:	9524      	str	r5, [sp, #144]	; 0x90
 8008468:	7bd9      	ldrb	r1, [r3, #15]
 800846a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800846c:	1e53      	subs	r3, r2, #1
 800846e:	9324      	str	r3, [sp, #144]	; 0x90
 8008470:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008474:	428b      	cmp	r3, r1
 8008476:	f000 815e 	beq.w	8008736 <_vfprintf_r+0x88a>
 800847a:	2b39      	cmp	r3, #57	; 0x39
 800847c:	bf0b      	itete	eq
 800847e:	9b1b      	ldreq	r3, [sp, #108]	; 0x6c
 8008480:	3301      	addne	r3, #1
 8008482:	7a9b      	ldrbeq	r3, [r3, #10]
 8008484:	b2db      	uxtbne	r3, r3
 8008486:	f802 3c01 	strb.w	r3, [r2, #-1]
 800848a:	eba5 0309 	sub.w	r3, r5, r9
 800848e:	9309      	str	r3, [sp, #36]	; 0x24
 8008490:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008492:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008494:	2b47      	cmp	r3, #71	; 0x47
 8008496:	f040 81b3 	bne.w	8008800 <_vfprintf_r+0x954>
 800849a:	1ceb      	adds	r3, r5, #3
 800849c:	db03      	blt.n	80084a6 <_vfprintf_r+0x5fa>
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	42ab      	cmp	r3, r5
 80084a2:	f280 81d3 	bge.w	800884c <_vfprintf_r+0x9a0>
 80084a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084a8:	3b02      	subs	r3, #2
 80084aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80084ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084ae:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80084b2:	f021 0120 	bic.w	r1, r1, #32
 80084b6:	2941      	cmp	r1, #65	; 0x41
 80084b8:	bf08      	it	eq
 80084ba:	320f      	addeq	r2, #15
 80084bc:	f105 33ff 	add.w	r3, r5, #4294967295
 80084c0:	bf06      	itte	eq
 80084c2:	b2d2      	uxtbeq	r2, r2
 80084c4:	2101      	moveq	r1, #1
 80084c6:	2100      	movne	r1, #0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80084ce:	bfb4      	ite	lt
 80084d0:	222d      	movlt	r2, #45	; 0x2d
 80084d2:	222b      	movge	r2, #43	; 0x2b
 80084d4:	9320      	str	r3, [sp, #128]	; 0x80
 80084d6:	bfb8      	it	lt
 80084d8:	f1c5 0301 	rsblt	r3, r5, #1
 80084dc:	2b09      	cmp	r3, #9
 80084de:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80084e2:	f340 81a6 	ble.w	8008832 <_vfprintf_r+0x986>
 80084e6:	260a      	movs	r6, #10
 80084e8:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80084ec:	fb93 f5f6 	sdiv	r5, r3, r6
 80084f0:	4602      	mov	r2, r0
 80084f2:	fb06 3115 	mls	r1, r6, r5, r3
 80084f6:	3130      	adds	r1, #48	; 0x30
 80084f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80084fc:	4619      	mov	r1, r3
 80084fe:	2963      	cmp	r1, #99	; 0x63
 8008500:	462b      	mov	r3, r5
 8008502:	f100 30ff 	add.w	r0, r0, #4294967295
 8008506:	dcf1      	bgt.n	80084ec <_vfprintf_r+0x640>
 8008508:	3330      	adds	r3, #48	; 0x30
 800850a:	1e91      	subs	r1, r2, #2
 800850c:	f800 3c01 	strb.w	r3, [r0, #-1]
 8008510:	460b      	mov	r3, r1
 8008512:	f10d 0589 	add.w	r5, sp, #137	; 0x89
 8008516:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 800851a:	4283      	cmp	r3, r0
 800851c:	f0c0 8184 	bcc.w	8008828 <_vfprintf_r+0x97c>
 8008520:	f10d 0399 	add.w	r3, sp, #153	; 0x99
 8008524:	1a9b      	subs	r3, r3, r2
 8008526:	4281      	cmp	r1, r0
 8008528:	bf88      	it	hi
 800852a:	2300      	movhi	r3, #0
 800852c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008530:	441a      	add	r2, r3
 8008532:	ab22      	add	r3, sp, #136	; 0x88
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008538:	9319      	str	r3, [sp, #100]	; 0x64
 800853a:	2a01      	cmp	r2, #1
 800853c:	4413      	add	r3, r2
 800853e:	9307      	str	r3, [sp, #28]
 8008540:	dc02      	bgt.n	8008548 <_vfprintf_r+0x69c>
 8008542:	f018 0f01 	tst.w	r8, #1
 8008546:	d003      	beq.n	8008550 <_vfprintf_r+0x6a4>
 8008548:	9b07      	ldr	r3, [sp, #28]
 800854a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800854c:	4413      	add	r3, r2
 800854e:	9307      	str	r3, [sp, #28]
 8008550:	2600      	movs	r6, #0
 8008552:	4635      	mov	r5, r6
 8008554:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8008558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800855c:	9314      	str	r3, [sp, #80]	; 0x50
 800855e:	960c      	str	r6, [sp, #48]	; 0x30
 8008560:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008562:	b113      	cbz	r3, 800856a <_vfprintf_r+0x6be>
 8008564:	232d      	movs	r3, #45	; 0x2d
 8008566:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800856a:	2700      	movs	r7, #0
 800856c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008570:	9b07      	ldr	r3, [sp, #28]
 8008572:	42bb      	cmp	r3, r7
 8008574:	bfb8      	it	lt
 8008576:	463b      	movlt	r3, r7
 8008578:	9314      	str	r3, [sp, #80]	; 0x50
 800857a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800857e:	b113      	cbz	r3, 8008586 <_vfprintf_r+0x6da>
 8008580:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008582:	3301      	adds	r3, #1
 8008584:	9314      	str	r3, [sp, #80]	; 0x50
 8008586:	f018 0302 	ands.w	r3, r8, #2
 800858a:	931b      	str	r3, [sp, #108]	; 0x6c
 800858c:	bf1e      	ittt	ne
 800858e:	9b14      	ldrne	r3, [sp, #80]	; 0x50
 8008590:	3302      	addne	r3, #2
 8008592:	9314      	strne	r3, [sp, #80]	; 0x50
 8008594:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8008598:	931c      	str	r3, [sp, #112]	; 0x70
 800859a:	d121      	bne.n	80085e0 <_vfprintf_r+0x734>
 800859c:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80085a0:	1a9b      	subs	r3, r3, r2
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	9316      	str	r3, [sp, #88]	; 0x58
 80085a6:	dd1b      	ble.n	80085e0 <_vfprintf_r+0x734>
 80085a8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80085ac:	9816      	ldr	r0, [sp, #88]	; 0x58
 80085ae:	3201      	adds	r2, #1
 80085b0:	2810      	cmp	r0, #16
 80085b2:	483b      	ldr	r0, [pc, #236]	; (80086a0 <_vfprintf_r+0x7f4>)
 80085b4:	f104 0108 	add.w	r1, r4, #8
 80085b8:	6020      	str	r0, [r4, #0]
 80085ba:	f300 82e6 	bgt.w	8008b8a <_vfprintf_r+0xcde>
 80085be:	9816      	ldr	r0, [sp, #88]	; 0x58
 80085c0:	2a07      	cmp	r2, #7
 80085c2:	4403      	add	r3, r0
 80085c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80085c8:	6060      	str	r0, [r4, #4]
 80085ca:	f340 82f3 	ble.w	8008bb4 <_vfprintf_r+0xd08>
 80085ce:	4651      	mov	r1, sl
 80085d0:	4658      	mov	r0, fp
 80085d2:	aa26      	add	r2, sp, #152	; 0x98
 80085d4:	f000 fec6 	bl	8009364 <__sprint_r>
 80085d8:	2800      	cmp	r0, #0
 80085da:	f040 861b 	bne.w	8009214 <_vfprintf_r+0x1368>
 80085de:	ac29      	add	r4, sp, #164	; 0xa4
 80085e0:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 80085e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085e6:	b16a      	cbz	r2, 8008604 <_vfprintf_r+0x758>
 80085e8:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80085ec:	6022      	str	r2, [r4, #0]
 80085ee:	2201      	movs	r2, #1
 80085f0:	4413      	add	r3, r2
 80085f2:	9328      	str	r3, [sp, #160]	; 0xa0
 80085f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085f6:	6062      	str	r2, [r4, #4]
 80085f8:	4413      	add	r3, r2
 80085fa:	2b07      	cmp	r3, #7
 80085fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80085fe:	f300 82db 	bgt.w	8008bb8 <_vfprintf_r+0xd0c>
 8008602:	3408      	adds	r4, #8
 8008604:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008606:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008608:	b162      	cbz	r2, 8008624 <_vfprintf_r+0x778>
 800860a:	aa1f      	add	r2, sp, #124	; 0x7c
 800860c:	6022      	str	r2, [r4, #0]
 800860e:	2202      	movs	r2, #2
 8008610:	4413      	add	r3, r2
 8008612:	9328      	str	r3, [sp, #160]	; 0xa0
 8008614:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008616:	6062      	str	r2, [r4, #4]
 8008618:	3301      	adds	r3, #1
 800861a:	2b07      	cmp	r3, #7
 800861c:	9327      	str	r3, [sp, #156]	; 0x9c
 800861e:	f300 82d5 	bgt.w	8008bcc <_vfprintf_r+0xd20>
 8008622:	3408      	adds	r4, #8
 8008624:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008626:	2b80      	cmp	r3, #128	; 0x80
 8008628:	d121      	bne.n	800866e <_vfprintf_r+0x7c2>
 800862a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800862e:	1a9b      	subs	r3, r3, r2
 8008630:	2b00      	cmp	r3, #0
 8008632:	9316      	str	r3, [sp, #88]	; 0x58
 8008634:	dd1b      	ble.n	800866e <_vfprintf_r+0x7c2>
 8008636:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800863a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800863c:	3201      	adds	r2, #1
 800863e:	2810      	cmp	r0, #16
 8008640:	4818      	ldr	r0, [pc, #96]	; (80086a4 <_vfprintf_r+0x7f8>)
 8008642:	f104 0108 	add.w	r1, r4, #8
 8008646:	6020      	str	r0, [r4, #0]
 8008648:	f300 82ca 	bgt.w	8008be0 <_vfprintf_r+0xd34>
 800864c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800864e:	2a07      	cmp	r2, #7
 8008650:	4403      	add	r3, r0
 8008652:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008656:	6060      	str	r0, [r4, #4]
 8008658:	f340 82d7 	ble.w	8008c0a <_vfprintf_r+0xd5e>
 800865c:	4651      	mov	r1, sl
 800865e:	4658      	mov	r0, fp
 8008660:	aa26      	add	r2, sp, #152	; 0x98
 8008662:	f000 fe7f 	bl	8009364 <__sprint_r>
 8008666:	2800      	cmp	r0, #0
 8008668:	f040 85d4 	bne.w	8009214 <_vfprintf_r+0x1368>
 800866c:	ac29      	add	r4, sp, #164	; 0xa4
 800866e:	9b07      	ldr	r3, [sp, #28]
 8008670:	1aff      	subs	r7, r7, r3
 8008672:	2f00      	cmp	r7, #0
 8008674:	dd28      	ble.n	80086c8 <_vfprintf_r+0x81c>
 8008676:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800867a:	480a      	ldr	r0, [pc, #40]	; (80086a4 <_vfprintf_r+0x7f8>)
 800867c:	2f10      	cmp	r7, #16
 800867e:	f103 0301 	add.w	r3, r3, #1
 8008682:	f104 0108 	add.w	r1, r4, #8
 8008686:	6020      	str	r0, [r4, #0]
 8008688:	f300 82c1 	bgt.w	8008c0e <_vfprintf_r+0xd62>
 800868c:	e00c      	b.n	80086a8 <_vfprintf_r+0x7fc>
 800868e:	bf00      	nop
 8008690:	0800c8a1 	.word	0x0800c8a1
 8008694:	0800c890 	.word	0x0800c890
 8008698:	40300000 	.word	0x40300000
 800869c:	3fe00000 	.word	0x3fe00000
 80086a0:	0800c8d4 	.word	0x0800c8d4
 80086a4:	0800c8e4 	.word	0x0800c8e4
 80086a8:	6067      	str	r7, [r4, #4]
 80086aa:	2b07      	cmp	r3, #7
 80086ac:	4417      	add	r7, r2
 80086ae:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80086b2:	f340 82bf 	ble.w	8008c34 <_vfprintf_r+0xd88>
 80086b6:	4651      	mov	r1, sl
 80086b8:	4658      	mov	r0, fp
 80086ba:	aa26      	add	r2, sp, #152	; 0x98
 80086bc:	f000 fe52 	bl	8009364 <__sprint_r>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f040 85a7 	bne.w	8009214 <_vfprintf_r+0x1368>
 80086c6:	ac29      	add	r4, sp, #164	; 0xa4
 80086c8:	f418 7f80 	tst.w	r8, #256	; 0x100
 80086cc:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 80086ce:	f040 82b7 	bne.w	8008c40 <_vfprintf_r+0xd94>
 80086d2:	9b07      	ldr	r3, [sp, #28]
 80086d4:	f8c4 9000 	str.w	r9, [r4]
 80086d8:	441f      	add	r7, r3
 80086da:	6063      	str	r3, [r4, #4]
 80086dc:	9728      	str	r7, [sp, #160]	; 0xa0
 80086de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80086e0:	3301      	adds	r3, #1
 80086e2:	2b07      	cmp	r3, #7
 80086e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80086e6:	f300 82f0 	bgt.w	8008cca <_vfprintf_r+0xe1e>
 80086ea:	3408      	adds	r4, #8
 80086ec:	f018 0f04 	tst.w	r8, #4
 80086f0:	f040 8572 	bne.w	80091d8 <_vfprintf_r+0x132c>
 80086f4:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
 80086f8:	9914      	ldr	r1, [sp, #80]	; 0x50
 80086fa:	428a      	cmp	r2, r1
 80086fc:	bfac      	ite	ge
 80086fe:	189b      	addge	r3, r3, r2
 8008700:	185b      	addlt	r3, r3, r1
 8008702:	9312      	str	r3, [sp, #72]	; 0x48
 8008704:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008706:	b13b      	cbz	r3, 8008718 <_vfprintf_r+0x86c>
 8008708:	4651      	mov	r1, sl
 800870a:	4658      	mov	r0, fp
 800870c:	aa26      	add	r2, sp, #152	; 0x98
 800870e:	f000 fe29 	bl	8009364 <__sprint_r>
 8008712:	2800      	cmp	r0, #0
 8008714:	f040 857e 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008718:	2300      	movs	r3, #0
 800871a:	9327      	str	r3, [sp, #156]	; 0x9c
 800871c:	9b08      	ldr	r3, [sp, #32]
 800871e:	2b00      	cmp	r3, #0
 8008720:	f040 8594 	bne.w	800924c <_vfprintf_r+0x13a0>
 8008724:	ac29      	add	r4, sp, #164	; 0xa4
 8008726:	e0e6      	b.n	80088f6 <_vfprintf_r+0xa4a>
 8008728:	9008      	str	r0, [sp, #32]
 800872a:	e632      	b.n	8008392 <_vfprintf_r+0x4e6>
 800872c:	2306      	movs	r3, #6
 800872e:	9008      	str	r0, [sp, #32]
 8008730:	e620      	b.n	8008374 <_vfprintf_r+0x4c8>
 8008732:	9008      	str	r0, [sp, #32]
 8008734:	e62d      	b.n	8008392 <_vfprintf_r+0x4e6>
 8008736:	f802 0c01 	strb.w	r0, [r2, #-1]
 800873a:	e696      	b.n	800846a <_vfprintf_r+0x5be>
 800873c:	f803 0b01 	strb.w	r0, [r3], #1
 8008740:	1aca      	subs	r2, r1, r3
 8008742:	2a00      	cmp	r2, #0
 8008744:	dafa      	bge.n	800873c <_vfprintf_r+0x890>
 8008746:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008748:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800874a:	3201      	adds	r2, #1
 800874c:	f103 0301 	add.w	r3, r3, #1
 8008750:	bfb8      	it	lt
 8008752:	2300      	movlt	r3, #0
 8008754:	441d      	add	r5, r3
 8008756:	e698      	b.n	800848a <_vfprintf_r+0x5de>
 8008758:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800875a:	462b      	mov	r3, r5
 800875c:	2030      	movs	r0, #48	; 0x30
 800875e:	18a9      	adds	r1, r5, r2
 8008760:	e7ee      	b.n	8008740 <_vfprintf_r+0x894>
 8008762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008764:	2b46      	cmp	r3, #70	; 0x46
 8008766:	d005      	beq.n	8008774 <_vfprintf_r+0x8c8>
 8008768:	2b45      	cmp	r3, #69	; 0x45
 800876a:	d11d      	bne.n	80087a8 <_vfprintf_r+0x8fc>
 800876c:	9b07      	ldr	r3, [sp, #28]
 800876e:	1c5e      	adds	r6, r3, #1
 8008770:	2302      	movs	r3, #2
 8008772:	e001      	b.n	8008778 <_vfprintf_r+0x8cc>
 8008774:	2303      	movs	r3, #3
 8008776:	9e07      	ldr	r6, [sp, #28]
 8008778:	aa24      	add	r2, sp, #144	; 0x90
 800877a:	9204      	str	r2, [sp, #16]
 800877c:	aa21      	add	r2, sp, #132	; 0x84
 800877e:	9203      	str	r2, [sp, #12]
 8008780:	aa20      	add	r2, sp, #128	; 0x80
 8008782:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	463a      	mov	r2, r7
 800878a:	462b      	mov	r3, r5
 800878c:	4658      	mov	r0, fp
 800878e:	f001 ffeb 	bl	800a768 <_dtoa_r>
 8008792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008794:	4681      	mov	r9, r0
 8008796:	2b47      	cmp	r3, #71	; 0x47
 8008798:	d108      	bne.n	80087ac <_vfprintf_r+0x900>
 800879a:	f018 0f01 	tst.w	r8, #1
 800879e:	d105      	bne.n	80087ac <_vfprintf_r+0x900>
 80087a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087a2:	eba3 0309 	sub.w	r3, r3, r9
 80087a6:	e672      	b.n	800848e <_vfprintf_r+0x5e2>
 80087a8:	9e07      	ldr	r6, [sp, #28]
 80087aa:	e7e1      	b.n	8008770 <_vfprintf_r+0x8c4>
 80087ac:	eb09 0306 	add.w	r3, r9, r6
 80087b0:	9309      	str	r3, [sp, #36]	; 0x24
 80087b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087b4:	2b46      	cmp	r3, #70	; 0x46
 80087b6:	d111      	bne.n	80087dc <_vfprintf_r+0x930>
 80087b8:	f899 3000 	ldrb.w	r3, [r9]
 80087bc:	2b30      	cmp	r3, #48	; 0x30
 80087be:	d109      	bne.n	80087d4 <_vfprintf_r+0x928>
 80087c0:	2200      	movs	r2, #0
 80087c2:	2300      	movs	r3, #0
 80087c4:	4638      	mov	r0, r7
 80087c6:	4629      	mov	r1, r5
 80087c8:	f7f8 f8ee 	bl	80009a8 <__aeabi_dcmpeq>
 80087cc:	b910      	cbnz	r0, 80087d4 <_vfprintf_r+0x928>
 80087ce:	f1c6 0601 	rsb	r6, r6, #1
 80087d2:	9620      	str	r6, [sp, #128]	; 0x80
 80087d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087d8:	441a      	add	r2, r3
 80087da:	9209      	str	r2, [sp, #36]	; 0x24
 80087dc:	2200      	movs	r2, #0
 80087de:	2300      	movs	r3, #0
 80087e0:	4638      	mov	r0, r7
 80087e2:	4629      	mov	r1, r5
 80087e4:	f7f8 f8e0 	bl	80009a8 <__aeabi_dcmpeq>
 80087e8:	b108      	cbz	r0, 80087ee <_vfprintf_r+0x942>
 80087ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ec:	9324      	str	r3, [sp, #144]	; 0x90
 80087ee:	2230      	movs	r2, #48	; 0x30
 80087f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087f4:	4299      	cmp	r1, r3
 80087f6:	d9d3      	bls.n	80087a0 <_vfprintf_r+0x8f4>
 80087f8:	1c59      	adds	r1, r3, #1
 80087fa:	9124      	str	r1, [sp, #144]	; 0x90
 80087fc:	701a      	strb	r2, [r3, #0]
 80087fe:	e7f7      	b.n	80087f0 <_vfprintf_r+0x944>
 8008800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008802:	2b46      	cmp	r3, #70	; 0x46
 8008804:	f47f ae52 	bne.w	80084ac <_vfprintf_r+0x600>
 8008808:	9a07      	ldr	r2, [sp, #28]
 800880a:	f008 0301 	and.w	r3, r8, #1
 800880e:	2d00      	cmp	r5, #0
 8008810:	ea43 0302 	orr.w	r3, r3, r2
 8008814:	dd29      	ble.n	800886a <_vfprintf_r+0x9be>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d034      	beq.n	8008884 <_vfprintf_r+0x9d8>
 800881a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800881c:	18eb      	adds	r3, r5, r3
 800881e:	441a      	add	r2, r3
 8008820:	9207      	str	r2, [sp, #28]
 8008822:	2366      	movs	r3, #102	; 0x66
 8008824:	930b      	str	r3, [sp, #44]	; 0x2c
 8008826:	e033      	b.n	8008890 <_vfprintf_r+0x9e4>
 8008828:	f813 6b01 	ldrb.w	r6, [r3], #1
 800882c:	f805 6f01 	strb.w	r6, [r5, #1]!
 8008830:	e673      	b.n	800851a <_vfprintf_r+0x66e>
 8008832:	b941      	cbnz	r1, 8008846 <_vfprintf_r+0x99a>
 8008834:	2230      	movs	r2, #48	; 0x30
 8008836:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800883a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800883e:	3330      	adds	r3, #48	; 0x30
 8008840:	f802 3b01 	strb.w	r3, [r2], #1
 8008844:	e675      	b.n	8008532 <_vfprintf_r+0x686>
 8008846:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800884a:	e7f8      	b.n	800883e <_vfprintf_r+0x992>
 800884c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884e:	42ab      	cmp	r3, r5
 8008850:	dd10      	ble.n	8008874 <_vfprintf_r+0x9c8>
 8008852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008854:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008856:	2d00      	cmp	r5, #0
 8008858:	4413      	add	r3, r2
 800885a:	9307      	str	r3, [sp, #28]
 800885c:	dc10      	bgt.n	8008880 <_vfprintf_r+0x9d4>
 800885e:	9a07      	ldr	r2, [sp, #28]
 8008860:	f1c5 0301 	rsb	r3, r5, #1
 8008864:	441a      	add	r2, r3
 8008866:	9207      	str	r2, [sp, #28]
 8008868:	e00a      	b.n	8008880 <_vfprintf_r+0x9d4>
 800886a:	b16b      	cbz	r3, 8008888 <_vfprintf_r+0x9dc>
 800886c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800886e:	9a07      	ldr	r2, [sp, #28]
 8008870:	3301      	adds	r3, #1
 8008872:	e7d4      	b.n	800881e <_vfprintf_r+0x972>
 8008874:	f018 0f01 	tst.w	r8, #1
 8008878:	d01f      	beq.n	80088ba <_vfprintf_r+0xa0e>
 800887a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800887c:	18eb      	adds	r3, r5, r3
 800887e:	9307      	str	r3, [sp, #28]
 8008880:	2367      	movs	r3, #103	; 0x67
 8008882:	e7cf      	b.n	8008824 <_vfprintf_r+0x978>
 8008884:	9507      	str	r5, [sp, #28]
 8008886:	e7cc      	b.n	8008822 <_vfprintf_r+0x976>
 8008888:	2366      	movs	r3, #102	; 0x66
 800888a:	930b      	str	r3, [sp, #44]	; 0x2c
 800888c:	2301      	movs	r3, #1
 800888e:	9307      	str	r3, [sp, #28]
 8008890:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008894:	930c      	str	r3, [sp, #48]	; 0x30
 8008896:	d021      	beq.n	80088dc <_vfprintf_r+0xa30>
 8008898:	2600      	movs	r6, #0
 800889a:	2d00      	cmp	r5, #0
 800889c:	960c      	str	r6, [sp, #48]	; 0x30
 800889e:	f77f ae5f 	ble.w	8008560 <_vfprintf_r+0x6b4>
 80088a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	2bff      	cmp	r3, #255	; 0xff
 80088a8:	d109      	bne.n	80088be <_vfprintf_r+0xa12>
 80088aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ac:	9a07      	ldr	r2, [sp, #28]
 80088ae:	9915      	ldr	r1, [sp, #84]	; 0x54
 80088b0:	4433      	add	r3, r6
 80088b2:	fb01 2303 	mla	r3, r1, r3, r2
 80088b6:	9307      	str	r3, [sp, #28]
 80088b8:	e652      	b.n	8008560 <_vfprintf_r+0x6b4>
 80088ba:	9507      	str	r5, [sp, #28]
 80088bc:	e7e0      	b.n	8008880 <_vfprintf_r+0x9d4>
 80088be:	42ab      	cmp	r3, r5
 80088c0:	daf3      	bge.n	80088aa <_vfprintf_r+0x9fe>
 80088c2:	1aed      	subs	r5, r5, r3
 80088c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088c6:	785b      	ldrb	r3, [r3, #1]
 80088c8:	b133      	cbz	r3, 80088d8 <_vfprintf_r+0xa2c>
 80088ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088cc:	3301      	adds	r3, #1
 80088ce:	930c      	str	r3, [sp, #48]	; 0x30
 80088d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088d2:	3301      	adds	r3, #1
 80088d4:	930d      	str	r3, [sp, #52]	; 0x34
 80088d6:	e7e4      	b.n	80088a2 <_vfprintf_r+0x9f6>
 80088d8:	3601      	adds	r6, #1
 80088da:	e7e2      	b.n	80088a2 <_vfprintf_r+0x9f6>
 80088dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80088de:	e63f      	b.n	8008560 <_vfprintf_r+0x6b4>
 80088e0:	1d2b      	adds	r3, r5, #4
 80088e2:	f018 0f20 	tst.w	r8, #32
 80088e6:	930a      	str	r3, [sp, #40]	; 0x28
 80088e8:	d00a      	beq.n	8008900 <_vfprintf_r+0xa54>
 80088ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	9912      	ldr	r1, [sp, #72]	; 0x48
 80088f0:	17d2      	asrs	r2, r2, #31
 80088f2:	e9c3 1200 	strd	r1, r2, [r3]
 80088f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80088f8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80088fc:	f7ff bb57 	b.w	8007fae <_vfprintf_r+0x102>
 8008900:	f018 0f10 	tst.w	r8, #16
 8008904:	d003      	beq.n	800890e <_vfprintf_r+0xa62>
 8008906:	682b      	ldr	r3, [r5, #0]
 8008908:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	e7f3      	b.n	80088f6 <_vfprintf_r+0xa4a>
 800890e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008912:	d003      	beq.n	800891c <_vfprintf_r+0xa70>
 8008914:	682b      	ldr	r3, [r5, #0]
 8008916:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008918:	801a      	strh	r2, [r3, #0]
 800891a:	e7ec      	b.n	80088f6 <_vfprintf_r+0xa4a>
 800891c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008920:	d0f1      	beq.n	8008906 <_vfprintf_r+0xa5a>
 8008922:	682b      	ldr	r3, [r5, #0]
 8008924:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008926:	701a      	strb	r2, [r3, #0]
 8008928:	e7e5      	b.n	80088f6 <_vfprintf_r+0xa4a>
 800892a:	f048 0810 	orr.w	r8, r8, #16
 800892e:	f018 0320 	ands.w	r3, r8, #32
 8008932:	d020      	beq.n	8008976 <_vfprintf_r+0xaca>
 8008934:	3507      	adds	r5, #7
 8008936:	f025 0307 	bic.w	r3, r5, #7
 800893a:	461a      	mov	r2, r3
 800893c:	f852 5b08 	ldr.w	r5, [r2], #8
 8008940:	685e      	ldr	r6, [r3, #4]
 8008942:	920a      	str	r2, [sp, #40]	; 0x28
 8008944:	2300      	movs	r3, #0
 8008946:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800894a:	2200      	movs	r2, #0
 800894c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008950:	9a07      	ldr	r2, [sp, #28]
 8008952:	3201      	adds	r2, #1
 8008954:	f000 848f 	beq.w	8009276 <_vfprintf_r+0x13ca>
 8008958:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800895c:	9208      	str	r2, [sp, #32]
 800895e:	ea55 0206 	orrs.w	r2, r5, r6
 8008962:	f040 848e 	bne.w	8009282 <_vfprintf_r+0x13d6>
 8008966:	9a07      	ldr	r2, [sp, #28]
 8008968:	2a00      	cmp	r2, #0
 800896a:	f000 80f4 	beq.w	8008b56 <_vfprintf_r+0xcaa>
 800896e:	2b01      	cmp	r3, #1
 8008970:	f040 848a 	bne.w	8009288 <_vfprintf_r+0x13dc>
 8008974:	e09e      	b.n	8008ab4 <_vfprintf_r+0xc08>
 8008976:	462a      	mov	r2, r5
 8008978:	f852 5b04 	ldr.w	r5, [r2], #4
 800897c:	f018 0610 	ands.w	r6, r8, #16
 8008980:	920a      	str	r2, [sp, #40]	; 0x28
 8008982:	d001      	beq.n	8008988 <_vfprintf_r+0xadc>
 8008984:	461e      	mov	r6, r3
 8008986:	e7dd      	b.n	8008944 <_vfprintf_r+0xa98>
 8008988:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800898c:	d001      	beq.n	8008992 <_vfprintf_r+0xae6>
 800898e:	b2ad      	uxth	r5, r5
 8008990:	e7d8      	b.n	8008944 <_vfprintf_r+0xa98>
 8008992:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8008996:	d0d5      	beq.n	8008944 <_vfprintf_r+0xa98>
 8008998:	b2ed      	uxtb	r5, r5
 800899a:	e7f3      	b.n	8008984 <_vfprintf_r+0xad8>
 800899c:	462b      	mov	r3, r5
 800899e:	f853 5b04 	ldr.w	r5, [r3], #4
 80089a2:	2278      	movs	r2, #120	; 0x78
 80089a4:	930a      	str	r3, [sp, #40]	; 0x28
 80089a6:	f647 0330 	movw	r3, #30768	; 0x7830
 80089aa:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80089ae:	4ba2      	ldr	r3, [pc, #648]	; (8008c38 <_vfprintf_r+0xd8c>)
 80089b0:	2600      	movs	r6, #0
 80089b2:	931a      	str	r3, [sp, #104]	; 0x68
 80089b4:	f048 0802 	orr.w	r8, r8, #2
 80089b8:	2302      	movs	r3, #2
 80089ba:	920b      	str	r2, [sp, #44]	; 0x2c
 80089bc:	e7c5      	b.n	800894a <_vfprintf_r+0xa9e>
 80089be:	462b      	mov	r3, r5
 80089c0:	2500      	movs	r5, #0
 80089c2:	f853 9b04 	ldr.w	r9, [r3], #4
 80089c6:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80089ca:	930a      	str	r3, [sp, #40]	; 0x28
 80089cc:	9b07      	ldr	r3, [sp, #28]
 80089ce:	1c5e      	adds	r6, r3, #1
 80089d0:	d010      	beq.n	80089f4 <_vfprintf_r+0xb48>
 80089d2:	461a      	mov	r2, r3
 80089d4:	4629      	mov	r1, r5
 80089d6:	4648      	mov	r0, r9
 80089d8:	f001 fdaa 	bl	800a530 <memchr>
 80089dc:	9008      	str	r0, [sp, #32]
 80089de:	2800      	cmp	r0, #0
 80089e0:	f000 80d0 	beq.w	8008b84 <_vfprintf_r+0xcd8>
 80089e4:	eba0 0309 	sub.w	r3, r0, r9
 80089e8:	462f      	mov	r7, r5
 80089ea:	462e      	mov	r6, r5
 80089ec:	e9cd 3507 	strd	r3, r5, [sp, #28]
 80089f0:	950c      	str	r5, [sp, #48]	; 0x30
 80089f2:	e5bd      	b.n	8008570 <_vfprintf_r+0x6c4>
 80089f4:	4648      	mov	r0, r9
 80089f6:	f7f7 fbab 	bl	8000150 <strlen>
 80089fa:	e9cd 0507 	strd	r0, r5, [sp, #28]
 80089fe:	e461      	b.n	80082c4 <_vfprintf_r+0x418>
 8008a00:	f048 0810 	orr.w	r8, r8, #16
 8008a04:	f018 0320 	ands.w	r3, r8, #32
 8008a08:	d009      	beq.n	8008a1e <_vfprintf_r+0xb72>
 8008a0a:	3507      	adds	r5, #7
 8008a0c:	f025 0307 	bic.w	r3, r5, #7
 8008a10:	461a      	mov	r2, r3
 8008a12:	f852 5b08 	ldr.w	r5, [r2], #8
 8008a16:	685e      	ldr	r6, [r3, #4]
 8008a18:	920a      	str	r2, [sp, #40]	; 0x28
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e795      	b.n	800894a <_vfprintf_r+0xa9e>
 8008a1e:	462a      	mov	r2, r5
 8008a20:	f852 5b04 	ldr.w	r5, [r2], #4
 8008a24:	f018 0610 	ands.w	r6, r8, #16
 8008a28:	920a      	str	r2, [sp, #40]	; 0x28
 8008a2a:	d001      	beq.n	8008a30 <_vfprintf_r+0xb84>
 8008a2c:	461e      	mov	r6, r3
 8008a2e:	e7f4      	b.n	8008a1a <_vfprintf_r+0xb6e>
 8008a30:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008a34:	d001      	beq.n	8008a3a <_vfprintf_r+0xb8e>
 8008a36:	b2ad      	uxth	r5, r5
 8008a38:	e7ef      	b.n	8008a1a <_vfprintf_r+0xb6e>
 8008a3a:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8008a3e:	d0ec      	beq.n	8008a1a <_vfprintf_r+0xb6e>
 8008a40:	b2ed      	uxtb	r5, r5
 8008a42:	e7f3      	b.n	8008a2c <_vfprintf_r+0xb80>
 8008a44:	4b7d      	ldr	r3, [pc, #500]	; (8008c3c <_vfprintf_r+0xd90>)
 8008a46:	931a      	str	r3, [sp, #104]	; 0x68
 8008a48:	f018 0320 	ands.w	r3, r8, #32
 8008a4c:	d01b      	beq.n	8008a86 <_vfprintf_r+0xbda>
 8008a4e:	3507      	adds	r5, #7
 8008a50:	f025 0307 	bic.w	r3, r5, #7
 8008a54:	461a      	mov	r2, r3
 8008a56:	f852 5b08 	ldr.w	r5, [r2], #8
 8008a5a:	685e      	ldr	r6, [r3, #4]
 8008a5c:	920a      	str	r2, [sp, #40]	; 0x28
 8008a5e:	f018 0f01 	tst.w	r8, #1
 8008a62:	d00a      	beq.n	8008a7a <_vfprintf_r+0xbce>
 8008a64:	ea55 0306 	orrs.w	r3, r5, r6
 8008a68:	d007      	beq.n	8008a7a <_vfprintf_r+0xbce>
 8008a6a:	2330      	movs	r3, #48	; 0x30
 8008a6c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a72:	f048 0802 	orr.w	r8, r8, #2
 8008a76:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008a7a:	2302      	movs	r3, #2
 8008a7c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8008a80:	e763      	b.n	800894a <_vfprintf_r+0xa9e>
 8008a82:	4b6d      	ldr	r3, [pc, #436]	; (8008c38 <_vfprintf_r+0xd8c>)
 8008a84:	e7df      	b.n	8008a46 <_vfprintf_r+0xb9a>
 8008a86:	462a      	mov	r2, r5
 8008a88:	f852 5b04 	ldr.w	r5, [r2], #4
 8008a8c:	f018 0610 	ands.w	r6, r8, #16
 8008a90:	920a      	str	r2, [sp, #40]	; 0x28
 8008a92:	d001      	beq.n	8008a98 <_vfprintf_r+0xbec>
 8008a94:	461e      	mov	r6, r3
 8008a96:	e7e2      	b.n	8008a5e <_vfprintf_r+0xbb2>
 8008a98:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8008a9c:	d001      	beq.n	8008aa2 <_vfprintf_r+0xbf6>
 8008a9e:	b2ad      	uxth	r5, r5
 8008aa0:	e7dd      	b.n	8008a5e <_vfprintf_r+0xbb2>
 8008aa2:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8008aa6:	d0da      	beq.n	8008a5e <_vfprintf_r+0xbb2>
 8008aa8:	b2ed      	uxtb	r5, r5
 8008aaa:	e7f3      	b.n	8008a94 <_vfprintf_r+0xbe8>
 8008aac:	2d0a      	cmp	r5, #10
 8008aae:	f176 0300 	sbcs.w	r3, r6, #0
 8008ab2:	d205      	bcs.n	8008ac0 <_vfprintf_r+0xc14>
 8008ab4:	3530      	adds	r5, #48	; 0x30
 8008ab6:	f88d 5147 	strb.w	r5, [sp, #327]	; 0x147
 8008aba:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8008abe:	e3ff      	b.n	80092c0 <_vfprintf_r+0x1414>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac4:	9b08      	ldr	r3, [sp, #32]
 8008ac6:	af52      	add	r7, sp, #328	; 0x148
 8008ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008acc:	930c      	str	r3, [sp, #48]	; 0x30
 8008ace:	220a      	movs	r2, #10
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	4631      	mov	r1, r6
 8008ad6:	f7f8 f827 	bl	8000b28 <__aeabi_uldivmod>
 8008ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008adc:	3230      	adds	r2, #48	; 0x30
 8008ade:	3301      	adds	r3, #1
 8008ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ae4:	4688      	mov	r8, r1
 8008ae6:	9014      	str	r0, [sp, #80]	; 0x50
 8008ae8:	f107 39ff 	add.w	r9, r7, #4294967295
 8008aec:	f807 2c01 	strb.w	r2, [r7, #-1]
 8008af0:	b1d3      	cbz	r3, 8008b28 <_vfprintf_r+0xc7c>
 8008af2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008af4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d115      	bne.n	8008b28 <_vfprintf_r+0xc7c>
 8008afc:	2aff      	cmp	r2, #255	; 0xff
 8008afe:	d013      	beq.n	8008b28 <_vfprintf_r+0xc7c>
 8008b00:	2d0a      	cmp	r5, #10
 8008b02:	f176 0300 	sbcs.w	r3, r6, #0
 8008b06:	d30f      	bcc.n	8008b28 <_vfprintf_r+0xc7c>
 8008b08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b0a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b0c:	eba9 0903 	sub.w	r9, r9, r3
 8008b10:	461a      	mov	r2, r3
 8008b12:	4648      	mov	r0, r9
 8008b14:	f001 fcb8 	bl	800a488 <strncpy>
 8008b18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b1a:	785b      	ldrb	r3, [r3, #1]
 8008b1c:	b11b      	cbz	r3, 8008b26 <_vfprintf_r+0xc7a>
 8008b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b20:	3301      	adds	r3, #1
 8008b22:	930d      	str	r3, [sp, #52]	; 0x34
 8008b24:	2300      	movs	r3, #0
 8008b26:	9309      	str	r3, [sp, #36]	; 0x24
 8008b28:	2d0a      	cmp	r5, #10
 8008b2a:	f176 0600 	sbcs.w	r6, r6, #0
 8008b2e:	f0c0 83c7 	bcc.w	80092c0 <_vfprintf_r+0x1414>
 8008b32:	4646      	mov	r6, r8
 8008b34:	464f      	mov	r7, r9
 8008b36:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008b38:	e7c9      	b.n	8008ace <_vfprintf_r+0xc22>
 8008b3a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008b3c:	f005 030f 	and.w	r3, r5, #15
 8008b40:	5cd3      	ldrb	r3, [r2, r3]
 8008b42:	092d      	lsrs	r5, r5, #4
 8008b44:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8008b48:	0936      	lsrs	r6, r6, #4
 8008b4a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008b4e:	ea55 0306 	orrs.w	r3, r5, r6
 8008b52:	d1f2      	bne.n	8008b3a <_vfprintf_r+0xc8e>
 8008b54:	e3b4      	b.n	80092c0 <_vfprintf_r+0x1414>
 8008b56:	b933      	cbnz	r3, 8008b66 <_vfprintf_r+0xcba>
 8008b58:	f018 0f01 	tst.w	r8, #1
 8008b5c:	d003      	beq.n	8008b66 <_vfprintf_r+0xcba>
 8008b5e:	2330      	movs	r3, #48	; 0x30
 8008b60:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008b64:	e7a9      	b.n	8008aba <_vfprintf_r+0xc0e>
 8008b66:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008b6a:	e3a9      	b.n	80092c0 <_vfprintf_r+0x1414>
 8008b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 8372 	beq.w	8009258 <_vfprintf_r+0x13ac>
 8008b74:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008b78:	2300      	movs	r3, #0
 8008b7a:	950a      	str	r5, [sp, #40]	; 0x28
 8008b7c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008b80:	f7ff bb33 	b.w	80081ea <_vfprintf_r+0x33e>
 8008b84:	9f08      	ldr	r7, [sp, #32]
 8008b86:	f7ff bb9e 	b.w	80082c6 <_vfprintf_r+0x41a>
 8008b8a:	2010      	movs	r0, #16
 8008b8c:	2a07      	cmp	r2, #7
 8008b8e:	4403      	add	r3, r0
 8008b90:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008b94:	6060      	str	r0, [r4, #4]
 8008b96:	dd08      	ble.n	8008baa <_vfprintf_r+0xcfe>
 8008b98:	4651      	mov	r1, sl
 8008b9a:	4658      	mov	r0, fp
 8008b9c:	aa26      	add	r2, sp, #152	; 0x98
 8008b9e:	f000 fbe1 	bl	8009364 <__sprint_r>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	f040 8336 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008ba8:	a929      	add	r1, sp, #164	; 0xa4
 8008baa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008bac:	460c      	mov	r4, r1
 8008bae:	3b10      	subs	r3, #16
 8008bb0:	9316      	str	r3, [sp, #88]	; 0x58
 8008bb2:	e4f9      	b.n	80085a8 <_vfprintf_r+0x6fc>
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	e513      	b.n	80085e0 <_vfprintf_r+0x734>
 8008bb8:	4651      	mov	r1, sl
 8008bba:	4658      	mov	r0, fp
 8008bbc:	aa26      	add	r2, sp, #152	; 0x98
 8008bbe:	f000 fbd1 	bl	8009364 <__sprint_r>
 8008bc2:	2800      	cmp	r0, #0
 8008bc4:	f040 8326 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008bc8:	ac29      	add	r4, sp, #164	; 0xa4
 8008bca:	e51b      	b.n	8008604 <_vfprintf_r+0x758>
 8008bcc:	4651      	mov	r1, sl
 8008bce:	4658      	mov	r0, fp
 8008bd0:	aa26      	add	r2, sp, #152	; 0x98
 8008bd2:	f000 fbc7 	bl	8009364 <__sprint_r>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	f040 831c 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008bdc:	ac29      	add	r4, sp, #164	; 0xa4
 8008bde:	e521      	b.n	8008624 <_vfprintf_r+0x778>
 8008be0:	2010      	movs	r0, #16
 8008be2:	2a07      	cmp	r2, #7
 8008be4:	4403      	add	r3, r0
 8008be6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008bea:	6060      	str	r0, [r4, #4]
 8008bec:	dd08      	ble.n	8008c00 <_vfprintf_r+0xd54>
 8008bee:	4651      	mov	r1, sl
 8008bf0:	4658      	mov	r0, fp
 8008bf2:	aa26      	add	r2, sp, #152	; 0x98
 8008bf4:	f000 fbb6 	bl	8009364 <__sprint_r>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	f040 830b 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008bfe:	a929      	add	r1, sp, #164	; 0xa4
 8008c00:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c02:	460c      	mov	r4, r1
 8008c04:	3b10      	subs	r3, #16
 8008c06:	9316      	str	r3, [sp, #88]	; 0x58
 8008c08:	e515      	b.n	8008636 <_vfprintf_r+0x78a>
 8008c0a:	460c      	mov	r4, r1
 8008c0c:	e52f      	b.n	800866e <_vfprintf_r+0x7c2>
 8008c0e:	2010      	movs	r0, #16
 8008c10:	2b07      	cmp	r3, #7
 8008c12:	4402      	add	r2, r0
 8008c14:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008c18:	6060      	str	r0, [r4, #4]
 8008c1a:	dd08      	ble.n	8008c2e <_vfprintf_r+0xd82>
 8008c1c:	4651      	mov	r1, sl
 8008c1e:	4658      	mov	r0, fp
 8008c20:	aa26      	add	r2, sp, #152	; 0x98
 8008c22:	f000 fb9f 	bl	8009364 <__sprint_r>
 8008c26:	2800      	cmp	r0, #0
 8008c28:	f040 82f4 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008c2c:	a929      	add	r1, sp, #164	; 0xa4
 8008c2e:	460c      	mov	r4, r1
 8008c30:	3f10      	subs	r7, #16
 8008c32:	e520      	b.n	8008676 <_vfprintf_r+0x7ca>
 8008c34:	460c      	mov	r4, r1
 8008c36:	e547      	b.n	80086c8 <_vfprintf_r+0x81c>
 8008c38:	0800c890 	.word	0x0800c890
 8008c3c:	0800c8a1 	.word	0x0800c8a1
 8008c40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c42:	2b65      	cmp	r3, #101	; 0x65
 8008c44:	f340 822e 	ble.w	80090a4 <_vfprintf_r+0x11f8>
 8008c48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	2300      	movs	r3, #0
 8008c50:	f7f7 feaa 	bl	80009a8 <__aeabi_dcmpeq>
 8008c54:	2800      	cmp	r0, #0
 8008c56:	d068      	beq.n	8008d2a <_vfprintf_r+0xe7e>
 8008c58:	4b6d      	ldr	r3, [pc, #436]	; (8008e10 <_vfprintf_r+0xf64>)
 8008c5a:	6023      	str	r3, [r4, #0]
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	441f      	add	r7, r3
 8008c60:	6063      	str	r3, [r4, #4]
 8008c62:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c64:	9728      	str	r7, [sp, #160]	; 0xa0
 8008c66:	3301      	adds	r3, #1
 8008c68:	2b07      	cmp	r3, #7
 8008c6a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c6c:	dc37      	bgt.n	8008cde <_vfprintf_r+0xe32>
 8008c6e:	3408      	adds	r4, #8
 8008c70:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c74:	4293      	cmp	r3, r2
 8008c76:	db03      	blt.n	8008c80 <_vfprintf_r+0xdd4>
 8008c78:	f018 0f01 	tst.w	r8, #1
 8008c7c:	f43f ad36 	beq.w	80086ec <_vfprintf_r+0x840>
 8008c80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c84:	6023      	str	r3, [r4, #0]
 8008c86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c88:	6063      	str	r3, [r4, #4]
 8008c8a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c8c:	4413      	add	r3, r2
 8008c8e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c90:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c92:	3301      	adds	r3, #1
 8008c94:	2b07      	cmp	r3, #7
 8008c96:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c98:	dc2b      	bgt.n	8008cf2 <_vfprintf_r+0xe46>
 8008c9a:	3408      	adds	r4, #8
 8008c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c9e:	1e5d      	subs	r5, r3, #1
 8008ca0:	2d00      	cmp	r5, #0
 8008ca2:	f77f ad23 	ble.w	80086ec <_vfprintf_r+0x840>
 8008ca6:	2710      	movs	r7, #16
 8008ca8:	4e5a      	ldr	r6, [pc, #360]	; (8008e14 <_vfprintf_r+0xf68>)
 8008caa:	2d10      	cmp	r5, #16
 8008cac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008cb0:	f104 0108 	add.w	r1, r4, #8
 8008cb4:	f103 0301 	add.w	r3, r3, #1
 8008cb8:	6026      	str	r6, [r4, #0]
 8008cba:	dc24      	bgt.n	8008d06 <_vfprintf_r+0xe5a>
 8008cbc:	6065      	str	r5, [r4, #4]
 8008cbe:	2b07      	cmp	r3, #7
 8008cc0:	4415      	add	r5, r2
 8008cc2:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008cc6:	f340 8284 	ble.w	80091d2 <_vfprintf_r+0x1326>
 8008cca:	4651      	mov	r1, sl
 8008ccc:	4658      	mov	r0, fp
 8008cce:	aa26      	add	r2, sp, #152	; 0x98
 8008cd0:	f000 fb48 	bl	8009364 <__sprint_r>
 8008cd4:	2800      	cmp	r0, #0
 8008cd6:	f040 829d 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008cda:	ac29      	add	r4, sp, #164	; 0xa4
 8008cdc:	e506      	b.n	80086ec <_vfprintf_r+0x840>
 8008cde:	4651      	mov	r1, sl
 8008ce0:	4658      	mov	r0, fp
 8008ce2:	aa26      	add	r2, sp, #152	; 0x98
 8008ce4:	f000 fb3e 	bl	8009364 <__sprint_r>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	f040 8293 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008cee:	ac29      	add	r4, sp, #164	; 0xa4
 8008cf0:	e7be      	b.n	8008c70 <_vfprintf_r+0xdc4>
 8008cf2:	4651      	mov	r1, sl
 8008cf4:	4658      	mov	r0, fp
 8008cf6:	aa26      	add	r2, sp, #152	; 0x98
 8008cf8:	f000 fb34 	bl	8009364 <__sprint_r>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	f040 8289 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008d02:	ac29      	add	r4, sp, #164	; 0xa4
 8008d04:	e7ca      	b.n	8008c9c <_vfprintf_r+0xdf0>
 8008d06:	3210      	adds	r2, #16
 8008d08:	2b07      	cmp	r3, #7
 8008d0a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d0e:	6067      	str	r7, [r4, #4]
 8008d10:	dd08      	ble.n	8008d24 <_vfprintf_r+0xe78>
 8008d12:	4651      	mov	r1, sl
 8008d14:	4658      	mov	r0, fp
 8008d16:	aa26      	add	r2, sp, #152	; 0x98
 8008d18:	f000 fb24 	bl	8009364 <__sprint_r>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	f040 8279 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008d22:	a929      	add	r1, sp, #164	; 0xa4
 8008d24:	460c      	mov	r4, r1
 8008d26:	3d10      	subs	r5, #16
 8008d28:	e7bf      	b.n	8008caa <_vfprintf_r+0xdfe>
 8008d2a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dc73      	bgt.n	8008e18 <_vfprintf_r+0xf6c>
 8008d30:	4b37      	ldr	r3, [pc, #220]	; (8008e10 <_vfprintf_r+0xf64>)
 8008d32:	6023      	str	r3, [r4, #0]
 8008d34:	2301      	movs	r3, #1
 8008d36:	441f      	add	r7, r3
 8008d38:	6063      	str	r3, [r4, #4]
 8008d3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d3c:	9728      	str	r7, [sp, #160]	; 0xa0
 8008d3e:	3301      	adds	r3, #1
 8008d40:	2b07      	cmp	r3, #7
 8008d42:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d44:	dc3d      	bgt.n	8008dc2 <_vfprintf_r+0xf16>
 8008d46:	3408      	adds	r4, #8
 8008d48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d4c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8008d4e:	430b      	orrs	r3, r1
 8008d50:	f008 0101 	and.w	r1, r8, #1
 8008d54:	430b      	orrs	r3, r1
 8008d56:	f43f acc9 	beq.w	80086ec <_vfprintf_r+0x840>
 8008d5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008d5c:	6023      	str	r3, [r4, #0]
 8008d5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d60:	441a      	add	r2, r3
 8008d62:	6063      	str	r3, [r4, #4]
 8008d64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d66:	9228      	str	r2, [sp, #160]	; 0xa0
 8008d68:	3301      	adds	r3, #1
 8008d6a:	2b07      	cmp	r3, #7
 8008d6c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d6e:	dc32      	bgt.n	8008dd6 <_vfprintf_r+0xf2a>
 8008d70:	3408      	adds	r4, #8
 8008d72:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008d74:	2d00      	cmp	r5, #0
 8008d76:	da1b      	bge.n	8008db0 <_vfprintf_r+0xf04>
 8008d78:	4623      	mov	r3, r4
 8008d7a:	2710      	movs	r7, #16
 8008d7c:	4e25      	ldr	r6, [pc, #148]	; (8008e14 <_vfprintf_r+0xf68>)
 8008d7e:	426d      	negs	r5, r5
 8008d80:	2d10      	cmp	r5, #16
 8008d82:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008d86:	f104 0408 	add.w	r4, r4, #8
 8008d8a:	f102 0201 	add.w	r2, r2, #1
 8008d8e:	601e      	str	r6, [r3, #0]
 8008d90:	dc2b      	bgt.n	8008dea <_vfprintf_r+0xf3e>
 8008d92:	605d      	str	r5, [r3, #4]
 8008d94:	2a07      	cmp	r2, #7
 8008d96:	440d      	add	r5, r1
 8008d98:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008d9c:	dd08      	ble.n	8008db0 <_vfprintf_r+0xf04>
 8008d9e:	4651      	mov	r1, sl
 8008da0:	4658      	mov	r0, fp
 8008da2:	aa26      	add	r2, sp, #152	; 0x98
 8008da4:	f000 fade 	bl	8009364 <__sprint_r>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	f040 8233 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008dae:	ac29      	add	r4, sp, #164	; 0xa4
 8008db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008db4:	6063      	str	r3, [r4, #4]
 8008db6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008db8:	f8c4 9000 	str.w	r9, [r4]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	9328      	str	r3, [sp, #160]	; 0xa0
 8008dc0:	e48d      	b.n	80086de <_vfprintf_r+0x832>
 8008dc2:	4651      	mov	r1, sl
 8008dc4:	4658      	mov	r0, fp
 8008dc6:	aa26      	add	r2, sp, #152	; 0x98
 8008dc8:	f000 facc 	bl	8009364 <__sprint_r>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	f040 8221 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008dd2:	ac29      	add	r4, sp, #164	; 0xa4
 8008dd4:	e7b8      	b.n	8008d48 <_vfprintf_r+0xe9c>
 8008dd6:	4651      	mov	r1, sl
 8008dd8:	4658      	mov	r0, fp
 8008dda:	aa26      	add	r2, sp, #152	; 0x98
 8008ddc:	f000 fac2 	bl	8009364 <__sprint_r>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	f040 8217 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008de6:	ac29      	add	r4, sp, #164	; 0xa4
 8008de8:	e7c3      	b.n	8008d72 <_vfprintf_r+0xec6>
 8008dea:	3110      	adds	r1, #16
 8008dec:	2a07      	cmp	r2, #7
 8008dee:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008df2:	605f      	str	r7, [r3, #4]
 8008df4:	dd08      	ble.n	8008e08 <_vfprintf_r+0xf5c>
 8008df6:	4651      	mov	r1, sl
 8008df8:	4658      	mov	r0, fp
 8008dfa:	aa26      	add	r2, sp, #152	; 0x98
 8008dfc:	f000 fab2 	bl	8009364 <__sprint_r>
 8008e00:	2800      	cmp	r0, #0
 8008e02:	f040 8207 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008e06:	ac29      	add	r4, sp, #164	; 0xa4
 8008e08:	4623      	mov	r3, r4
 8008e0a:	3d10      	subs	r5, #16
 8008e0c:	e7b8      	b.n	8008d80 <_vfprintf_r+0xed4>
 8008e0e:	bf00      	nop
 8008e10:	0800c8b2 	.word	0x0800c8b2
 8008e14:	0800c8e4 	.word	0x0800c8e4
 8008e18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e1a:	42ab      	cmp	r3, r5
 8008e1c:	bfa8      	it	ge
 8008e1e:	462b      	movge	r3, r5
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	9307      	str	r3, [sp, #28]
 8008e24:	dd0a      	ble.n	8008e3c <_vfprintf_r+0xf90>
 8008e26:	441f      	add	r7, r3
 8008e28:	e9c4 9300 	strd	r9, r3, [r4]
 8008e2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e2e:	9728      	str	r7, [sp, #160]	; 0xa0
 8008e30:	3301      	adds	r3, #1
 8008e32:	2b07      	cmp	r3, #7
 8008e34:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e36:	f300 8084 	bgt.w	8008f42 <_vfprintf_r+0x1096>
 8008e3a:	3408      	adds	r4, #8
 8008e3c:	9b07      	ldr	r3, [sp, #28]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	bfb4      	ite	lt
 8008e42:	462f      	movlt	r7, r5
 8008e44:	1aef      	subge	r7, r5, r3
 8008e46:	2f00      	cmp	r7, #0
 8008e48:	dd19      	ble.n	8008e7e <_vfprintf_r+0xfd2>
 8008e4a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e4e:	4894      	ldr	r0, [pc, #592]	; (80090a0 <_vfprintf_r+0x11f4>)
 8008e50:	2f10      	cmp	r7, #16
 8008e52:	f103 0301 	add.w	r3, r3, #1
 8008e56:	f104 0108 	add.w	r1, r4, #8
 8008e5a:	6020      	str	r0, [r4, #0]
 8008e5c:	dc7b      	bgt.n	8008f56 <_vfprintf_r+0x10aa>
 8008e5e:	6067      	str	r7, [r4, #4]
 8008e60:	2b07      	cmp	r3, #7
 8008e62:	4417      	add	r7, r2
 8008e64:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008e68:	f340 8088 	ble.w	8008f7c <_vfprintf_r+0x10d0>
 8008e6c:	4651      	mov	r1, sl
 8008e6e:	4658      	mov	r0, fp
 8008e70:	aa26      	add	r2, sp, #152	; 0x98
 8008e72:	f000 fa77 	bl	8009364 <__sprint_r>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f040 81cc 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008e7c:	ac29      	add	r4, sp, #164	; 0xa4
 8008e7e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008e82:	444d      	add	r5, r9
 8008e84:	d009      	beq.n	8008e9a <_vfprintf_r+0xfee>
 8008e86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d179      	bne.n	8008f80 <_vfprintf_r+0x10d4>
 8008e8c:	2e00      	cmp	r6, #0
 8008e8e:	d179      	bne.n	8008f84 <_vfprintf_r+0x10d8>
 8008e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e92:	444b      	add	r3, r9
 8008e94:	429d      	cmp	r5, r3
 8008e96:	bf28      	it	cs
 8008e98:	461d      	movcs	r5, r3
 8008e9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	db02      	blt.n	8008ea8 <_vfprintf_r+0xffc>
 8008ea2:	f018 0f01 	tst.w	r8, #1
 8008ea6:	d00e      	beq.n	8008ec6 <_vfprintf_r+0x101a>
 8008ea8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008eaa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008eb0:	6063      	str	r3, [r4, #4]
 8008eb2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008eb4:	4413      	add	r3, r2
 8008eb6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008eb8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008eba:	3301      	adds	r3, #1
 8008ebc:	2b07      	cmp	r3, #7
 8008ebe:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ec0:	f300 80da 	bgt.w	8009078 <_vfprintf_r+0x11cc>
 8008ec4:	3408      	adds	r4, #8
 8008ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ec8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008eca:	1b9e      	subs	r6, r3, r6
 8008ecc:	444b      	add	r3, r9
 8008ece:	1b5b      	subs	r3, r3, r5
 8008ed0:	429e      	cmp	r6, r3
 8008ed2:	bfa8      	it	ge
 8008ed4:	461e      	movge	r6, r3
 8008ed6:	2e00      	cmp	r6, #0
 8008ed8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008eda:	dd0a      	ble.n	8008ef2 <_vfprintf_r+0x1046>
 8008edc:	4433      	add	r3, r6
 8008ede:	9328      	str	r3, [sp, #160]	; 0xa0
 8008ee0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008ee2:	e9c4 5600 	strd	r5, r6, [r4]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	2b07      	cmp	r3, #7
 8008eea:	9327      	str	r3, [sp, #156]	; 0x9c
 8008eec:	f300 80ce 	bgt.w	800908c <_vfprintf_r+0x11e0>
 8008ef0:	3408      	adds	r4, #8
 8008ef2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef6:	2e00      	cmp	r6, #0
 8008ef8:	eba3 0505 	sub.w	r5, r3, r5
 8008efc:	bfa8      	it	ge
 8008efe:	1bad      	subge	r5, r5, r6
 8008f00:	2d00      	cmp	r5, #0
 8008f02:	f77f abf3 	ble.w	80086ec <_vfprintf_r+0x840>
 8008f06:	2710      	movs	r7, #16
 8008f08:	4e65      	ldr	r6, [pc, #404]	; (80090a0 <_vfprintf_r+0x11f4>)
 8008f0a:	2d10      	cmp	r5, #16
 8008f0c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008f10:	f104 0108 	add.w	r1, r4, #8
 8008f14:	f103 0301 	add.w	r3, r3, #1
 8008f18:	6026      	str	r6, [r4, #0]
 8008f1a:	f77f aecf 	ble.w	8008cbc <_vfprintf_r+0xe10>
 8008f1e:	3210      	adds	r2, #16
 8008f20:	2b07      	cmp	r3, #7
 8008f22:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f26:	6067      	str	r7, [r4, #4]
 8008f28:	dd08      	ble.n	8008f3c <_vfprintf_r+0x1090>
 8008f2a:	4651      	mov	r1, sl
 8008f2c:	4658      	mov	r0, fp
 8008f2e:	aa26      	add	r2, sp, #152	; 0x98
 8008f30:	f000 fa18 	bl	8009364 <__sprint_r>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	f040 816d 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008f3a:	a929      	add	r1, sp, #164	; 0xa4
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	3d10      	subs	r5, #16
 8008f40:	e7e3      	b.n	8008f0a <_vfprintf_r+0x105e>
 8008f42:	4651      	mov	r1, sl
 8008f44:	4658      	mov	r0, fp
 8008f46:	aa26      	add	r2, sp, #152	; 0x98
 8008f48:	f000 fa0c 	bl	8009364 <__sprint_r>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f040 8161 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008f52:	ac29      	add	r4, sp, #164	; 0xa4
 8008f54:	e772      	b.n	8008e3c <_vfprintf_r+0xf90>
 8008f56:	2010      	movs	r0, #16
 8008f58:	2b07      	cmp	r3, #7
 8008f5a:	4402      	add	r2, r0
 8008f5c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008f60:	6060      	str	r0, [r4, #4]
 8008f62:	dd08      	ble.n	8008f76 <_vfprintf_r+0x10ca>
 8008f64:	4651      	mov	r1, sl
 8008f66:	4658      	mov	r0, fp
 8008f68:	aa26      	add	r2, sp, #152	; 0x98
 8008f6a:	f000 f9fb 	bl	8009364 <__sprint_r>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	f040 8150 	bne.w	8009214 <_vfprintf_r+0x1368>
 8008f74:	a929      	add	r1, sp, #164	; 0xa4
 8008f76:	460c      	mov	r4, r1
 8008f78:	3f10      	subs	r7, #16
 8008f7a:	e766      	b.n	8008e4a <_vfprintf_r+0xf9e>
 8008f7c:	460c      	mov	r4, r1
 8008f7e:	e77e      	b.n	8008e7e <_vfprintf_r+0xfd2>
 8008f80:	2e00      	cmp	r6, #0
 8008f82:	d049      	beq.n	8009018 <_vfprintf_r+0x116c>
 8008f84:	3e01      	subs	r6, #1
 8008f86:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008f88:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008f8a:	6023      	str	r3, [r4, #0]
 8008f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f8e:	6063      	str	r3, [r4, #4]
 8008f90:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f92:	4413      	add	r3, r2
 8008f94:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f98:	3301      	adds	r3, #1
 8008f9a:	2b07      	cmp	r3, #7
 8008f9c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f9e:	dc42      	bgt.n	8009026 <_vfprintf_r+0x117a>
 8008fa0:	3408      	adds	r4, #8
 8008fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fa4:	444b      	add	r3, r9
 8008fa6:	1b5a      	subs	r2, r3, r5
 8008fa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	429a      	cmp	r2, r3
 8008fae:	bfa8      	it	ge
 8008fb0:	461a      	movge	r2, r3
 8008fb2:	2a00      	cmp	r2, #0
 8008fb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008fb6:	9207      	str	r2, [sp, #28]
 8008fb8:	dd09      	ble.n	8008fce <_vfprintf_r+0x1122>
 8008fba:	4413      	add	r3, r2
 8008fbc:	9328      	str	r3, [sp, #160]	; 0xa0
 8008fbe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008fc0:	e9c4 5200 	strd	r5, r2, [r4]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	2b07      	cmp	r3, #7
 8008fc8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008fca:	dc36      	bgt.n	800903a <_vfprintf_r+0x118e>
 8008fcc:	3408      	adds	r4, #8
 8008fce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fd0:	781f      	ldrb	r7, [r3, #0]
 8008fd2:	9b07      	ldr	r3, [sp, #28]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	bfa8      	it	ge
 8008fd8:	1aff      	subge	r7, r7, r3
 8008fda:	2f00      	cmp	r7, #0
 8008fdc:	dd18      	ble.n	8009010 <_vfprintf_r+0x1164>
 8008fde:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008fe2:	482f      	ldr	r0, [pc, #188]	; (80090a0 <_vfprintf_r+0x11f4>)
 8008fe4:	2f10      	cmp	r7, #16
 8008fe6:	f103 0301 	add.w	r3, r3, #1
 8008fea:	f104 0108 	add.w	r1, r4, #8
 8008fee:	6020      	str	r0, [r4, #0]
 8008ff0:	dc2d      	bgt.n	800904e <_vfprintf_r+0x11a2>
 8008ff2:	6067      	str	r7, [r4, #4]
 8008ff4:	2b07      	cmp	r3, #7
 8008ff6:	4417      	add	r7, r2
 8008ff8:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 8008ffc:	dd3a      	ble.n	8009074 <_vfprintf_r+0x11c8>
 8008ffe:	4651      	mov	r1, sl
 8009000:	4658      	mov	r0, fp
 8009002:	aa26      	add	r2, sp, #152	; 0x98
 8009004:	f000 f9ae 	bl	8009364 <__sprint_r>
 8009008:	2800      	cmp	r0, #0
 800900a:	f040 8103 	bne.w	8009214 <_vfprintf_r+0x1368>
 800900e:	ac29      	add	r4, sp, #164	; 0xa4
 8009010:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009012:	781b      	ldrb	r3, [r3, #0]
 8009014:	441d      	add	r5, r3
 8009016:	e736      	b.n	8008e86 <_vfprintf_r+0xfda>
 8009018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800901a:	3b01      	subs	r3, #1
 800901c:	930d      	str	r3, [sp, #52]	; 0x34
 800901e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009020:	3b01      	subs	r3, #1
 8009022:	930c      	str	r3, [sp, #48]	; 0x30
 8009024:	e7af      	b.n	8008f86 <_vfprintf_r+0x10da>
 8009026:	4651      	mov	r1, sl
 8009028:	4658      	mov	r0, fp
 800902a:	aa26      	add	r2, sp, #152	; 0x98
 800902c:	f000 f99a 	bl	8009364 <__sprint_r>
 8009030:	2800      	cmp	r0, #0
 8009032:	f040 80ef 	bne.w	8009214 <_vfprintf_r+0x1368>
 8009036:	ac29      	add	r4, sp, #164	; 0xa4
 8009038:	e7b3      	b.n	8008fa2 <_vfprintf_r+0x10f6>
 800903a:	4651      	mov	r1, sl
 800903c:	4658      	mov	r0, fp
 800903e:	aa26      	add	r2, sp, #152	; 0x98
 8009040:	f000 f990 	bl	8009364 <__sprint_r>
 8009044:	2800      	cmp	r0, #0
 8009046:	f040 80e5 	bne.w	8009214 <_vfprintf_r+0x1368>
 800904a:	ac29      	add	r4, sp, #164	; 0xa4
 800904c:	e7bf      	b.n	8008fce <_vfprintf_r+0x1122>
 800904e:	2010      	movs	r0, #16
 8009050:	2b07      	cmp	r3, #7
 8009052:	4402      	add	r2, r0
 8009054:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009058:	6060      	str	r0, [r4, #4]
 800905a:	dd08      	ble.n	800906e <_vfprintf_r+0x11c2>
 800905c:	4651      	mov	r1, sl
 800905e:	4658      	mov	r0, fp
 8009060:	aa26      	add	r2, sp, #152	; 0x98
 8009062:	f000 f97f 	bl	8009364 <__sprint_r>
 8009066:	2800      	cmp	r0, #0
 8009068:	f040 80d4 	bne.w	8009214 <_vfprintf_r+0x1368>
 800906c:	a929      	add	r1, sp, #164	; 0xa4
 800906e:	460c      	mov	r4, r1
 8009070:	3f10      	subs	r7, #16
 8009072:	e7b4      	b.n	8008fde <_vfprintf_r+0x1132>
 8009074:	460c      	mov	r4, r1
 8009076:	e7cb      	b.n	8009010 <_vfprintf_r+0x1164>
 8009078:	4651      	mov	r1, sl
 800907a:	4658      	mov	r0, fp
 800907c:	aa26      	add	r2, sp, #152	; 0x98
 800907e:	f000 f971 	bl	8009364 <__sprint_r>
 8009082:	2800      	cmp	r0, #0
 8009084:	f040 80c6 	bne.w	8009214 <_vfprintf_r+0x1368>
 8009088:	ac29      	add	r4, sp, #164	; 0xa4
 800908a:	e71c      	b.n	8008ec6 <_vfprintf_r+0x101a>
 800908c:	4651      	mov	r1, sl
 800908e:	4658      	mov	r0, fp
 8009090:	aa26      	add	r2, sp, #152	; 0x98
 8009092:	f000 f967 	bl	8009364 <__sprint_r>
 8009096:	2800      	cmp	r0, #0
 8009098:	f040 80bc 	bne.w	8009214 <_vfprintf_r+0x1368>
 800909c:	ac29      	add	r4, sp, #164	; 0xa4
 800909e:	e728      	b.n	8008ef2 <_vfprintf_r+0x1046>
 80090a0:	0800c8e4 	.word	0x0800c8e4
 80090a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090a8:	2a01      	cmp	r2, #1
 80090aa:	f107 0701 	add.w	r7, r7, #1
 80090ae:	f103 0301 	add.w	r3, r3, #1
 80090b2:	f104 0508 	add.w	r5, r4, #8
 80090b6:	dc02      	bgt.n	80090be <_vfprintf_r+0x1212>
 80090b8:	f018 0f01 	tst.w	r8, #1
 80090bc:	d07e      	beq.n	80091bc <_vfprintf_r+0x1310>
 80090be:	2201      	movs	r2, #1
 80090c0:	2b07      	cmp	r3, #7
 80090c2:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80090c6:	f8c4 9000 	str.w	r9, [r4]
 80090ca:	6062      	str	r2, [r4, #4]
 80090cc:	dd08      	ble.n	80090e0 <_vfprintf_r+0x1234>
 80090ce:	4651      	mov	r1, sl
 80090d0:	4658      	mov	r0, fp
 80090d2:	aa26      	add	r2, sp, #152	; 0x98
 80090d4:	f000 f946 	bl	8009364 <__sprint_r>
 80090d8:	2800      	cmp	r0, #0
 80090da:	f040 809b 	bne.w	8009214 <_vfprintf_r+0x1368>
 80090de:	ad29      	add	r5, sp, #164	; 0xa4
 80090e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80090e4:	602b      	str	r3, [r5, #0]
 80090e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090e8:	606b      	str	r3, [r5, #4]
 80090ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090ec:	4413      	add	r3, r2
 80090ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80090f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090f2:	3301      	adds	r3, #1
 80090f4:	2b07      	cmp	r3, #7
 80090f6:	9327      	str	r3, [sp, #156]	; 0x9c
 80090f8:	dc32      	bgt.n	8009160 <_vfprintf_r+0x12b4>
 80090fa:	3508      	adds	r5, #8
 80090fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fe:	2200      	movs	r2, #0
 8009100:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009104:	e9dd 7627 	ldrd	r7, r6, [sp, #156]	; 0x9c
 8009108:	1e5c      	subs	r4, r3, #1
 800910a:	2300      	movs	r3, #0
 800910c:	f7f7 fc4c 	bl	80009a8 <__aeabi_dcmpeq>
 8009110:	2800      	cmp	r0, #0
 8009112:	d12e      	bne.n	8009172 <_vfprintf_r+0x12c6>
 8009114:	f109 0301 	add.w	r3, r9, #1
 8009118:	e9c5 3400 	strd	r3, r4, [r5]
 800911c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800911e:	3701      	adds	r7, #1
 8009120:	3e01      	subs	r6, #1
 8009122:	441e      	add	r6, r3
 8009124:	2f07      	cmp	r7, #7
 8009126:	e9cd 7627 	strd	r7, r6, [sp, #156]	; 0x9c
 800912a:	dd50      	ble.n	80091ce <_vfprintf_r+0x1322>
 800912c:	4651      	mov	r1, sl
 800912e:	4658      	mov	r0, fp
 8009130:	aa26      	add	r2, sp, #152	; 0x98
 8009132:	f000 f917 	bl	8009364 <__sprint_r>
 8009136:	2800      	cmp	r0, #0
 8009138:	d16c      	bne.n	8009214 <_vfprintf_r+0x1368>
 800913a:	ad29      	add	r5, sp, #164	; 0xa4
 800913c:	ab22      	add	r3, sp, #136	; 0x88
 800913e:	602b      	str	r3, [r5, #0]
 8009140:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009142:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009144:	606b      	str	r3, [r5, #4]
 8009146:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009148:	4413      	add	r3, r2
 800914a:	9328      	str	r3, [sp, #160]	; 0xa0
 800914c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800914e:	3301      	adds	r3, #1
 8009150:	2b07      	cmp	r3, #7
 8009152:	9327      	str	r3, [sp, #156]	; 0x9c
 8009154:	f73f adb9 	bgt.w	8008cca <_vfprintf_r+0xe1e>
 8009158:	f105 0408 	add.w	r4, r5, #8
 800915c:	f7ff bac6 	b.w	80086ec <_vfprintf_r+0x840>
 8009160:	4651      	mov	r1, sl
 8009162:	4658      	mov	r0, fp
 8009164:	aa26      	add	r2, sp, #152	; 0x98
 8009166:	f000 f8fd 	bl	8009364 <__sprint_r>
 800916a:	2800      	cmp	r0, #0
 800916c:	d152      	bne.n	8009214 <_vfprintf_r+0x1368>
 800916e:	ad29      	add	r5, sp, #164	; 0xa4
 8009170:	e7c4      	b.n	80090fc <_vfprintf_r+0x1250>
 8009172:	2c00      	cmp	r4, #0
 8009174:	dde2      	ble.n	800913c <_vfprintf_r+0x1290>
 8009176:	2710      	movs	r7, #16
 8009178:	4e58      	ldr	r6, [pc, #352]	; (80092dc <_vfprintf_r+0x1430>)
 800917a:	2c10      	cmp	r4, #16
 800917c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009180:	f105 0108 	add.w	r1, r5, #8
 8009184:	f103 0301 	add.w	r3, r3, #1
 8009188:	602e      	str	r6, [r5, #0]
 800918a:	dc07      	bgt.n	800919c <_vfprintf_r+0x12f0>
 800918c:	606c      	str	r4, [r5, #4]
 800918e:	2b07      	cmp	r3, #7
 8009190:	4414      	add	r4, r2
 8009192:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009196:	dcc9      	bgt.n	800912c <_vfprintf_r+0x1280>
 8009198:	460d      	mov	r5, r1
 800919a:	e7cf      	b.n	800913c <_vfprintf_r+0x1290>
 800919c:	3210      	adds	r2, #16
 800919e:	2b07      	cmp	r3, #7
 80091a0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091a4:	606f      	str	r7, [r5, #4]
 80091a6:	dd06      	ble.n	80091b6 <_vfprintf_r+0x130a>
 80091a8:	4651      	mov	r1, sl
 80091aa:	4658      	mov	r0, fp
 80091ac:	aa26      	add	r2, sp, #152	; 0x98
 80091ae:	f000 f8d9 	bl	8009364 <__sprint_r>
 80091b2:	bb78      	cbnz	r0, 8009214 <_vfprintf_r+0x1368>
 80091b4:	a929      	add	r1, sp, #164	; 0xa4
 80091b6:	460d      	mov	r5, r1
 80091b8:	3c10      	subs	r4, #16
 80091ba:	e7de      	b.n	800917a <_vfprintf_r+0x12ce>
 80091bc:	2201      	movs	r2, #1
 80091be:	2b07      	cmp	r3, #7
 80091c0:	e9cd 3727 	strd	r3, r7, [sp, #156]	; 0x9c
 80091c4:	f8c4 9000 	str.w	r9, [r4]
 80091c8:	6062      	str	r2, [r4, #4]
 80091ca:	ddb7      	ble.n	800913c <_vfprintf_r+0x1290>
 80091cc:	e7ae      	b.n	800912c <_vfprintf_r+0x1280>
 80091ce:	3508      	adds	r5, #8
 80091d0:	e7b4      	b.n	800913c <_vfprintf_r+0x1290>
 80091d2:	460c      	mov	r4, r1
 80091d4:	f7ff ba8a 	b.w	80086ec <_vfprintf_r+0x840>
 80091d8:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80091dc:	1a9d      	subs	r5, r3, r2
 80091de:	2d00      	cmp	r5, #0
 80091e0:	f77f aa88 	ble.w	80086f4 <_vfprintf_r+0x848>
 80091e4:	2710      	movs	r7, #16
 80091e6:	4e3e      	ldr	r6, [pc, #248]	; (80092e0 <_vfprintf_r+0x1434>)
 80091e8:	2d10      	cmp	r5, #16
 80091ea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80091ee:	6026      	str	r6, [r4, #0]
 80091f0:	f103 0301 	add.w	r3, r3, #1
 80091f4:	dc18      	bgt.n	8009228 <_vfprintf_r+0x137c>
 80091f6:	6065      	str	r5, [r4, #4]
 80091f8:	2b07      	cmp	r3, #7
 80091fa:	4415      	add	r5, r2
 80091fc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009200:	f77f aa78 	ble.w	80086f4 <_vfprintf_r+0x848>
 8009204:	4651      	mov	r1, sl
 8009206:	4658      	mov	r0, fp
 8009208:	aa26      	add	r2, sp, #152	; 0x98
 800920a:	f000 f8ab 	bl	8009364 <__sprint_r>
 800920e:	2800      	cmp	r0, #0
 8009210:	f43f aa70 	beq.w	80086f4 <_vfprintf_r+0x848>
 8009214:	9b08      	ldr	r3, [sp, #32]
 8009216:	2b00      	cmp	r3, #0
 8009218:	f43f a88c 	beq.w	8008334 <_vfprintf_r+0x488>
 800921c:	4619      	mov	r1, r3
 800921e:	4658      	mov	r0, fp
 8009220:	f7fd fbb6 	bl	8006990 <_free_r>
 8009224:	f7ff b886 	b.w	8008334 <_vfprintf_r+0x488>
 8009228:	3210      	adds	r2, #16
 800922a:	2b07      	cmp	r3, #7
 800922c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009230:	6067      	str	r7, [r4, #4]
 8009232:	dc02      	bgt.n	800923a <_vfprintf_r+0x138e>
 8009234:	3408      	adds	r4, #8
 8009236:	3d10      	subs	r5, #16
 8009238:	e7d6      	b.n	80091e8 <_vfprintf_r+0x133c>
 800923a:	4651      	mov	r1, sl
 800923c:	4658      	mov	r0, fp
 800923e:	aa26      	add	r2, sp, #152	; 0x98
 8009240:	f000 f890 	bl	8009364 <__sprint_r>
 8009244:	2800      	cmp	r0, #0
 8009246:	d1e5      	bne.n	8009214 <_vfprintf_r+0x1368>
 8009248:	ac29      	add	r4, sp, #164	; 0xa4
 800924a:	e7f4      	b.n	8009236 <_vfprintf_r+0x138a>
 800924c:	4658      	mov	r0, fp
 800924e:	9908      	ldr	r1, [sp, #32]
 8009250:	f7fd fb9e 	bl	8006990 <_free_r>
 8009254:	f7ff ba66 	b.w	8008724 <_vfprintf_r+0x878>
 8009258:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800925a:	b91b      	cbnz	r3, 8009264 <_vfprintf_r+0x13b8>
 800925c:	2300      	movs	r3, #0
 800925e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009260:	f7ff b868 	b.w	8008334 <_vfprintf_r+0x488>
 8009264:	4651      	mov	r1, sl
 8009266:	4658      	mov	r0, fp
 8009268:	aa26      	add	r2, sp, #152	; 0x98
 800926a:	f000 f87b 	bl	8009364 <__sprint_r>
 800926e:	2800      	cmp	r0, #0
 8009270:	d0f4      	beq.n	800925c <_vfprintf_r+0x13b0>
 8009272:	f7ff b85f 	b.w	8008334 <_vfprintf_r+0x488>
 8009276:	ea55 0206 	orrs.w	r2, r5, r6
 800927a:	f8cd 8020 	str.w	r8, [sp, #32]
 800927e:	f43f ab76 	beq.w	800896e <_vfprintf_r+0xac2>
 8009282:	2b01      	cmp	r3, #1
 8009284:	f43f ac12 	beq.w	8008aac <_vfprintf_r+0xc00>
 8009288:	2b02      	cmp	r3, #2
 800928a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800928e:	f43f ac54 	beq.w	8008b3a <_vfprintf_r+0xc8e>
 8009292:	f005 0307 	and.w	r3, r5, #7
 8009296:	08ed      	lsrs	r5, r5, #3
 8009298:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 800929c:	08f6      	lsrs	r6, r6, #3
 800929e:	3330      	adds	r3, #48	; 0x30
 80092a0:	ea55 0106 	orrs.w	r1, r5, r6
 80092a4:	464a      	mov	r2, r9
 80092a6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80092aa:	d1f2      	bne.n	8009292 <_vfprintf_r+0x13e6>
 80092ac:	9908      	ldr	r1, [sp, #32]
 80092ae:	07c8      	lsls	r0, r1, #31
 80092b0:	d506      	bpl.n	80092c0 <_vfprintf_r+0x1414>
 80092b2:	2b30      	cmp	r3, #48	; 0x30
 80092b4:	d004      	beq.n	80092c0 <_vfprintf_r+0x1414>
 80092b6:	2330      	movs	r3, #48	; 0x30
 80092b8:	f809 3c01 	strb.w	r3, [r9, #-1]
 80092bc:	f1a2 0902 	sub.w	r9, r2, #2
 80092c0:	ab52      	add	r3, sp, #328	; 0x148
 80092c2:	eba3 0309 	sub.w	r3, r3, r9
 80092c6:	9f07      	ldr	r7, [sp, #28]
 80092c8:	9307      	str	r3, [sp, #28]
 80092ca:	2300      	movs	r3, #0
 80092cc:	461e      	mov	r6, r3
 80092ce:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092d2:	9308      	str	r3, [sp, #32]
 80092d4:	461d      	mov	r5, r3
 80092d6:	930c      	str	r3, [sp, #48]	; 0x30
 80092d8:	f7ff b94a 	b.w	8008570 <_vfprintf_r+0x6c4>
 80092dc:	0800c8e4 	.word	0x0800c8e4
 80092e0:	0800c8d4 	.word	0x0800c8d4

080092e4 <__sbprintf>:
 80092e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092e6:	461f      	mov	r7, r3
 80092e8:	898b      	ldrh	r3, [r1, #12]
 80092ea:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80092ee:	f023 0302 	bic.w	r3, r3, #2
 80092f2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80092f6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80092f8:	4615      	mov	r5, r2
 80092fa:	9319      	str	r3, [sp, #100]	; 0x64
 80092fc:	89cb      	ldrh	r3, [r1, #14]
 80092fe:	4606      	mov	r6, r0
 8009300:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009304:	69cb      	ldr	r3, [r1, #28]
 8009306:	a816      	add	r0, sp, #88	; 0x58
 8009308:	9307      	str	r3, [sp, #28]
 800930a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800930c:	460c      	mov	r4, r1
 800930e:	9309      	str	r3, [sp, #36]	; 0x24
 8009310:	ab1a      	add	r3, sp, #104	; 0x68
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	9304      	str	r3, [sp, #16]
 8009316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800931a:	9302      	str	r3, [sp, #8]
 800931c:	9305      	str	r3, [sp, #20]
 800931e:	2300      	movs	r3, #0
 8009320:	9306      	str	r3, [sp, #24]
 8009322:	f7fd fac1 	bl	80068a8 <__retarget_lock_init_recursive>
 8009326:	462a      	mov	r2, r5
 8009328:	463b      	mov	r3, r7
 800932a:	4669      	mov	r1, sp
 800932c:	4630      	mov	r0, r6
 800932e:	f7fe fdbd 	bl	8007eac <_vfprintf_r>
 8009332:	1e05      	subs	r5, r0, #0
 8009334:	db07      	blt.n	8009346 <__sbprintf+0x62>
 8009336:	4669      	mov	r1, sp
 8009338:	4630      	mov	r0, r6
 800933a:	f000 fdf5 	bl	8009f28 <_fflush_r>
 800933e:	2800      	cmp	r0, #0
 8009340:	bf18      	it	ne
 8009342:	f04f 35ff 	movne.w	r5, #4294967295
 8009346:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800934a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800934c:	065b      	lsls	r3, r3, #25
 800934e:	bf42      	ittt	mi
 8009350:	89a3      	ldrhmi	r3, [r4, #12]
 8009352:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009356:	81a3      	strhmi	r3, [r4, #12]
 8009358:	f7fd faa7 	bl	80068aa <__retarget_lock_close_recursive>
 800935c:	4628      	mov	r0, r5
 800935e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009362:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009364 <__sprint_r>:
 8009364:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009368:	6893      	ldr	r3, [r2, #8]
 800936a:	4680      	mov	r8, r0
 800936c:	460f      	mov	r7, r1
 800936e:	4614      	mov	r4, r2
 8009370:	b343      	cbz	r3, 80093c4 <__sprint_r+0x60>
 8009372:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009374:	049d      	lsls	r5, r3, #18
 8009376:	d522      	bpl.n	80093be <__sprint_r+0x5a>
 8009378:	6815      	ldr	r5, [r2, #0]
 800937a:	3508      	adds	r5, #8
 800937c:	f04f 0900 	mov.w	r9, #0
 8009380:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8009384:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009388:	45ca      	cmp	sl, r9
 800938a:	dc0d      	bgt.n	80093a8 <__sprint_r+0x44>
 800938c:	68a0      	ldr	r0, [r4, #8]
 800938e:	f026 0603 	bic.w	r6, r6, #3
 8009392:	1b80      	subs	r0, r0, r6
 8009394:	60a0      	str	r0, [r4, #8]
 8009396:	3508      	adds	r5, #8
 8009398:	2800      	cmp	r0, #0
 800939a:	d1ef      	bne.n	800937c <__sprint_r+0x18>
 800939c:	2300      	movs	r3, #0
 800939e:	60a3      	str	r3, [r4, #8]
 80093a0:	2300      	movs	r3, #0
 80093a2:	6063      	str	r3, [r4, #4]
 80093a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a8:	463a      	mov	r2, r7
 80093aa:	4640      	mov	r0, r8
 80093ac:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80093b0:	f001 f827 	bl	800a402 <_fputwc_r>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d0f1      	beq.n	800939c <__sprint_r+0x38>
 80093b8:	f109 0901 	add.w	r9, r9, #1
 80093bc:	e7e4      	b.n	8009388 <__sprint_r+0x24>
 80093be:	f000 fdd9 	bl	8009f74 <__sfvwrite_r>
 80093c2:	e7eb      	b.n	800939c <__sprint_r+0x38>
 80093c4:	4618      	mov	r0, r3
 80093c6:	e7eb      	b.n	80093a0 <__sprint_r+0x3c>

080093c8 <_vfiprintf_r>:
 80093c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093cc:	b0bd      	sub	sp, #244	; 0xf4
 80093ce:	460f      	mov	r7, r1
 80093d0:	461d      	mov	r5, r3
 80093d2:	461c      	mov	r4, r3
 80093d4:	4681      	mov	r9, r0
 80093d6:	9202      	str	r2, [sp, #8]
 80093d8:	b118      	cbz	r0, 80093e2 <_vfiprintf_r+0x1a>
 80093da:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80093dc:	b90b      	cbnz	r3, 80093e2 <_vfiprintf_r+0x1a>
 80093de:	f7fd f823 	bl	8006428 <__sinit>
 80093e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80093e4:	07d8      	lsls	r0, r3, #31
 80093e6:	d405      	bmi.n	80093f4 <_vfiprintf_r+0x2c>
 80093e8:	89bb      	ldrh	r3, [r7, #12]
 80093ea:	0599      	lsls	r1, r3, #22
 80093ec:	d402      	bmi.n	80093f4 <_vfiprintf_r+0x2c>
 80093ee:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80093f0:	f7fd fa5c 	bl	80068ac <__retarget_lock_acquire_recursive>
 80093f4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80093f8:	049a      	lsls	r2, r3, #18
 80093fa:	d406      	bmi.n	800940a <_vfiprintf_r+0x42>
 80093fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009400:	81bb      	strh	r3, [r7, #12]
 8009402:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009404:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009408:	667b      	str	r3, [r7, #100]	; 0x64
 800940a:	89bb      	ldrh	r3, [r7, #12]
 800940c:	071e      	lsls	r6, r3, #28
 800940e:	d501      	bpl.n	8009414 <_vfiprintf_r+0x4c>
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	b9ab      	cbnz	r3, 8009440 <_vfiprintf_r+0x78>
 8009414:	4639      	mov	r1, r7
 8009416:	4648      	mov	r0, r9
 8009418:	f000 ff5a 	bl	800a2d0 <__swsetup_r>
 800941c:	b180      	cbz	r0, 8009440 <_vfiprintf_r+0x78>
 800941e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009420:	07d8      	lsls	r0, r3, #31
 8009422:	d506      	bpl.n	8009432 <_vfiprintf_r+0x6a>
 8009424:	f04f 33ff 	mov.w	r3, #4294967295
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	9803      	ldr	r0, [sp, #12]
 800942c:	b03d      	add	sp, #244	; 0xf4
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	89bb      	ldrh	r3, [r7, #12]
 8009434:	0599      	lsls	r1, r3, #22
 8009436:	d4f5      	bmi.n	8009424 <_vfiprintf_r+0x5c>
 8009438:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800943a:	f7fd fa38 	bl	80068ae <__retarget_lock_release_recursive>
 800943e:	e7f1      	b.n	8009424 <_vfiprintf_r+0x5c>
 8009440:	89bb      	ldrh	r3, [r7, #12]
 8009442:	f003 021a 	and.w	r2, r3, #26
 8009446:	2a0a      	cmp	r2, #10
 8009448:	d114      	bne.n	8009474 <_vfiprintf_r+0xac>
 800944a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800944e:	2a00      	cmp	r2, #0
 8009450:	db10      	blt.n	8009474 <_vfiprintf_r+0xac>
 8009452:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009454:	07d2      	lsls	r2, r2, #31
 8009456:	d404      	bmi.n	8009462 <_vfiprintf_r+0x9a>
 8009458:	059e      	lsls	r6, r3, #22
 800945a:	d402      	bmi.n	8009462 <_vfiprintf_r+0x9a>
 800945c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800945e:	f7fd fa26 	bl	80068ae <__retarget_lock_release_recursive>
 8009462:	462b      	mov	r3, r5
 8009464:	4639      	mov	r1, r7
 8009466:	4648      	mov	r0, r9
 8009468:	9a02      	ldr	r2, [sp, #8]
 800946a:	b03d      	add	sp, #244	; 0xf4
 800946c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009470:	f000 bc38 	b.w	8009ce4 <__sbprintf>
 8009474:	2300      	movs	r3, #0
 8009476:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 800947a:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800947e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8009482:	ae13      	add	r6, sp, #76	; 0x4c
 8009484:	9610      	str	r6, [sp, #64]	; 0x40
 8009486:	9303      	str	r3, [sp, #12]
 8009488:	9b02      	ldr	r3, [sp, #8]
 800948a:	461d      	mov	r5, r3
 800948c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009490:	b10a      	cbz	r2, 8009496 <_vfiprintf_r+0xce>
 8009492:	2a25      	cmp	r2, #37	; 0x25
 8009494:	d1f9      	bne.n	800948a <_vfiprintf_r+0xc2>
 8009496:	9b02      	ldr	r3, [sp, #8]
 8009498:	ebb5 0803 	subs.w	r8, r5, r3
 800949c:	d00d      	beq.n	80094ba <_vfiprintf_r+0xf2>
 800949e:	e9c6 3800 	strd	r3, r8, [r6]
 80094a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094a4:	4443      	add	r3, r8
 80094a6:	9312      	str	r3, [sp, #72]	; 0x48
 80094a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094aa:	3301      	adds	r3, #1
 80094ac:	2b07      	cmp	r3, #7
 80094ae:	9311      	str	r3, [sp, #68]	; 0x44
 80094b0:	dc76      	bgt.n	80095a0 <_vfiprintf_r+0x1d8>
 80094b2:	3608      	adds	r6, #8
 80094b4:	9b03      	ldr	r3, [sp, #12]
 80094b6:	4443      	add	r3, r8
 80094b8:	9303      	str	r3, [sp, #12]
 80094ba:	782b      	ldrb	r3, [r5, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f000 83d2 	beq.w	8009c66 <_vfiprintf_r+0x89e>
 80094c2:	2300      	movs	r3, #0
 80094c4:	f04f 32ff 	mov.w	r2, #4294967295
 80094c8:	469a      	mov	sl, r3
 80094ca:	3501      	adds	r5, #1
 80094cc:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80094d0:	9201      	str	r2, [sp, #4]
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	462a      	mov	r2, r5
 80094d6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80094da:	9202      	str	r2, [sp, #8]
 80094dc:	f1a3 0220 	sub.w	r2, r3, #32
 80094e0:	2a5a      	cmp	r2, #90	; 0x5a
 80094e2:	f200 831a 	bhi.w	8009b1a <_vfiprintf_r+0x752>
 80094e6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80094ea:	007d      	.short	0x007d
 80094ec:	03180318 	.word	0x03180318
 80094f0:	03180085 	.word	0x03180085
 80094f4:	03180318 	.word	0x03180318
 80094f8:	03180065 	.word	0x03180065
 80094fc:	00880318 	.word	0x00880318
 8009500:	03180092 	.word	0x03180092
 8009504:	0094008f 	.word	0x0094008f
 8009508:	00af0318 	.word	0x00af0318
 800950c:	00b200b2 	.word	0x00b200b2
 8009510:	00b200b2 	.word	0x00b200b2
 8009514:	00b200b2 	.word	0x00b200b2
 8009518:	00b200b2 	.word	0x00b200b2
 800951c:	031800b2 	.word	0x031800b2
 8009520:	03180318 	.word	0x03180318
 8009524:	03180318 	.word	0x03180318
 8009528:	03180318 	.word	0x03180318
 800952c:	03180318 	.word	0x03180318
 8009530:	00ea00dc 	.word	0x00ea00dc
 8009534:	03180318 	.word	0x03180318
 8009538:	03180318 	.word	0x03180318
 800953c:	03180318 	.word	0x03180318
 8009540:	03180318 	.word	0x03180318
 8009544:	03180318 	.word	0x03180318
 8009548:	03180139 	.word	0x03180139
 800954c:	03180318 	.word	0x03180318
 8009550:	0318017e 	.word	0x0318017e
 8009554:	0318025c 	.word	0x0318025c
 8009558:	027c0318 	.word	0x027c0318
 800955c:	03180318 	.word	0x03180318
 8009560:	03180318 	.word	0x03180318
 8009564:	03180318 	.word	0x03180318
 8009568:	03180318 	.word	0x03180318
 800956c:	03180318 	.word	0x03180318
 8009570:	00ec00dc 	.word	0x00ec00dc
 8009574:	03180318 	.word	0x03180318
 8009578:	00c20318 	.word	0x00c20318
 800957c:	00d600ec 	.word	0x00d600ec
 8009580:	00cf0318 	.word	0x00cf0318
 8009584:	01170318 	.word	0x01170318
 8009588:	0170013b 	.word	0x0170013b
 800958c:	031800d6 	.word	0x031800d6
 8009590:	007b017e 	.word	0x007b017e
 8009594:	0318025e 	.word	0x0318025e
 8009598:	02980318 	.word	0x02980318
 800959c:	007b0318 	.word	0x007b0318
 80095a0:	4639      	mov	r1, r7
 80095a2:	4648      	mov	r0, r9
 80095a4:	aa10      	add	r2, sp, #64	; 0x40
 80095a6:	f7ff fedd 	bl	8009364 <__sprint_r>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	f040 833a 	bne.w	8009c24 <_vfiprintf_r+0x85c>
 80095b0:	ae13      	add	r6, sp, #76	; 0x4c
 80095b2:	e77f      	b.n	80094b4 <_vfiprintf_r+0xec>
 80095b4:	4648      	mov	r0, r9
 80095b6:	f000 ff81 	bl	800a4bc <_localeconv_r>
 80095ba:	6843      	ldr	r3, [r0, #4]
 80095bc:	4618      	mov	r0, r3
 80095be:	9309      	str	r3, [sp, #36]	; 0x24
 80095c0:	f7f6 fdc6 	bl	8000150 <strlen>
 80095c4:	9008      	str	r0, [sp, #32]
 80095c6:	4648      	mov	r0, r9
 80095c8:	f000 ff78 	bl	800a4bc <_localeconv_r>
 80095cc:	6883      	ldr	r3, [r0, #8]
 80095ce:	9307      	str	r3, [sp, #28]
 80095d0:	9b08      	ldr	r3, [sp, #32]
 80095d2:	b12b      	cbz	r3, 80095e0 <_vfiprintf_r+0x218>
 80095d4:	9b07      	ldr	r3, [sp, #28]
 80095d6:	b11b      	cbz	r3, 80095e0 <_vfiprintf_r+0x218>
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	b10b      	cbz	r3, 80095e0 <_vfiprintf_r+0x218>
 80095dc:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80095e0:	9d02      	ldr	r5, [sp, #8]
 80095e2:	e777      	b.n	80094d4 <_vfiprintf_r+0x10c>
 80095e4:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1f9      	bne.n	80095e0 <_vfiprintf_r+0x218>
 80095ec:	2320      	movs	r3, #32
 80095ee:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80095f2:	e7f5      	b.n	80095e0 <_vfiprintf_r+0x218>
 80095f4:	f04a 0a01 	orr.w	sl, sl, #1
 80095f8:	e7f2      	b.n	80095e0 <_vfiprintf_r+0x218>
 80095fa:	f854 3b04 	ldr.w	r3, [r4], #4
 80095fe:	2b00      	cmp	r3, #0
 8009600:	9304      	str	r3, [sp, #16]
 8009602:	daed      	bge.n	80095e0 <_vfiprintf_r+0x218>
 8009604:	425b      	negs	r3, r3
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	f04a 0a04 	orr.w	sl, sl, #4
 800960c:	e7e8      	b.n	80095e0 <_vfiprintf_r+0x218>
 800960e:	232b      	movs	r3, #43	; 0x2b
 8009610:	e7ed      	b.n	80095ee <_vfiprintf_r+0x226>
 8009612:	9a02      	ldr	r2, [sp, #8]
 8009614:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009618:	2b2a      	cmp	r3, #42	; 0x2a
 800961a:	d112      	bne.n	8009642 <_vfiprintf_r+0x27a>
 800961c:	f854 3b04 	ldr.w	r3, [r4], #4
 8009620:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009624:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009628:	e7da      	b.n	80095e0 <_vfiprintf_r+0x218>
 800962a:	200a      	movs	r0, #10
 800962c:	9b01      	ldr	r3, [sp, #4]
 800962e:	fb00 1303 	mla	r3, r0, r3, r1
 8009632:	9301      	str	r3, [sp, #4]
 8009634:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009638:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800963c:	2909      	cmp	r1, #9
 800963e:	d9f4      	bls.n	800962a <_vfiprintf_r+0x262>
 8009640:	e74b      	b.n	80094da <_vfiprintf_r+0x112>
 8009642:	2100      	movs	r1, #0
 8009644:	9101      	str	r1, [sp, #4]
 8009646:	e7f7      	b.n	8009638 <_vfiprintf_r+0x270>
 8009648:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800964c:	e7c8      	b.n	80095e0 <_vfiprintf_r+0x218>
 800964e:	2100      	movs	r1, #0
 8009650:	9a02      	ldr	r2, [sp, #8]
 8009652:	9104      	str	r1, [sp, #16]
 8009654:	200a      	movs	r0, #10
 8009656:	9904      	ldr	r1, [sp, #16]
 8009658:	3b30      	subs	r3, #48	; 0x30
 800965a:	fb00 3301 	mla	r3, r0, r1, r3
 800965e:	9304      	str	r3, [sp, #16]
 8009660:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009664:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009668:	2909      	cmp	r1, #9
 800966a:	d9f3      	bls.n	8009654 <_vfiprintf_r+0x28c>
 800966c:	e735      	b.n	80094da <_vfiprintf_r+0x112>
 800966e:	9b02      	ldr	r3, [sp, #8]
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	2b68      	cmp	r3, #104	; 0x68
 8009674:	bf01      	itttt	eq
 8009676:	9b02      	ldreq	r3, [sp, #8]
 8009678:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800967c:	3301      	addeq	r3, #1
 800967e:	9302      	streq	r3, [sp, #8]
 8009680:	bf18      	it	ne
 8009682:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009686:	e7ab      	b.n	80095e0 <_vfiprintf_r+0x218>
 8009688:	9b02      	ldr	r3, [sp, #8]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	2b6c      	cmp	r3, #108	; 0x6c
 800968e:	d105      	bne.n	800969c <_vfiprintf_r+0x2d4>
 8009690:	9b02      	ldr	r3, [sp, #8]
 8009692:	3301      	adds	r3, #1
 8009694:	9302      	str	r3, [sp, #8]
 8009696:	f04a 0a20 	orr.w	sl, sl, #32
 800969a:	e7a1      	b.n	80095e0 <_vfiprintf_r+0x218>
 800969c:	f04a 0a10 	orr.w	sl, sl, #16
 80096a0:	e79e      	b.n	80095e0 <_vfiprintf_r+0x218>
 80096a2:	46a0      	mov	r8, r4
 80096a4:	f858 3b04 	ldr.w	r3, [r8], #4
 80096a8:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 80096ac:	2300      	movs	r3, #0
 80096ae:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80096b2:	2201      	movs	r2, #1
 80096b4:	461d      	mov	r5, r3
 80096b6:	9201      	str	r2, [sp, #4]
 80096b8:	f10d 0b8c 	add.w	fp, sp, #140	; 0x8c
 80096bc:	e0a8      	b.n	8009810 <_vfiprintf_r+0x448>
 80096be:	f04a 0a10 	orr.w	sl, sl, #16
 80096c2:	f01a 0f20 	tst.w	sl, #32
 80096c6:	d010      	beq.n	80096ea <_vfiprintf_r+0x322>
 80096c8:	3407      	adds	r4, #7
 80096ca:	f024 0307 	bic.w	r3, r4, #7
 80096ce:	4698      	mov	r8, r3
 80096d0:	685d      	ldr	r5, [r3, #4]
 80096d2:	f858 4b08 	ldr.w	r4, [r8], #8
 80096d6:	2d00      	cmp	r5, #0
 80096d8:	da05      	bge.n	80096e6 <_vfiprintf_r+0x31e>
 80096da:	232d      	movs	r3, #45	; 0x2d
 80096dc:	4264      	negs	r4, r4
 80096de:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80096e2:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 80096e6:	2301      	movs	r3, #1
 80096e8:	e04a      	b.n	8009780 <_vfiprintf_r+0x3b8>
 80096ea:	46a0      	mov	r8, r4
 80096ec:	f01a 0f10 	tst.w	sl, #16
 80096f0:	f858 5b04 	ldr.w	r5, [r8], #4
 80096f4:	d002      	beq.n	80096fc <_vfiprintf_r+0x334>
 80096f6:	462c      	mov	r4, r5
 80096f8:	17ed      	asrs	r5, r5, #31
 80096fa:	e7ec      	b.n	80096d6 <_vfiprintf_r+0x30e>
 80096fc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009700:	d003      	beq.n	800970a <_vfiprintf_r+0x342>
 8009702:	b22c      	sxth	r4, r5
 8009704:	f345 35c0 	sbfx	r5, r5, #15, #1
 8009708:	e7e5      	b.n	80096d6 <_vfiprintf_r+0x30e>
 800970a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800970e:	d0f2      	beq.n	80096f6 <_vfiprintf_r+0x32e>
 8009710:	b26c      	sxtb	r4, r5
 8009712:	f345 15c0 	sbfx	r5, r5, #7, #1
 8009716:	e7de      	b.n	80096d6 <_vfiprintf_r+0x30e>
 8009718:	f01a 0f20 	tst.w	sl, #32
 800971c:	f104 0804 	add.w	r8, r4, #4
 8009720:	d007      	beq.n	8009732 <_vfiprintf_r+0x36a>
 8009722:	9a03      	ldr	r2, [sp, #12]
 8009724:	6823      	ldr	r3, [r4, #0]
 8009726:	9903      	ldr	r1, [sp, #12]
 8009728:	17d2      	asrs	r2, r2, #31
 800972a:	e9c3 1200 	strd	r1, r2, [r3]
 800972e:	4644      	mov	r4, r8
 8009730:	e6aa      	b.n	8009488 <_vfiprintf_r+0xc0>
 8009732:	f01a 0f10 	tst.w	sl, #16
 8009736:	d003      	beq.n	8009740 <_vfiprintf_r+0x378>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	9a03      	ldr	r2, [sp, #12]
 800973c:	601a      	str	r2, [r3, #0]
 800973e:	e7f6      	b.n	800972e <_vfiprintf_r+0x366>
 8009740:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009744:	d003      	beq.n	800974e <_vfiprintf_r+0x386>
 8009746:	6823      	ldr	r3, [r4, #0]
 8009748:	9a03      	ldr	r2, [sp, #12]
 800974a:	801a      	strh	r2, [r3, #0]
 800974c:	e7ef      	b.n	800972e <_vfiprintf_r+0x366>
 800974e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009752:	d0f1      	beq.n	8009738 <_vfiprintf_r+0x370>
 8009754:	6823      	ldr	r3, [r4, #0]
 8009756:	9a03      	ldr	r2, [sp, #12]
 8009758:	701a      	strb	r2, [r3, #0]
 800975a:	e7e8      	b.n	800972e <_vfiprintf_r+0x366>
 800975c:	f04a 0a10 	orr.w	sl, sl, #16
 8009760:	f01a 0320 	ands.w	r3, sl, #32
 8009764:	d01f      	beq.n	80097a6 <_vfiprintf_r+0x3de>
 8009766:	3407      	adds	r4, #7
 8009768:	f024 0307 	bic.w	r3, r4, #7
 800976c:	4698      	mov	r8, r3
 800976e:	685d      	ldr	r5, [r3, #4]
 8009770:	f858 4b08 	ldr.w	r4, [r8], #8
 8009774:	2300      	movs	r3, #0
 8009776:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800977a:	2200      	movs	r2, #0
 800977c:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 8009780:	9a01      	ldr	r2, [sp, #4]
 8009782:	3201      	adds	r2, #1
 8009784:	f000 827c 	beq.w	8009c80 <_vfiprintf_r+0x8b8>
 8009788:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800978c:	9205      	str	r2, [sp, #20]
 800978e:	ea54 0205 	orrs.w	r2, r4, r5
 8009792:	f040 827b 	bne.w	8009c8c <_vfiprintf_r+0x8c4>
 8009796:	9a01      	ldr	r2, [sp, #4]
 8009798:	2a00      	cmp	r2, #0
 800979a:	f000 81b3 	beq.w	8009b04 <_vfiprintf_r+0x73c>
 800979e:	2b01      	cmp	r3, #1
 80097a0:	f040 8277 	bne.w	8009c92 <_vfiprintf_r+0x8ca>
 80097a4:	e151      	b.n	8009a4a <_vfiprintf_r+0x682>
 80097a6:	46a0      	mov	r8, r4
 80097a8:	f01a 0510 	ands.w	r5, sl, #16
 80097ac:	f858 4b04 	ldr.w	r4, [r8], #4
 80097b0:	d001      	beq.n	80097b6 <_vfiprintf_r+0x3ee>
 80097b2:	461d      	mov	r5, r3
 80097b4:	e7de      	b.n	8009774 <_vfiprintf_r+0x3ac>
 80097b6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80097ba:	d001      	beq.n	80097c0 <_vfiprintf_r+0x3f8>
 80097bc:	b2a4      	uxth	r4, r4
 80097be:	e7d9      	b.n	8009774 <_vfiprintf_r+0x3ac>
 80097c0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80097c4:	d0d6      	beq.n	8009774 <_vfiprintf_r+0x3ac>
 80097c6:	b2e4      	uxtb	r4, r4
 80097c8:	e7f3      	b.n	80097b2 <_vfiprintf_r+0x3ea>
 80097ca:	f647 0330 	movw	r3, #30768	; 0x7830
 80097ce:	46a0      	mov	r8, r4
 80097d0:	2500      	movs	r5, #0
 80097d2:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 80097d6:	4ba0      	ldr	r3, [pc, #640]	; (8009a58 <_vfiprintf_r+0x690>)
 80097d8:	f858 4b04 	ldr.w	r4, [r8], #4
 80097dc:	f04a 0a02 	orr.w	sl, sl, #2
 80097e0:	9306      	str	r3, [sp, #24]
 80097e2:	2302      	movs	r3, #2
 80097e4:	e7c9      	b.n	800977a <_vfiprintf_r+0x3b2>
 80097e6:	46a0      	mov	r8, r4
 80097e8:	2500      	movs	r5, #0
 80097ea:	9b01      	ldr	r3, [sp, #4]
 80097ec:	f858 bb04 	ldr.w	fp, [r8], #4
 80097f0:	1c5c      	adds	r4, r3, #1
 80097f2:	f88d 503b 	strb.w	r5, [sp, #59]	; 0x3b
 80097f6:	f000 80cf 	beq.w	8009998 <_vfiprintf_r+0x5d0>
 80097fa:	461a      	mov	r2, r3
 80097fc:	4629      	mov	r1, r5
 80097fe:	4658      	mov	r0, fp
 8009800:	f000 fe96 	bl	800a530 <memchr>
 8009804:	2800      	cmp	r0, #0
 8009806:	f000 8192 	beq.w	8009b2e <_vfiprintf_r+0x766>
 800980a:	eba0 030b 	sub.w	r3, r0, fp
 800980e:	9301      	str	r3, [sp, #4]
 8009810:	9b01      	ldr	r3, [sp, #4]
 8009812:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8009816:	42ab      	cmp	r3, r5
 8009818:	bfb8      	it	lt
 800981a:	462b      	movlt	r3, r5
 800981c:	9305      	str	r3, [sp, #20]
 800981e:	b10a      	cbz	r2, 8009824 <_vfiprintf_r+0x45c>
 8009820:	3301      	adds	r3, #1
 8009822:	9305      	str	r3, [sp, #20]
 8009824:	f01a 0302 	ands.w	r3, sl, #2
 8009828:	930a      	str	r3, [sp, #40]	; 0x28
 800982a:	bf1e      	ittt	ne
 800982c:	9b05      	ldrne	r3, [sp, #20]
 800982e:	3302      	addne	r3, #2
 8009830:	9305      	strne	r3, [sp, #20]
 8009832:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009836:	930b      	str	r3, [sp, #44]	; 0x2c
 8009838:	d11f      	bne.n	800987a <_vfiprintf_r+0x4b2>
 800983a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800983e:	1a9c      	subs	r4, r3, r2
 8009840:	2c00      	cmp	r4, #0
 8009842:	dd1a      	ble.n	800987a <_vfiprintf_r+0x4b2>
 8009844:	4b85      	ldr	r3, [pc, #532]	; (8009a5c <_vfiprintf_r+0x694>)
 8009846:	2c10      	cmp	r4, #16
 8009848:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 800984c:	f106 0008 	add.w	r0, r6, #8
 8009850:	f102 0201 	add.w	r2, r2, #1
 8009854:	6033      	str	r3, [r6, #0]
 8009856:	f300 816c 	bgt.w	8009b32 <_vfiprintf_r+0x76a>
 800985a:	6074      	str	r4, [r6, #4]
 800985c:	2a07      	cmp	r2, #7
 800985e:	440c      	add	r4, r1
 8009860:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8009864:	f340 817a 	ble.w	8009b5c <_vfiprintf_r+0x794>
 8009868:	4639      	mov	r1, r7
 800986a:	4648      	mov	r0, r9
 800986c:	aa10      	add	r2, sp, #64	; 0x40
 800986e:	f7ff fd79 	bl	8009364 <__sprint_r>
 8009872:	2800      	cmp	r0, #0
 8009874:	f040 81d6 	bne.w	8009c24 <_vfiprintf_r+0x85c>
 8009878:	ae13      	add	r6, sp, #76	; 0x4c
 800987a:	f89d 003b 	ldrb.w	r0, [sp, #59]	; 0x3b
 800987e:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8009882:	b160      	cbz	r0, 800989e <_vfiprintf_r+0x4d6>
 8009884:	f10d 003b 	add.w	r0, sp, #59	; 0x3b
 8009888:	6030      	str	r0, [r6, #0]
 800988a:	2001      	movs	r0, #1
 800988c:	3201      	adds	r2, #1
 800988e:	4401      	add	r1, r0
 8009890:	2a07      	cmp	r2, #7
 8009892:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009896:	6070      	str	r0, [r6, #4]
 8009898:	f300 8162 	bgt.w	8009b60 <_vfiprintf_r+0x798>
 800989c:	3608      	adds	r6, #8
 800989e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a0:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 80098a4:	b15b      	cbz	r3, 80098be <_vfiprintf_r+0x4f6>
 80098a6:	a80f      	add	r0, sp, #60	; 0x3c
 80098a8:	6030      	str	r0, [r6, #0]
 80098aa:	2002      	movs	r0, #2
 80098ac:	3201      	adds	r2, #1
 80098ae:	4401      	add	r1, r0
 80098b0:	2a07      	cmp	r2, #7
 80098b2:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 80098b6:	6070      	str	r0, [r6, #4]
 80098b8:	f300 815b 	bgt.w	8009b72 <_vfiprintf_r+0x7aa>
 80098bc:	3608      	adds	r6, #8
 80098be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098c0:	2b80      	cmp	r3, #128	; 0x80
 80098c2:	d11f      	bne.n	8009904 <_vfiprintf_r+0x53c>
 80098c4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80098c8:	1a9c      	subs	r4, r3, r2
 80098ca:	2c00      	cmp	r4, #0
 80098cc:	dd1a      	ble.n	8009904 <_vfiprintf_r+0x53c>
 80098ce:	4b64      	ldr	r3, [pc, #400]	; (8009a60 <_vfiprintf_r+0x698>)
 80098d0:	2c10      	cmp	r4, #16
 80098d2:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 80098d6:	f106 0008 	add.w	r0, r6, #8
 80098da:	f102 0201 	add.w	r2, r2, #1
 80098de:	6033      	str	r3, [r6, #0]
 80098e0:	f300 8150 	bgt.w	8009b84 <_vfiprintf_r+0x7bc>
 80098e4:	6074      	str	r4, [r6, #4]
 80098e6:	2a07      	cmp	r2, #7
 80098e8:	440c      	add	r4, r1
 80098ea:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 80098ee:	f340 815e 	ble.w	8009bae <_vfiprintf_r+0x7e6>
 80098f2:	4639      	mov	r1, r7
 80098f4:	4648      	mov	r0, r9
 80098f6:	aa10      	add	r2, sp, #64	; 0x40
 80098f8:	f7ff fd34 	bl	8009364 <__sprint_r>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	f040 8191 	bne.w	8009c24 <_vfiprintf_r+0x85c>
 8009902:	ae13      	add	r6, sp, #76	; 0x4c
 8009904:	9b01      	ldr	r3, [sp, #4]
 8009906:	1aec      	subs	r4, r5, r3
 8009908:	2c00      	cmp	r4, #0
 800990a:	dd1b      	ble.n	8009944 <_vfiprintf_r+0x57c>
 800990c:	2310      	movs	r3, #16
 800990e:	4d54      	ldr	r5, [pc, #336]	; (8009a60 <_vfiprintf_r+0x698>)
 8009910:	2c10      	cmp	r4, #16
 8009912:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8009916:	f106 0008 	add.w	r0, r6, #8
 800991a:	f102 0201 	add.w	r2, r2, #1
 800991e:	6035      	str	r5, [r6, #0]
 8009920:	f300 8147 	bgt.w	8009bb2 <_vfiprintf_r+0x7ea>
 8009924:	6074      	str	r4, [r6, #4]
 8009926:	2a07      	cmp	r2, #7
 8009928:	440c      	add	r4, r1
 800992a:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 800992e:	f340 8151 	ble.w	8009bd4 <_vfiprintf_r+0x80c>
 8009932:	4639      	mov	r1, r7
 8009934:	4648      	mov	r0, r9
 8009936:	aa10      	add	r2, sp, #64	; 0x40
 8009938:	f7ff fd14 	bl	8009364 <__sprint_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	f040 8171 	bne.w	8009c24 <_vfiprintf_r+0x85c>
 8009942:	ae13      	add	r6, sp, #76	; 0x4c
 8009944:	9b01      	ldr	r3, [sp, #4]
 8009946:	9a01      	ldr	r2, [sp, #4]
 8009948:	6073      	str	r3, [r6, #4]
 800994a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800994c:	f8c6 b000 	str.w	fp, [r6]
 8009950:	4413      	add	r3, r2
 8009952:	9312      	str	r3, [sp, #72]	; 0x48
 8009954:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009956:	3301      	adds	r3, #1
 8009958:	2b07      	cmp	r3, #7
 800995a:	9311      	str	r3, [sp, #68]	; 0x44
 800995c:	f300 813c 	bgt.w	8009bd8 <_vfiprintf_r+0x810>
 8009960:	f106 0308 	add.w	r3, r6, #8
 8009964:	f01a 0f04 	tst.w	sl, #4
 8009968:	f040 813e 	bne.w	8009be8 <_vfiprintf_r+0x820>
 800996c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8009970:	9905      	ldr	r1, [sp, #20]
 8009972:	428a      	cmp	r2, r1
 8009974:	bfac      	ite	ge
 8009976:	189b      	addge	r3, r3, r2
 8009978:	185b      	addlt	r3, r3, r1
 800997a:	9303      	str	r3, [sp, #12]
 800997c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800997e:	b13b      	cbz	r3, 8009990 <_vfiprintf_r+0x5c8>
 8009980:	4639      	mov	r1, r7
 8009982:	4648      	mov	r0, r9
 8009984:	aa10      	add	r2, sp, #64	; 0x40
 8009986:	f7ff fced 	bl	8009364 <__sprint_r>
 800998a:	2800      	cmp	r0, #0
 800998c:	f040 814a 	bne.w	8009c24 <_vfiprintf_r+0x85c>
 8009990:	2300      	movs	r3, #0
 8009992:	ae13      	add	r6, sp, #76	; 0x4c
 8009994:	9311      	str	r3, [sp, #68]	; 0x44
 8009996:	e6ca      	b.n	800972e <_vfiprintf_r+0x366>
 8009998:	4658      	mov	r0, fp
 800999a:	f7f6 fbd9 	bl	8000150 <strlen>
 800999e:	9001      	str	r0, [sp, #4]
 80099a0:	e736      	b.n	8009810 <_vfiprintf_r+0x448>
 80099a2:	f04a 0a10 	orr.w	sl, sl, #16
 80099a6:	f01a 0320 	ands.w	r3, sl, #32
 80099aa:	d008      	beq.n	80099be <_vfiprintf_r+0x5f6>
 80099ac:	3407      	adds	r4, #7
 80099ae:	f024 0307 	bic.w	r3, r4, #7
 80099b2:	4698      	mov	r8, r3
 80099b4:	685d      	ldr	r5, [r3, #4]
 80099b6:	f858 4b08 	ldr.w	r4, [r8], #8
 80099ba:	2301      	movs	r3, #1
 80099bc:	e6dd      	b.n	800977a <_vfiprintf_r+0x3b2>
 80099be:	46a0      	mov	r8, r4
 80099c0:	f01a 0510 	ands.w	r5, sl, #16
 80099c4:	f858 4b04 	ldr.w	r4, [r8], #4
 80099c8:	d001      	beq.n	80099ce <_vfiprintf_r+0x606>
 80099ca:	461d      	mov	r5, r3
 80099cc:	e7f5      	b.n	80099ba <_vfiprintf_r+0x5f2>
 80099ce:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80099d2:	d001      	beq.n	80099d8 <_vfiprintf_r+0x610>
 80099d4:	b2a4      	uxth	r4, r4
 80099d6:	e7f0      	b.n	80099ba <_vfiprintf_r+0x5f2>
 80099d8:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80099dc:	d0ed      	beq.n	80099ba <_vfiprintf_r+0x5f2>
 80099de:	b2e4      	uxtb	r4, r4
 80099e0:	e7f3      	b.n	80099ca <_vfiprintf_r+0x602>
 80099e2:	4a20      	ldr	r2, [pc, #128]	; (8009a64 <_vfiprintf_r+0x69c>)
 80099e4:	9206      	str	r2, [sp, #24]
 80099e6:	f01a 0220 	ands.w	r2, sl, #32
 80099ea:	d018      	beq.n	8009a1e <_vfiprintf_r+0x656>
 80099ec:	3407      	adds	r4, #7
 80099ee:	f024 0207 	bic.w	r2, r4, #7
 80099f2:	4690      	mov	r8, r2
 80099f4:	6855      	ldr	r5, [r2, #4]
 80099f6:	f858 4b08 	ldr.w	r4, [r8], #8
 80099fa:	f01a 0f01 	tst.w	sl, #1
 80099fe:	d009      	beq.n	8009a14 <_vfiprintf_r+0x64c>
 8009a00:	ea54 0205 	orrs.w	r2, r4, r5
 8009a04:	bf1f      	itttt	ne
 8009a06:	2230      	movne	r2, #48	; 0x30
 8009a08:	f88d 303d 	strbne.w	r3, [sp, #61]	; 0x3d
 8009a0c:	f88d 203c 	strbne.w	r2, [sp, #60]	; 0x3c
 8009a10:	f04a 0a02 	orrne.w	sl, sl, #2
 8009a14:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009a18:	e6e3      	b.n	80097e2 <_vfiprintf_r+0x41a>
 8009a1a:	4a0f      	ldr	r2, [pc, #60]	; (8009a58 <_vfiprintf_r+0x690>)
 8009a1c:	e7e2      	b.n	80099e4 <_vfiprintf_r+0x61c>
 8009a1e:	46a0      	mov	r8, r4
 8009a20:	f01a 0510 	ands.w	r5, sl, #16
 8009a24:	f858 4b04 	ldr.w	r4, [r8], #4
 8009a28:	d001      	beq.n	8009a2e <_vfiprintf_r+0x666>
 8009a2a:	4615      	mov	r5, r2
 8009a2c:	e7e5      	b.n	80099fa <_vfiprintf_r+0x632>
 8009a2e:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8009a32:	d001      	beq.n	8009a38 <_vfiprintf_r+0x670>
 8009a34:	b2a4      	uxth	r4, r4
 8009a36:	e7e0      	b.n	80099fa <_vfiprintf_r+0x632>
 8009a38:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8009a3c:	d0dd      	beq.n	80099fa <_vfiprintf_r+0x632>
 8009a3e:	b2e4      	uxtb	r4, r4
 8009a40:	e7f3      	b.n	8009a2a <_vfiprintf_r+0x662>
 8009a42:	2c0a      	cmp	r4, #10
 8009a44:	f175 0300 	sbcs.w	r3, r5, #0
 8009a48:	d20e      	bcs.n	8009a68 <_vfiprintf_r+0x6a0>
 8009a4a:	3430      	adds	r4, #48	; 0x30
 8009a4c:	f88d 40ef 	strb.w	r4, [sp, #239]	; 0xef
 8009a50:	f10d 0bef 	add.w	fp, sp, #239	; 0xef
 8009a54:	e139      	b.n	8009cca <_vfiprintf_r+0x902>
 8009a56:	bf00      	nop
 8009a58:	0800c890 	.word	0x0800c890
 8009a5c:	0800c8f4 	.word	0x0800c8f4
 8009a60:	0800c904 	.word	0x0800c904
 8009a64:	0800c8a1 	.word	0x0800c8a1
 8009a68:	f04f 0a00 	mov.w	sl, #0
 8009a6c:	ab3c      	add	r3, sp, #240	; 0xf0
 8009a6e:	930a      	str	r3, [sp, #40]	; 0x28
 8009a70:	9b05      	ldr	r3, [sp, #20]
 8009a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a76:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a78:	220a      	movs	r2, #10
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	4629      	mov	r1, r5
 8009a80:	f7f7 f852 	bl	8000b28 <__aeabi_uldivmod>
 8009a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a86:	3230      	adds	r2, #48	; 0x30
 8009a88:	f103 3bff 	add.w	fp, r3, #4294967295
 8009a8c:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009a96:	f10a 0a01 	add.w	sl, sl, #1
 8009a9a:	b1cb      	cbz	r3, 8009ad0 <_vfiprintf_r+0x708>
 8009a9c:	9b07      	ldr	r3, [sp, #28]
 8009a9e:	781a      	ldrb	r2, [r3, #0]
 8009aa0:	4552      	cmp	r2, sl
 8009aa2:	d115      	bne.n	8009ad0 <_vfiprintf_r+0x708>
 8009aa4:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8009aa8:	d012      	beq.n	8009ad0 <_vfiprintf_r+0x708>
 8009aaa:	2c0a      	cmp	r4, #10
 8009aac:	f175 0200 	sbcs.w	r2, r5, #0
 8009ab0:	d30e      	bcc.n	8009ad0 <_vfiprintf_r+0x708>
 8009ab2:	9b08      	ldr	r3, [sp, #32]
 8009ab4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ab6:	ebab 0b03 	sub.w	fp, fp, r3
 8009aba:	461a      	mov	r2, r3
 8009abc:	4658      	mov	r0, fp
 8009abe:	f000 fce3 	bl	800a488 <strncpy>
 8009ac2:	9b07      	ldr	r3, [sp, #28]
 8009ac4:	785a      	ldrb	r2, [r3, #1]
 8009ac6:	b16a      	cbz	r2, 8009ae4 <_vfiprintf_r+0x71c>
 8009ac8:	f04f 0a00 	mov.w	sl, #0
 8009acc:	3301      	adds	r3, #1
 8009ace:	9307      	str	r3, [sp, #28]
 8009ad0:	2c0a      	cmp	r4, #10
 8009ad2:	f175 0500 	sbcs.w	r5, r5, #0
 8009ad6:	f0c0 80f8 	bcc.w	8009cca <_vfiprintf_r+0x902>
 8009ada:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8009ade:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009ae2:	e7c9      	b.n	8009a78 <_vfiprintf_r+0x6b0>
 8009ae4:	4692      	mov	sl, r2
 8009ae6:	e7f3      	b.n	8009ad0 <_vfiprintf_r+0x708>
 8009ae8:	9b06      	ldr	r3, [sp, #24]
 8009aea:	f004 020f 	and.w	r2, r4, #15
 8009aee:	5c9a      	ldrb	r2, [r3, r2]
 8009af0:	0924      	lsrs	r4, r4, #4
 8009af2:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8009af6:	092d      	lsrs	r5, r5, #4
 8009af8:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8009afc:	ea54 0205 	orrs.w	r2, r4, r5
 8009b00:	d1f2      	bne.n	8009ae8 <_vfiprintf_r+0x720>
 8009b02:	e0e2      	b.n	8009cca <_vfiprintf_r+0x902>
 8009b04:	b933      	cbnz	r3, 8009b14 <_vfiprintf_r+0x74c>
 8009b06:	f01a 0f01 	tst.w	sl, #1
 8009b0a:	d003      	beq.n	8009b14 <_vfiprintf_r+0x74c>
 8009b0c:	2330      	movs	r3, #48	; 0x30
 8009b0e:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8009b12:	e79d      	b.n	8009a50 <_vfiprintf_r+0x688>
 8009b14:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8009b18:	e0d7      	b.n	8009cca <_vfiprintf_r+0x902>
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f000 80a3 	beq.w	8009c66 <_vfiprintf_r+0x89e>
 8009b20:	f88d 308c 	strb.w	r3, [sp, #140]	; 0x8c
 8009b24:	2300      	movs	r3, #0
 8009b26:	46a0      	mov	r8, r4
 8009b28:	f88d 303b 	strb.w	r3, [sp, #59]	; 0x3b
 8009b2c:	e5c1      	b.n	80096b2 <_vfiprintf_r+0x2ea>
 8009b2e:	4605      	mov	r5, r0
 8009b30:	e66e      	b.n	8009810 <_vfiprintf_r+0x448>
 8009b32:	f04f 0c10 	mov.w	ip, #16
 8009b36:	2a07      	cmp	r2, #7
 8009b38:	4461      	add	r1, ip
 8009b3a:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009b3e:	f8c6 c004 	str.w	ip, [r6, #4]
 8009b42:	dd08      	ble.n	8009b56 <_vfiprintf_r+0x78e>
 8009b44:	4639      	mov	r1, r7
 8009b46:	4648      	mov	r0, r9
 8009b48:	aa10      	add	r2, sp, #64	; 0x40
 8009b4a:	f7ff fc0b 	bl	8009364 <__sprint_r>
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	d168      	bne.n	8009c24 <_vfiprintf_r+0x85c>
 8009b52:	4b62      	ldr	r3, [pc, #392]	; (8009cdc <_vfiprintf_r+0x914>)
 8009b54:	a813      	add	r0, sp, #76	; 0x4c
 8009b56:	4606      	mov	r6, r0
 8009b58:	3c10      	subs	r4, #16
 8009b5a:	e674      	b.n	8009846 <_vfiprintf_r+0x47e>
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	e68c      	b.n	800987a <_vfiprintf_r+0x4b2>
 8009b60:	4639      	mov	r1, r7
 8009b62:	4648      	mov	r0, r9
 8009b64:	aa10      	add	r2, sp, #64	; 0x40
 8009b66:	f7ff fbfd 	bl	8009364 <__sprint_r>
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	d15a      	bne.n	8009c24 <_vfiprintf_r+0x85c>
 8009b6e:	ae13      	add	r6, sp, #76	; 0x4c
 8009b70:	e695      	b.n	800989e <_vfiprintf_r+0x4d6>
 8009b72:	4639      	mov	r1, r7
 8009b74:	4648      	mov	r0, r9
 8009b76:	aa10      	add	r2, sp, #64	; 0x40
 8009b78:	f7ff fbf4 	bl	8009364 <__sprint_r>
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d151      	bne.n	8009c24 <_vfiprintf_r+0x85c>
 8009b80:	ae13      	add	r6, sp, #76	; 0x4c
 8009b82:	e69c      	b.n	80098be <_vfiprintf_r+0x4f6>
 8009b84:	f04f 0c10 	mov.w	ip, #16
 8009b88:	2a07      	cmp	r2, #7
 8009b8a:	4461      	add	r1, ip
 8009b8c:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009b90:	f8c6 c004 	str.w	ip, [r6, #4]
 8009b94:	dd08      	ble.n	8009ba8 <_vfiprintf_r+0x7e0>
 8009b96:	4639      	mov	r1, r7
 8009b98:	4648      	mov	r0, r9
 8009b9a:	aa10      	add	r2, sp, #64	; 0x40
 8009b9c:	f7ff fbe2 	bl	8009364 <__sprint_r>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	d13f      	bne.n	8009c24 <_vfiprintf_r+0x85c>
 8009ba4:	4b4e      	ldr	r3, [pc, #312]	; (8009ce0 <_vfiprintf_r+0x918>)
 8009ba6:	a813      	add	r0, sp, #76	; 0x4c
 8009ba8:	4606      	mov	r6, r0
 8009baa:	3c10      	subs	r4, #16
 8009bac:	e690      	b.n	80098d0 <_vfiprintf_r+0x508>
 8009bae:	4606      	mov	r6, r0
 8009bb0:	e6a8      	b.n	8009904 <_vfiprintf_r+0x53c>
 8009bb2:	3110      	adds	r1, #16
 8009bb4:	2a07      	cmp	r2, #7
 8009bb6:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009bba:	6073      	str	r3, [r6, #4]
 8009bbc:	dd07      	ble.n	8009bce <_vfiprintf_r+0x806>
 8009bbe:	4639      	mov	r1, r7
 8009bc0:	4648      	mov	r0, r9
 8009bc2:	aa10      	add	r2, sp, #64	; 0x40
 8009bc4:	f7ff fbce 	bl	8009364 <__sprint_r>
 8009bc8:	bb60      	cbnz	r0, 8009c24 <_vfiprintf_r+0x85c>
 8009bca:	2310      	movs	r3, #16
 8009bcc:	a813      	add	r0, sp, #76	; 0x4c
 8009bce:	4606      	mov	r6, r0
 8009bd0:	3c10      	subs	r4, #16
 8009bd2:	e69d      	b.n	8009910 <_vfiprintf_r+0x548>
 8009bd4:	4606      	mov	r6, r0
 8009bd6:	e6b5      	b.n	8009944 <_vfiprintf_r+0x57c>
 8009bd8:	4639      	mov	r1, r7
 8009bda:	4648      	mov	r0, r9
 8009bdc:	aa10      	add	r2, sp, #64	; 0x40
 8009bde:	f7ff fbc1 	bl	8009364 <__sprint_r>
 8009be2:	b9f8      	cbnz	r0, 8009c24 <_vfiprintf_r+0x85c>
 8009be4:	ab13      	add	r3, sp, #76	; 0x4c
 8009be6:	e6bd      	b.n	8009964 <_vfiprintf_r+0x59c>
 8009be8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8009bec:	1a54      	subs	r4, r2, r1
 8009bee:	2c00      	cmp	r4, #0
 8009bf0:	f77f aebc 	ble.w	800996c <_vfiprintf_r+0x5a4>
 8009bf4:	2610      	movs	r6, #16
 8009bf6:	4d39      	ldr	r5, [pc, #228]	; (8009cdc <_vfiprintf_r+0x914>)
 8009bf8:	2c10      	cmp	r4, #16
 8009bfa:	e9dd 2111 	ldrd	r2, r1, [sp, #68]	; 0x44
 8009bfe:	601d      	str	r5, [r3, #0]
 8009c00:	f102 0201 	add.w	r2, r2, #1
 8009c04:	dc1d      	bgt.n	8009c42 <_vfiprintf_r+0x87a>
 8009c06:	605c      	str	r4, [r3, #4]
 8009c08:	2a07      	cmp	r2, #7
 8009c0a:	440c      	add	r4, r1
 8009c0c:	e9cd 2411 	strd	r2, r4, [sp, #68]	; 0x44
 8009c10:	f77f aeac 	ble.w	800996c <_vfiprintf_r+0x5a4>
 8009c14:	4639      	mov	r1, r7
 8009c16:	4648      	mov	r0, r9
 8009c18:	aa10      	add	r2, sp, #64	; 0x40
 8009c1a:	f7ff fba3 	bl	8009364 <__sprint_r>
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	f43f aea4 	beq.w	800996c <_vfiprintf_r+0x5a4>
 8009c24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c26:	07d9      	lsls	r1, r3, #31
 8009c28:	d405      	bmi.n	8009c36 <_vfiprintf_r+0x86e>
 8009c2a:	89bb      	ldrh	r3, [r7, #12]
 8009c2c:	059a      	lsls	r2, r3, #22
 8009c2e:	d402      	bmi.n	8009c36 <_vfiprintf_r+0x86e>
 8009c30:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009c32:	f7fc fe3c 	bl	80068ae <__retarget_lock_release_recursive>
 8009c36:	89bb      	ldrh	r3, [r7, #12]
 8009c38:	065b      	lsls	r3, r3, #25
 8009c3a:	f57f abf6 	bpl.w	800942a <_vfiprintf_r+0x62>
 8009c3e:	f7ff bbf1 	b.w	8009424 <_vfiprintf_r+0x5c>
 8009c42:	3110      	adds	r1, #16
 8009c44:	2a07      	cmp	r2, #7
 8009c46:	e9cd 2111 	strd	r2, r1, [sp, #68]	; 0x44
 8009c4a:	605e      	str	r6, [r3, #4]
 8009c4c:	dc02      	bgt.n	8009c54 <_vfiprintf_r+0x88c>
 8009c4e:	3308      	adds	r3, #8
 8009c50:	3c10      	subs	r4, #16
 8009c52:	e7d1      	b.n	8009bf8 <_vfiprintf_r+0x830>
 8009c54:	4639      	mov	r1, r7
 8009c56:	4648      	mov	r0, r9
 8009c58:	aa10      	add	r2, sp, #64	; 0x40
 8009c5a:	f7ff fb83 	bl	8009364 <__sprint_r>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	d1e0      	bne.n	8009c24 <_vfiprintf_r+0x85c>
 8009c62:	ab13      	add	r3, sp, #76	; 0x4c
 8009c64:	e7f4      	b.n	8009c50 <_vfiprintf_r+0x888>
 8009c66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c68:	b913      	cbnz	r3, 8009c70 <_vfiprintf_r+0x8a8>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	9311      	str	r3, [sp, #68]	; 0x44
 8009c6e:	e7d9      	b.n	8009c24 <_vfiprintf_r+0x85c>
 8009c70:	4639      	mov	r1, r7
 8009c72:	4648      	mov	r0, r9
 8009c74:	aa10      	add	r2, sp, #64	; 0x40
 8009c76:	f7ff fb75 	bl	8009364 <__sprint_r>
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	d0f5      	beq.n	8009c6a <_vfiprintf_r+0x8a2>
 8009c7e:	e7d1      	b.n	8009c24 <_vfiprintf_r+0x85c>
 8009c80:	ea54 0205 	orrs.w	r2, r4, r5
 8009c84:	f8cd a014 	str.w	sl, [sp, #20]
 8009c88:	f43f ad89 	beq.w	800979e <_vfiprintf_r+0x3d6>
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	f43f aed8 	beq.w	8009a42 <_vfiprintf_r+0x67a>
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	f10d 0bf0 	add.w	fp, sp, #240	; 0xf0
 8009c98:	f43f af26 	beq.w	8009ae8 <_vfiprintf_r+0x720>
 8009c9c:	f004 0207 	and.w	r2, r4, #7
 8009ca0:	08e4      	lsrs	r4, r4, #3
 8009ca2:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8009ca6:	08ed      	lsrs	r5, r5, #3
 8009ca8:	3230      	adds	r2, #48	; 0x30
 8009caa:	ea54 0005 	orrs.w	r0, r4, r5
 8009cae:	4659      	mov	r1, fp
 8009cb0:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8009cb4:	d1f2      	bne.n	8009c9c <_vfiprintf_r+0x8d4>
 8009cb6:	9b05      	ldr	r3, [sp, #20]
 8009cb8:	07d8      	lsls	r0, r3, #31
 8009cba:	d506      	bpl.n	8009cca <_vfiprintf_r+0x902>
 8009cbc:	2a30      	cmp	r2, #48	; 0x30
 8009cbe:	d004      	beq.n	8009cca <_vfiprintf_r+0x902>
 8009cc0:	2230      	movs	r2, #48	; 0x30
 8009cc2:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8009cc6:	f1a1 0b02 	sub.w	fp, r1, #2
 8009cca:	ab3c      	add	r3, sp, #240	; 0xf0
 8009ccc:	eba3 030b 	sub.w	r3, r3, fp
 8009cd0:	9d01      	ldr	r5, [sp, #4]
 8009cd2:	f8dd a014 	ldr.w	sl, [sp, #20]
 8009cd6:	9301      	str	r3, [sp, #4]
 8009cd8:	e59a      	b.n	8009810 <_vfiprintf_r+0x448>
 8009cda:	bf00      	nop
 8009cdc:	0800c8f4 	.word	0x0800c8f4
 8009ce0:	0800c904 	.word	0x0800c904

08009ce4 <__sbprintf>:
 8009ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ce6:	461f      	mov	r7, r3
 8009ce8:	898b      	ldrh	r3, [r1, #12]
 8009cea:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8009cee:	f023 0302 	bic.w	r3, r3, #2
 8009cf2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009cf6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009cf8:	4615      	mov	r5, r2
 8009cfa:	9319      	str	r3, [sp, #100]	; 0x64
 8009cfc:	89cb      	ldrh	r3, [r1, #14]
 8009cfe:	4606      	mov	r6, r0
 8009d00:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009d04:	69cb      	ldr	r3, [r1, #28]
 8009d06:	a816      	add	r0, sp, #88	; 0x58
 8009d08:	9307      	str	r3, [sp, #28]
 8009d0a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8009d0c:	460c      	mov	r4, r1
 8009d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d10:	ab1a      	add	r3, sp, #104	; 0x68
 8009d12:	9300      	str	r3, [sp, #0]
 8009d14:	9304      	str	r3, [sp, #16]
 8009d16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d1a:	9302      	str	r3, [sp, #8]
 8009d1c:	9305      	str	r3, [sp, #20]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9306      	str	r3, [sp, #24]
 8009d22:	f7fc fdc1 	bl	80068a8 <__retarget_lock_init_recursive>
 8009d26:	462a      	mov	r2, r5
 8009d28:	463b      	mov	r3, r7
 8009d2a:	4669      	mov	r1, sp
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	f7ff fb4b 	bl	80093c8 <_vfiprintf_r>
 8009d32:	1e05      	subs	r5, r0, #0
 8009d34:	db07      	blt.n	8009d46 <__sbprintf+0x62>
 8009d36:	4669      	mov	r1, sp
 8009d38:	4630      	mov	r0, r6
 8009d3a:	f000 f8f5 	bl	8009f28 <_fflush_r>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	bf18      	it	ne
 8009d42:	f04f 35ff 	movne.w	r5, #4294967295
 8009d46:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009d4a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009d4c:	065b      	lsls	r3, r3, #25
 8009d4e:	bf42      	ittt	mi
 8009d50:	89a3      	ldrhmi	r3, [r4, #12]
 8009d52:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009d56:	81a3      	strhmi	r3, [r4, #12]
 8009d58:	f7fc fda7 	bl	80068aa <__retarget_lock_close_recursive>
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009d62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d64 <_fclose_r>:
 8009d64:	b570      	push	{r4, r5, r6, lr}
 8009d66:	4606      	mov	r6, r0
 8009d68:	460c      	mov	r4, r1
 8009d6a:	b911      	cbnz	r1, 8009d72 <_fclose_r+0xe>
 8009d6c:	2500      	movs	r5, #0
 8009d6e:	4628      	mov	r0, r5
 8009d70:	bd70      	pop	{r4, r5, r6, pc}
 8009d72:	b118      	cbz	r0, 8009d7c <_fclose_r+0x18>
 8009d74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009d76:	b90b      	cbnz	r3, 8009d7c <_fclose_r+0x18>
 8009d78:	f7fc fb56 	bl	8006428 <__sinit>
 8009d7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d7e:	07d8      	lsls	r0, r3, #31
 8009d80:	d405      	bmi.n	8009d8e <_fclose_r+0x2a>
 8009d82:	89a3      	ldrh	r3, [r4, #12]
 8009d84:	0599      	lsls	r1, r3, #22
 8009d86:	d402      	bmi.n	8009d8e <_fclose_r+0x2a>
 8009d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d8a:	f7fc fd8f 	bl	80068ac <__retarget_lock_acquire_recursive>
 8009d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d92:	b93b      	cbnz	r3, 8009da4 <_fclose_r+0x40>
 8009d94:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009d96:	f015 0501 	ands.w	r5, r5, #1
 8009d9a:	d1e7      	bne.n	8009d6c <_fclose_r+0x8>
 8009d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d9e:	f7fc fd86 	bl	80068ae <__retarget_lock_release_recursive>
 8009da2:	e7e4      	b.n	8009d6e <_fclose_r+0xa>
 8009da4:	4621      	mov	r1, r4
 8009da6:	4630      	mov	r0, r6
 8009da8:	f000 f834 	bl	8009e14 <__sflush_r>
 8009dac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009dae:	4605      	mov	r5, r0
 8009db0:	b133      	cbz	r3, 8009dc0 <_fclose_r+0x5c>
 8009db2:	4630      	mov	r0, r6
 8009db4:	69e1      	ldr	r1, [r4, #28]
 8009db6:	4798      	blx	r3
 8009db8:	2800      	cmp	r0, #0
 8009dba:	bfb8      	it	lt
 8009dbc:	f04f 35ff 	movlt.w	r5, #4294967295
 8009dc0:	89a3      	ldrh	r3, [r4, #12]
 8009dc2:	061a      	lsls	r2, r3, #24
 8009dc4:	d503      	bpl.n	8009dce <_fclose_r+0x6a>
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	6921      	ldr	r1, [r4, #16]
 8009dca:	f7fc fde1 	bl	8006990 <_free_r>
 8009dce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009dd0:	b141      	cbz	r1, 8009de4 <_fclose_r+0x80>
 8009dd2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009dd6:	4299      	cmp	r1, r3
 8009dd8:	d002      	beq.n	8009de0 <_fclose_r+0x7c>
 8009dda:	4630      	mov	r0, r6
 8009ddc:	f7fc fdd8 	bl	8006990 <_free_r>
 8009de0:	2300      	movs	r3, #0
 8009de2:	6323      	str	r3, [r4, #48]	; 0x30
 8009de4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009de6:	b121      	cbz	r1, 8009df2 <_fclose_r+0x8e>
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7fc fdd1 	bl	8006990 <_free_r>
 8009dee:	2300      	movs	r3, #0
 8009df0:	6463      	str	r3, [r4, #68]	; 0x44
 8009df2:	f7fc fb0d 	bl	8006410 <__sfp_lock_acquire>
 8009df6:	2300      	movs	r3, #0
 8009df8:	81a3      	strh	r3, [r4, #12]
 8009dfa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dfc:	07db      	lsls	r3, r3, #31
 8009dfe:	d402      	bmi.n	8009e06 <_fclose_r+0xa2>
 8009e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e02:	f7fc fd54 	bl	80068ae <__retarget_lock_release_recursive>
 8009e06:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e08:	f7fc fd4f 	bl	80068aa <__retarget_lock_close_recursive>
 8009e0c:	f7fc fb06 	bl	800641c <__sfp_lock_release>
 8009e10:	e7ad      	b.n	8009d6e <_fclose_r+0xa>
	...

08009e14 <__sflush_r>:
 8009e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e16:	898b      	ldrh	r3, [r1, #12]
 8009e18:	4605      	mov	r5, r0
 8009e1a:	0718      	lsls	r0, r3, #28
 8009e1c:	460c      	mov	r4, r1
 8009e1e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e22:	d45e      	bmi.n	8009ee2 <__sflush_r+0xce>
 8009e24:	684b      	ldr	r3, [r1, #4]
 8009e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	818a      	strh	r2, [r1, #12]
 8009e2e:	dc04      	bgt.n	8009e3a <__sflush_r+0x26>
 8009e30:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	dc01      	bgt.n	8009e3a <__sflush_r+0x26>
 8009e36:	2000      	movs	r0, #0
 8009e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e3c:	2e00      	cmp	r6, #0
 8009e3e:	d0fa      	beq.n	8009e36 <__sflush_r+0x22>
 8009e40:	2300      	movs	r3, #0
 8009e42:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e46:	682f      	ldr	r7, [r5, #0]
 8009e48:	69e1      	ldr	r1, [r4, #28]
 8009e4a:	602b      	str	r3, [r5, #0]
 8009e4c:	d036      	beq.n	8009ebc <__sflush_r+0xa8>
 8009e4e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009e50:	89a3      	ldrh	r3, [r4, #12]
 8009e52:	075a      	lsls	r2, r3, #29
 8009e54:	d505      	bpl.n	8009e62 <__sflush_r+0x4e>
 8009e56:	6863      	ldr	r3, [r4, #4]
 8009e58:	1ac0      	subs	r0, r0, r3
 8009e5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009e5c:	b10b      	cbz	r3, 8009e62 <__sflush_r+0x4e>
 8009e5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009e60:	1ac0      	subs	r0, r0, r3
 8009e62:	2300      	movs	r3, #0
 8009e64:	4602      	mov	r2, r0
 8009e66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e68:	4628      	mov	r0, r5
 8009e6a:	69e1      	ldr	r1, [r4, #28]
 8009e6c:	47b0      	blx	r6
 8009e6e:	1c43      	adds	r3, r0, #1
 8009e70:	89a3      	ldrh	r3, [r4, #12]
 8009e72:	d106      	bne.n	8009e82 <__sflush_r+0x6e>
 8009e74:	6829      	ldr	r1, [r5, #0]
 8009e76:	291d      	cmp	r1, #29
 8009e78:	d82f      	bhi.n	8009eda <__sflush_r+0xc6>
 8009e7a:	4a2a      	ldr	r2, [pc, #168]	; (8009f24 <__sflush_r+0x110>)
 8009e7c:	410a      	asrs	r2, r1
 8009e7e:	07d6      	lsls	r6, r2, #31
 8009e80:	d42b      	bmi.n	8009eda <__sflush_r+0xc6>
 8009e82:	2200      	movs	r2, #0
 8009e84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009e88:	b21b      	sxth	r3, r3
 8009e8a:	6062      	str	r2, [r4, #4]
 8009e8c:	6922      	ldr	r2, [r4, #16]
 8009e8e:	04d9      	lsls	r1, r3, #19
 8009e90:	81a3      	strh	r3, [r4, #12]
 8009e92:	6022      	str	r2, [r4, #0]
 8009e94:	d504      	bpl.n	8009ea0 <__sflush_r+0x8c>
 8009e96:	1c42      	adds	r2, r0, #1
 8009e98:	d101      	bne.n	8009e9e <__sflush_r+0x8a>
 8009e9a:	682b      	ldr	r3, [r5, #0]
 8009e9c:	b903      	cbnz	r3, 8009ea0 <__sflush_r+0x8c>
 8009e9e:	6520      	str	r0, [r4, #80]	; 0x50
 8009ea0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009ea2:	602f      	str	r7, [r5, #0]
 8009ea4:	2900      	cmp	r1, #0
 8009ea6:	d0c6      	beq.n	8009e36 <__sflush_r+0x22>
 8009ea8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009eac:	4299      	cmp	r1, r3
 8009eae:	d002      	beq.n	8009eb6 <__sflush_r+0xa2>
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f7fc fd6d 	bl	8006990 <_free_r>
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	6320      	str	r0, [r4, #48]	; 0x30
 8009eba:	e7bd      	b.n	8009e38 <__sflush_r+0x24>
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	47b0      	blx	r6
 8009ec2:	1c41      	adds	r1, r0, #1
 8009ec4:	d1c4      	bne.n	8009e50 <__sflush_r+0x3c>
 8009ec6:	682b      	ldr	r3, [r5, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d0c1      	beq.n	8009e50 <__sflush_r+0x3c>
 8009ecc:	2b1d      	cmp	r3, #29
 8009ece:	d001      	beq.n	8009ed4 <__sflush_r+0xc0>
 8009ed0:	2b16      	cmp	r3, #22
 8009ed2:	d101      	bne.n	8009ed8 <__sflush_r+0xc4>
 8009ed4:	602f      	str	r7, [r5, #0]
 8009ed6:	e7ae      	b.n	8009e36 <__sflush_r+0x22>
 8009ed8:	89a3      	ldrh	r3, [r4, #12]
 8009eda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ede:	81a3      	strh	r3, [r4, #12]
 8009ee0:	e7aa      	b.n	8009e38 <__sflush_r+0x24>
 8009ee2:	690f      	ldr	r7, [r1, #16]
 8009ee4:	2f00      	cmp	r7, #0
 8009ee6:	d0a6      	beq.n	8009e36 <__sflush_r+0x22>
 8009ee8:	079b      	lsls	r3, r3, #30
 8009eea:	bf18      	it	ne
 8009eec:	2300      	movne	r3, #0
 8009eee:	680e      	ldr	r6, [r1, #0]
 8009ef0:	bf08      	it	eq
 8009ef2:	694b      	ldreq	r3, [r1, #20]
 8009ef4:	1bf6      	subs	r6, r6, r7
 8009ef6:	600f      	str	r7, [r1, #0]
 8009ef8:	608b      	str	r3, [r1, #8]
 8009efa:	2e00      	cmp	r6, #0
 8009efc:	dd9b      	ble.n	8009e36 <__sflush_r+0x22>
 8009efe:	4633      	mov	r3, r6
 8009f00:	463a      	mov	r2, r7
 8009f02:	4628      	mov	r0, r5
 8009f04:	69e1      	ldr	r1, [r4, #28]
 8009f06:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 8009f0a:	47e0      	blx	ip
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	dc06      	bgt.n	8009f1e <__sflush_r+0x10a>
 8009f10:	89a3      	ldrh	r3, [r4, #12]
 8009f12:	f04f 30ff 	mov.w	r0, #4294967295
 8009f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f1a:	81a3      	strh	r3, [r4, #12]
 8009f1c:	e78c      	b.n	8009e38 <__sflush_r+0x24>
 8009f1e:	4407      	add	r7, r0
 8009f20:	1a36      	subs	r6, r6, r0
 8009f22:	e7ea      	b.n	8009efa <__sflush_r+0xe6>
 8009f24:	dfbffffe 	.word	0xdfbffffe

08009f28 <_fflush_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	4605      	mov	r5, r0
 8009f2e:	b118      	cbz	r0, 8009f38 <_fflush_r+0x10>
 8009f30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009f32:	b90b      	cbnz	r3, 8009f38 <_fflush_r+0x10>
 8009f34:	f7fc fa78 	bl	8006428 <__sinit>
 8009f38:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009f3c:	b1b8      	cbz	r0, 8009f6e <_fflush_r+0x46>
 8009f3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f40:	07db      	lsls	r3, r3, #31
 8009f42:	d404      	bmi.n	8009f4e <_fflush_r+0x26>
 8009f44:	0581      	lsls	r1, r0, #22
 8009f46:	d402      	bmi.n	8009f4e <_fflush_r+0x26>
 8009f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f4a:	f7fc fcaf 	bl	80068ac <__retarget_lock_acquire_recursive>
 8009f4e:	4628      	mov	r0, r5
 8009f50:	4621      	mov	r1, r4
 8009f52:	f7ff ff5f 	bl	8009e14 <__sflush_r>
 8009f56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f58:	4605      	mov	r5, r0
 8009f5a:	07da      	lsls	r2, r3, #31
 8009f5c:	d405      	bmi.n	8009f6a <_fflush_r+0x42>
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	059b      	lsls	r3, r3, #22
 8009f62:	d402      	bmi.n	8009f6a <_fflush_r+0x42>
 8009f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f66:	f7fc fca2 	bl	80068ae <__retarget_lock_release_recursive>
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	bd38      	pop	{r3, r4, r5, pc}
 8009f6e:	4605      	mov	r5, r0
 8009f70:	e7fb      	b.n	8009f6a <_fflush_r+0x42>
	...

08009f74 <__sfvwrite_r>:
 8009f74:	6893      	ldr	r3, [r2, #8]
 8009f76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	4691      	mov	r9, r2
 8009f80:	b91b      	cbnz	r3, 8009f8a <__sfvwrite_r+0x16>
 8009f82:	2000      	movs	r0, #0
 8009f84:	b003      	add	sp, #12
 8009f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f8a:	898b      	ldrh	r3, [r1, #12]
 8009f8c:	0718      	lsls	r0, r3, #28
 8009f8e:	d54f      	bpl.n	800a030 <__sfvwrite_r+0xbc>
 8009f90:	690b      	ldr	r3, [r1, #16]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d04c      	beq.n	800a030 <__sfvwrite_r+0xbc>
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	f8d9 8000 	ldr.w	r8, [r9]
 8009f9c:	f013 0702 	ands.w	r7, r3, #2
 8009fa0:	d16b      	bne.n	800a07a <__sfvwrite_r+0x106>
 8009fa2:	f013 0301 	ands.w	r3, r3, #1
 8009fa6:	f000 809b 	beq.w	800a0e0 <__sfvwrite_r+0x16c>
 8009faa:	4638      	mov	r0, r7
 8009fac:	46ba      	mov	sl, r7
 8009fae:	46bb      	mov	fp, r7
 8009fb0:	f1bb 0f00 	cmp.w	fp, #0
 8009fb4:	f000 8102 	beq.w	800a1bc <__sfvwrite_r+0x248>
 8009fb8:	b950      	cbnz	r0, 8009fd0 <__sfvwrite_r+0x5c>
 8009fba:	465a      	mov	r2, fp
 8009fbc:	210a      	movs	r1, #10
 8009fbe:	4650      	mov	r0, sl
 8009fc0:	f000 fab6 	bl	800a530 <memchr>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	f000 80ff 	beq.w	800a1c8 <__sfvwrite_r+0x254>
 8009fca:	3001      	adds	r0, #1
 8009fcc:	eba0 070a 	sub.w	r7, r0, sl
 8009fd0:	6820      	ldr	r0, [r4, #0]
 8009fd2:	6921      	ldr	r1, [r4, #16]
 8009fd4:	455f      	cmp	r7, fp
 8009fd6:	463a      	mov	r2, r7
 8009fd8:	bf28      	it	cs
 8009fda:	465a      	movcs	r2, fp
 8009fdc:	4288      	cmp	r0, r1
 8009fde:	68a5      	ldr	r5, [r4, #8]
 8009fe0:	6963      	ldr	r3, [r4, #20]
 8009fe2:	f240 80f4 	bls.w	800a1ce <__sfvwrite_r+0x25a>
 8009fe6:	441d      	add	r5, r3
 8009fe8:	42aa      	cmp	r2, r5
 8009fea:	f340 80f0 	ble.w	800a1ce <__sfvwrite_r+0x25a>
 8009fee:	4651      	mov	r1, sl
 8009ff0:	462a      	mov	r2, r5
 8009ff2:	f000 fa2f 	bl	800a454 <memmove>
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	4621      	mov	r1, r4
 8009ffa:	442b      	add	r3, r5
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	6023      	str	r3, [r4, #0]
 800a000:	f7ff ff92 	bl	8009f28 <_fflush_r>
 800a004:	2800      	cmp	r0, #0
 800a006:	d166      	bne.n	800a0d6 <__sfvwrite_r+0x162>
 800a008:	1b7f      	subs	r7, r7, r5
 800a00a:	f040 80f8 	bne.w	800a1fe <__sfvwrite_r+0x28a>
 800a00e:	4621      	mov	r1, r4
 800a010:	4630      	mov	r0, r6
 800a012:	f7ff ff89 	bl	8009f28 <_fflush_r>
 800a016:	2800      	cmp	r0, #0
 800a018:	d15d      	bne.n	800a0d6 <__sfvwrite_r+0x162>
 800a01a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a01e:	44aa      	add	sl, r5
 800a020:	1b5b      	subs	r3, r3, r5
 800a022:	ebab 0b05 	sub.w	fp, fp, r5
 800a026:	f8c9 3008 	str.w	r3, [r9, #8]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1c0      	bne.n	8009fb0 <__sfvwrite_r+0x3c>
 800a02e:	e7a8      	b.n	8009f82 <__sfvwrite_r+0xe>
 800a030:	4621      	mov	r1, r4
 800a032:	4630      	mov	r0, r6
 800a034:	f000 f94c 	bl	800a2d0 <__swsetup_r>
 800a038:	2800      	cmp	r0, #0
 800a03a:	d0ac      	beq.n	8009f96 <__sfvwrite_r+0x22>
 800a03c:	f04f 30ff 	mov.w	r0, #4294967295
 800a040:	e7a0      	b.n	8009f84 <__sfvwrite_r+0x10>
 800a042:	e9d8 a500 	ldrd	sl, r5, [r8]
 800a046:	f108 0808 	add.w	r8, r8, #8
 800a04a:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 800a04e:	69e1      	ldr	r1, [r4, #28]
 800a050:	2d00      	cmp	r5, #0
 800a052:	d0f6      	beq.n	800a042 <__sfvwrite_r+0xce>
 800a054:	42bd      	cmp	r5, r7
 800a056:	462b      	mov	r3, r5
 800a058:	4652      	mov	r2, sl
 800a05a:	bf28      	it	cs
 800a05c:	463b      	movcs	r3, r7
 800a05e:	4630      	mov	r0, r6
 800a060:	47d8      	blx	fp
 800a062:	2800      	cmp	r0, #0
 800a064:	dd37      	ble.n	800a0d6 <__sfvwrite_r+0x162>
 800a066:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a06a:	4482      	add	sl, r0
 800a06c:	1a1b      	subs	r3, r3, r0
 800a06e:	1a2d      	subs	r5, r5, r0
 800a070:	f8c9 3008 	str.w	r3, [r9, #8]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1e8      	bne.n	800a04a <__sfvwrite_r+0xd6>
 800a078:	e783      	b.n	8009f82 <__sfvwrite_r+0xe>
 800a07a:	f04f 0a00 	mov.w	sl, #0
 800a07e:	4f61      	ldr	r7, [pc, #388]	; (800a204 <__sfvwrite_r+0x290>)
 800a080:	4655      	mov	r5, sl
 800a082:	e7e2      	b.n	800a04a <__sfvwrite_r+0xd6>
 800a084:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800a088:	f108 0808 	add.w	r8, r8, #8
 800a08c:	6820      	ldr	r0, [r4, #0]
 800a08e:	68a2      	ldr	r2, [r4, #8]
 800a090:	f1ba 0f00 	cmp.w	sl, #0
 800a094:	d0f6      	beq.n	800a084 <__sfvwrite_r+0x110>
 800a096:	89a3      	ldrh	r3, [r4, #12]
 800a098:	0599      	lsls	r1, r3, #22
 800a09a:	d563      	bpl.n	800a164 <__sfvwrite_r+0x1f0>
 800a09c:	4552      	cmp	r2, sl
 800a09e:	d836      	bhi.n	800a10e <__sfvwrite_r+0x19a>
 800a0a0:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a0a4:	d033      	beq.n	800a10e <__sfvwrite_r+0x19a>
 800a0a6:	6921      	ldr	r1, [r4, #16]
 800a0a8:	6965      	ldr	r5, [r4, #20]
 800a0aa:	eba0 0b01 	sub.w	fp, r0, r1
 800a0ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0b6:	f10b 0201 	add.w	r2, fp, #1
 800a0ba:	106d      	asrs	r5, r5, #1
 800a0bc:	4452      	add	r2, sl
 800a0be:	4295      	cmp	r5, r2
 800a0c0:	bf38      	it	cc
 800a0c2:	4615      	movcc	r5, r2
 800a0c4:	055b      	lsls	r3, r3, #21
 800a0c6:	d53d      	bpl.n	800a144 <__sfvwrite_r+0x1d0>
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	4630      	mov	r0, r6
 800a0cc:	f7fb feda 	bl	8005e84 <_malloc_r>
 800a0d0:	b948      	cbnz	r0, 800a0e6 <__sfvwrite_r+0x172>
 800a0d2:	230c      	movs	r3, #12
 800a0d4:	6033      	str	r3, [r6, #0]
 800a0d6:	89a3      	ldrh	r3, [r4, #12]
 800a0d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0dc:	81a3      	strh	r3, [r4, #12]
 800a0de:	e7ad      	b.n	800a03c <__sfvwrite_r+0xc8>
 800a0e0:	461f      	mov	r7, r3
 800a0e2:	469a      	mov	sl, r3
 800a0e4:	e7d2      	b.n	800a08c <__sfvwrite_r+0x118>
 800a0e6:	465a      	mov	r2, fp
 800a0e8:	6921      	ldr	r1, [r4, #16]
 800a0ea:	9001      	str	r0, [sp, #4]
 800a0ec:	f000 fa2e 	bl	800a54c <memcpy>
 800a0f0:	89a2      	ldrh	r2, [r4, #12]
 800a0f2:	9b01      	ldr	r3, [sp, #4]
 800a0f4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a0f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a0fc:	81a2      	strh	r2, [r4, #12]
 800a0fe:	4652      	mov	r2, sl
 800a100:	6123      	str	r3, [r4, #16]
 800a102:	6165      	str	r5, [r4, #20]
 800a104:	445b      	add	r3, fp
 800a106:	eba5 050b 	sub.w	r5, r5, fp
 800a10a:	6023      	str	r3, [r4, #0]
 800a10c:	60a5      	str	r5, [r4, #8]
 800a10e:	4552      	cmp	r2, sl
 800a110:	bf28      	it	cs
 800a112:	4652      	movcs	r2, sl
 800a114:	4655      	mov	r5, sl
 800a116:	4639      	mov	r1, r7
 800a118:	6820      	ldr	r0, [r4, #0]
 800a11a:	9201      	str	r2, [sp, #4]
 800a11c:	f000 f99a 	bl	800a454 <memmove>
 800a120:	68a3      	ldr	r3, [r4, #8]
 800a122:	9a01      	ldr	r2, [sp, #4]
 800a124:	1a9b      	subs	r3, r3, r2
 800a126:	60a3      	str	r3, [r4, #8]
 800a128:	6823      	ldr	r3, [r4, #0]
 800a12a:	4413      	add	r3, r2
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a132:	442f      	add	r7, r5
 800a134:	1b5b      	subs	r3, r3, r5
 800a136:	ebaa 0a05 	sub.w	sl, sl, r5
 800a13a:	f8c9 3008 	str.w	r3, [r9, #8]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1a4      	bne.n	800a08c <__sfvwrite_r+0x118>
 800a142:	e71e      	b.n	8009f82 <__sfvwrite_r+0xe>
 800a144:	462a      	mov	r2, r5
 800a146:	4630      	mov	r0, r6
 800a148:	f001 fc12 	bl	800b970 <_realloc_r>
 800a14c:	4603      	mov	r3, r0
 800a14e:	2800      	cmp	r0, #0
 800a150:	d1d5      	bne.n	800a0fe <__sfvwrite_r+0x18a>
 800a152:	4630      	mov	r0, r6
 800a154:	6921      	ldr	r1, [r4, #16]
 800a156:	f7fc fc1b 	bl	8006990 <_free_r>
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a160:	81a3      	strh	r3, [r4, #12]
 800a162:	e7b6      	b.n	800a0d2 <__sfvwrite_r+0x15e>
 800a164:	6923      	ldr	r3, [r4, #16]
 800a166:	4283      	cmp	r3, r0
 800a168:	d302      	bcc.n	800a170 <__sfvwrite_r+0x1fc>
 800a16a:	6961      	ldr	r1, [r4, #20]
 800a16c:	4551      	cmp	r1, sl
 800a16e:	d915      	bls.n	800a19c <__sfvwrite_r+0x228>
 800a170:	4552      	cmp	r2, sl
 800a172:	bf28      	it	cs
 800a174:	4652      	movcs	r2, sl
 800a176:	4615      	mov	r5, r2
 800a178:	4639      	mov	r1, r7
 800a17a:	f000 f96b 	bl	800a454 <memmove>
 800a17e:	68a3      	ldr	r3, [r4, #8]
 800a180:	6822      	ldr	r2, [r4, #0]
 800a182:	1b5b      	subs	r3, r3, r5
 800a184:	442a      	add	r2, r5
 800a186:	60a3      	str	r3, [r4, #8]
 800a188:	6022      	str	r2, [r4, #0]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1cf      	bne.n	800a12e <__sfvwrite_r+0x1ba>
 800a18e:	4621      	mov	r1, r4
 800a190:	4630      	mov	r0, r6
 800a192:	f7ff fec9 	bl	8009f28 <_fflush_r>
 800a196:	2800      	cmp	r0, #0
 800a198:	d0c9      	beq.n	800a12e <__sfvwrite_r+0x1ba>
 800a19a:	e79c      	b.n	800a0d6 <__sfvwrite_r+0x162>
 800a19c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a1a0:	459a      	cmp	sl, r3
 800a1a2:	bf38      	it	cc
 800a1a4:	4653      	movcc	r3, sl
 800a1a6:	fb93 f3f1 	sdiv	r3, r3, r1
 800a1aa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a1ac:	434b      	muls	r3, r1
 800a1ae:	463a      	mov	r2, r7
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	69e1      	ldr	r1, [r4, #28]
 800a1b4:	47a8      	blx	r5
 800a1b6:	1e05      	subs	r5, r0, #0
 800a1b8:	dcb9      	bgt.n	800a12e <__sfvwrite_r+0x1ba>
 800a1ba:	e78c      	b.n	800a0d6 <__sfvwrite_r+0x162>
 800a1bc:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	f108 0808 	add.w	r8, r8, #8
 800a1c6:	e6f3      	b.n	8009fb0 <__sfvwrite_r+0x3c>
 800a1c8:	f10b 0701 	add.w	r7, fp, #1
 800a1cc:	e700      	b.n	8009fd0 <__sfvwrite_r+0x5c>
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	dc08      	bgt.n	800a1e4 <__sfvwrite_r+0x270>
 800a1d2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a1d4:	4652      	mov	r2, sl
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	69e1      	ldr	r1, [r4, #28]
 800a1da:	47a8      	blx	r5
 800a1dc:	1e05      	subs	r5, r0, #0
 800a1de:	f73f af13 	bgt.w	800a008 <__sfvwrite_r+0x94>
 800a1e2:	e778      	b.n	800a0d6 <__sfvwrite_r+0x162>
 800a1e4:	4651      	mov	r1, sl
 800a1e6:	9201      	str	r2, [sp, #4]
 800a1e8:	f000 f934 	bl	800a454 <memmove>
 800a1ec:	9a01      	ldr	r2, [sp, #4]
 800a1ee:	68a3      	ldr	r3, [r4, #8]
 800a1f0:	4615      	mov	r5, r2
 800a1f2:	1a9b      	subs	r3, r3, r2
 800a1f4:	60a3      	str	r3, [r4, #8]
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	6023      	str	r3, [r4, #0]
 800a1fc:	e704      	b.n	800a008 <__sfvwrite_r+0x94>
 800a1fe:	2001      	movs	r0, #1
 800a200:	e70b      	b.n	800a01a <__sfvwrite_r+0xa6>
 800a202:	bf00      	nop
 800a204:	7ffffc00 	.word	0x7ffffc00

0800a208 <__swhatbuf_r>:
 800a208:	b570      	push	{r4, r5, r6, lr}
 800a20a:	460c      	mov	r4, r1
 800a20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a210:	4615      	mov	r5, r2
 800a212:	2900      	cmp	r1, #0
 800a214:	461e      	mov	r6, r3
 800a216:	b096      	sub	sp, #88	; 0x58
 800a218:	da07      	bge.n	800a22a <__swhatbuf_r+0x22>
 800a21a:	89a1      	ldrh	r1, [r4, #12]
 800a21c:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 800a220:	d017      	beq.n	800a252 <__swhatbuf_r+0x4a>
 800a222:	2100      	movs	r1, #0
 800a224:	2340      	movs	r3, #64	; 0x40
 800a226:	4608      	mov	r0, r1
 800a228:	e00f      	b.n	800a24a <__swhatbuf_r+0x42>
 800a22a:	466a      	mov	r2, sp
 800a22c:	f000 f94a 	bl	800a4c4 <_fstat_r>
 800a230:	2800      	cmp	r0, #0
 800a232:	dbf2      	blt.n	800a21a <__swhatbuf_r+0x12>
 800a234:	9901      	ldr	r1, [sp, #4]
 800a236:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a23a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a23e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a242:	4259      	negs	r1, r3
 800a244:	4159      	adcs	r1, r3
 800a246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a24a:	6031      	str	r1, [r6, #0]
 800a24c:	602b      	str	r3, [r5, #0]
 800a24e:	b016      	add	sp, #88	; 0x58
 800a250:	bd70      	pop	{r4, r5, r6, pc}
 800a252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a256:	e7e6      	b.n	800a226 <__swhatbuf_r+0x1e>

0800a258 <__smakebuf_r>:
 800a258:	898b      	ldrh	r3, [r1, #12]
 800a25a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a25c:	079d      	lsls	r5, r3, #30
 800a25e:	4606      	mov	r6, r0
 800a260:	460c      	mov	r4, r1
 800a262:	d507      	bpl.n	800a274 <__smakebuf_r+0x1c>
 800a264:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	6123      	str	r3, [r4, #16]
 800a26c:	2301      	movs	r3, #1
 800a26e:	6163      	str	r3, [r4, #20]
 800a270:	b002      	add	sp, #8
 800a272:	bd70      	pop	{r4, r5, r6, pc}
 800a274:	466a      	mov	r2, sp
 800a276:	ab01      	add	r3, sp, #4
 800a278:	f7ff ffc6 	bl	800a208 <__swhatbuf_r>
 800a27c:	9900      	ldr	r1, [sp, #0]
 800a27e:	4605      	mov	r5, r0
 800a280:	4630      	mov	r0, r6
 800a282:	f7fb fdff 	bl	8005e84 <_malloc_r>
 800a286:	b948      	cbnz	r0, 800a29c <__smakebuf_r+0x44>
 800a288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a28c:	059a      	lsls	r2, r3, #22
 800a28e:	d4ef      	bmi.n	800a270 <__smakebuf_r+0x18>
 800a290:	f023 0303 	bic.w	r3, r3, #3
 800a294:	f043 0302 	orr.w	r3, r3, #2
 800a298:	81a3      	strh	r3, [r4, #12]
 800a29a:	e7e3      	b.n	800a264 <__smakebuf_r+0xc>
 800a29c:	89a3      	ldrh	r3, [r4, #12]
 800a29e:	6020      	str	r0, [r4, #0]
 800a2a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2a4:	81a3      	strh	r3, [r4, #12]
 800a2a6:	9b00      	ldr	r3, [sp, #0]
 800a2a8:	6120      	str	r0, [r4, #16]
 800a2aa:	6163      	str	r3, [r4, #20]
 800a2ac:	9b01      	ldr	r3, [sp, #4]
 800a2ae:	b15b      	cbz	r3, 800a2c8 <__smakebuf_r+0x70>
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2b6:	f000 f917 	bl	800a4e8 <_isatty_r>
 800a2ba:	b128      	cbz	r0, 800a2c8 <__smakebuf_r+0x70>
 800a2bc:	89a3      	ldrh	r3, [r4, #12]
 800a2be:	f023 0303 	bic.w	r3, r3, #3
 800a2c2:	f043 0301 	orr.w	r3, r3, #1
 800a2c6:	81a3      	strh	r3, [r4, #12]
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	431d      	orrs	r5, r3
 800a2cc:	81a5      	strh	r5, [r4, #12]
 800a2ce:	e7cf      	b.n	800a270 <__smakebuf_r+0x18>

0800a2d0 <__swsetup_r>:
 800a2d0:	b538      	push	{r3, r4, r5, lr}
 800a2d2:	4b2a      	ldr	r3, [pc, #168]	; (800a37c <__swsetup_r+0xac>)
 800a2d4:	4605      	mov	r5, r0
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	460c      	mov	r4, r1
 800a2da:	b118      	cbz	r0, 800a2e4 <__swsetup_r+0x14>
 800a2dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800a2de:	b90b      	cbnz	r3, 800a2e4 <__swsetup_r+0x14>
 800a2e0:	f7fc f8a2 	bl	8006428 <__sinit>
 800a2e4:	89a3      	ldrh	r3, [r4, #12]
 800a2e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2ea:	0718      	lsls	r0, r3, #28
 800a2ec:	d422      	bmi.n	800a334 <__swsetup_r+0x64>
 800a2ee:	06d9      	lsls	r1, r3, #27
 800a2f0:	d407      	bmi.n	800a302 <__swsetup_r+0x32>
 800a2f2:	2309      	movs	r3, #9
 800a2f4:	602b      	str	r3, [r5, #0]
 800a2f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a2fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fe:	81a3      	strh	r3, [r4, #12]
 800a300:	e034      	b.n	800a36c <__swsetup_r+0x9c>
 800a302:	0758      	lsls	r0, r3, #29
 800a304:	d512      	bpl.n	800a32c <__swsetup_r+0x5c>
 800a306:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a308:	b141      	cbz	r1, 800a31c <__swsetup_r+0x4c>
 800a30a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a30e:	4299      	cmp	r1, r3
 800a310:	d002      	beq.n	800a318 <__swsetup_r+0x48>
 800a312:	4628      	mov	r0, r5
 800a314:	f7fc fb3c 	bl	8006990 <_free_r>
 800a318:	2300      	movs	r3, #0
 800a31a:	6323      	str	r3, [r4, #48]	; 0x30
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a322:	81a3      	strh	r3, [r4, #12]
 800a324:	2300      	movs	r3, #0
 800a326:	6063      	str	r3, [r4, #4]
 800a328:	6923      	ldr	r3, [r4, #16]
 800a32a:	6023      	str	r3, [r4, #0]
 800a32c:	89a3      	ldrh	r3, [r4, #12]
 800a32e:	f043 0308 	orr.w	r3, r3, #8
 800a332:	81a3      	strh	r3, [r4, #12]
 800a334:	6923      	ldr	r3, [r4, #16]
 800a336:	b94b      	cbnz	r3, 800a34c <__swsetup_r+0x7c>
 800a338:	89a3      	ldrh	r3, [r4, #12]
 800a33a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a33e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a342:	d003      	beq.n	800a34c <__swsetup_r+0x7c>
 800a344:	4621      	mov	r1, r4
 800a346:	4628      	mov	r0, r5
 800a348:	f7ff ff86 	bl	800a258 <__smakebuf_r>
 800a34c:	89a0      	ldrh	r0, [r4, #12]
 800a34e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a352:	f010 0301 	ands.w	r3, r0, #1
 800a356:	d00a      	beq.n	800a36e <__swsetup_r+0x9e>
 800a358:	2300      	movs	r3, #0
 800a35a:	60a3      	str	r3, [r4, #8]
 800a35c:	6963      	ldr	r3, [r4, #20]
 800a35e:	425b      	negs	r3, r3
 800a360:	61a3      	str	r3, [r4, #24]
 800a362:	6923      	ldr	r3, [r4, #16]
 800a364:	b943      	cbnz	r3, 800a378 <__swsetup_r+0xa8>
 800a366:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a36a:	d1c4      	bne.n	800a2f6 <__swsetup_r+0x26>
 800a36c:	bd38      	pop	{r3, r4, r5, pc}
 800a36e:	0781      	lsls	r1, r0, #30
 800a370:	bf58      	it	pl
 800a372:	6963      	ldrpl	r3, [r4, #20]
 800a374:	60a3      	str	r3, [r4, #8]
 800a376:	e7f4      	b.n	800a362 <__swsetup_r+0x92>
 800a378:	2000      	movs	r0, #0
 800a37a:	e7f7      	b.n	800a36c <__swsetup_r+0x9c>
 800a37c:	20000570 	.word	0x20000570

0800a380 <__fputwc>:
 800a380:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a384:	4680      	mov	r8, r0
 800a386:	460e      	mov	r6, r1
 800a388:	4615      	mov	r5, r2
 800a38a:	f000 f891 	bl	800a4b0 <__locale_mb_cur_max>
 800a38e:	2801      	cmp	r0, #1
 800a390:	4604      	mov	r4, r0
 800a392:	d11b      	bne.n	800a3cc <__fputwc+0x4c>
 800a394:	1e73      	subs	r3, r6, #1
 800a396:	2bfe      	cmp	r3, #254	; 0xfe
 800a398:	d818      	bhi.n	800a3cc <__fputwc+0x4c>
 800a39a:	f88d 6004 	strb.w	r6, [sp, #4]
 800a39e:	2700      	movs	r7, #0
 800a3a0:	f10d 0904 	add.w	r9, sp, #4
 800a3a4:	42a7      	cmp	r7, r4
 800a3a6:	d020      	beq.n	800a3ea <__fputwc+0x6a>
 800a3a8:	68ab      	ldr	r3, [r5, #8]
 800a3aa:	f817 1009 	ldrb.w	r1, [r7, r9]
 800a3ae:	3b01      	subs	r3, #1
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	60ab      	str	r3, [r5, #8]
 800a3b4:	da04      	bge.n	800a3c0 <__fputwc+0x40>
 800a3b6:	69aa      	ldr	r2, [r5, #24]
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	db1a      	blt.n	800a3f2 <__fputwc+0x72>
 800a3bc:	290a      	cmp	r1, #10
 800a3be:	d018      	beq.n	800a3f2 <__fputwc+0x72>
 800a3c0:	682b      	ldr	r3, [r5, #0]
 800a3c2:	1c5a      	adds	r2, r3, #1
 800a3c4:	602a      	str	r2, [r5, #0]
 800a3c6:	7019      	strb	r1, [r3, #0]
 800a3c8:	3701      	adds	r7, #1
 800a3ca:	e7eb      	b.n	800a3a4 <__fputwc+0x24>
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	4640      	mov	r0, r8
 800a3d0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800a3d4:	a901      	add	r1, sp, #4
 800a3d6:	f001 fc83 	bl	800bce0 <_wcrtomb_r>
 800a3da:	1c42      	adds	r2, r0, #1
 800a3dc:	4604      	mov	r4, r0
 800a3de:	d1de      	bne.n	800a39e <__fputwc+0x1e>
 800a3e0:	4606      	mov	r6, r0
 800a3e2:	89ab      	ldrh	r3, [r5, #12]
 800a3e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3e8:	81ab      	strh	r3, [r5, #12]
 800a3ea:	4630      	mov	r0, r6
 800a3ec:	b003      	add	sp, #12
 800a3ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3f2:	462a      	mov	r2, r5
 800a3f4:	4640      	mov	r0, r8
 800a3f6:	f001 fd06 	bl	800be06 <__swbuf_r>
 800a3fa:	1c43      	adds	r3, r0, #1
 800a3fc:	d1e4      	bne.n	800a3c8 <__fputwc+0x48>
 800a3fe:	4606      	mov	r6, r0
 800a400:	e7f3      	b.n	800a3ea <__fputwc+0x6a>

0800a402 <_fputwc_r>:
 800a402:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a404:	b570      	push	{r4, r5, r6, lr}
 800a406:	07db      	lsls	r3, r3, #31
 800a408:	4605      	mov	r5, r0
 800a40a:	460e      	mov	r6, r1
 800a40c:	4614      	mov	r4, r2
 800a40e:	d405      	bmi.n	800a41c <_fputwc_r+0x1a>
 800a410:	8993      	ldrh	r3, [r2, #12]
 800a412:	0598      	lsls	r0, r3, #22
 800a414:	d402      	bmi.n	800a41c <_fputwc_r+0x1a>
 800a416:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800a418:	f7fc fa48 	bl	80068ac <__retarget_lock_acquire_recursive>
 800a41c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a420:	0499      	lsls	r1, r3, #18
 800a422:	d406      	bmi.n	800a432 <_fputwc_r+0x30>
 800a424:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a428:	81a3      	strh	r3, [r4, #12]
 800a42a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a42c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a430:	6663      	str	r3, [r4, #100]	; 0x64
 800a432:	4622      	mov	r2, r4
 800a434:	4628      	mov	r0, r5
 800a436:	4631      	mov	r1, r6
 800a438:	f7ff ffa2 	bl	800a380 <__fputwc>
 800a43c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a43e:	4605      	mov	r5, r0
 800a440:	07da      	lsls	r2, r3, #31
 800a442:	d405      	bmi.n	800a450 <_fputwc_r+0x4e>
 800a444:	89a3      	ldrh	r3, [r4, #12]
 800a446:	059b      	lsls	r3, r3, #22
 800a448:	d402      	bmi.n	800a450 <_fputwc_r+0x4e>
 800a44a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a44c:	f7fc fa2f 	bl	80068ae <__retarget_lock_release_recursive>
 800a450:	4628      	mov	r0, r5
 800a452:	bd70      	pop	{r4, r5, r6, pc}

0800a454 <memmove>:
 800a454:	4288      	cmp	r0, r1
 800a456:	b510      	push	{r4, lr}
 800a458:	eb01 0402 	add.w	r4, r1, r2
 800a45c:	d902      	bls.n	800a464 <memmove+0x10>
 800a45e:	4284      	cmp	r4, r0
 800a460:	4623      	mov	r3, r4
 800a462:	d807      	bhi.n	800a474 <memmove+0x20>
 800a464:	1e43      	subs	r3, r0, #1
 800a466:	42a1      	cmp	r1, r4
 800a468:	d008      	beq.n	800a47c <memmove+0x28>
 800a46a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a46e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a472:	e7f8      	b.n	800a466 <memmove+0x12>
 800a474:	4601      	mov	r1, r0
 800a476:	4402      	add	r2, r0
 800a478:	428a      	cmp	r2, r1
 800a47a:	d100      	bne.n	800a47e <memmove+0x2a>
 800a47c:	bd10      	pop	{r4, pc}
 800a47e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a486:	e7f7      	b.n	800a478 <memmove+0x24>

0800a488 <strncpy>:
 800a488:	4603      	mov	r3, r0
 800a48a:	b510      	push	{r4, lr}
 800a48c:	3901      	subs	r1, #1
 800a48e:	b132      	cbz	r2, 800a49e <strncpy+0x16>
 800a490:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a494:	3a01      	subs	r2, #1
 800a496:	f803 4b01 	strb.w	r4, [r3], #1
 800a49a:	2c00      	cmp	r4, #0
 800a49c:	d1f7      	bne.n	800a48e <strncpy+0x6>
 800a49e:	2100      	movs	r1, #0
 800a4a0:	441a      	add	r2, r3
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d100      	bne.n	800a4a8 <strncpy+0x20>
 800a4a6:	bd10      	pop	{r4, pc}
 800a4a8:	f803 1b01 	strb.w	r1, [r3], #1
 800a4ac:	e7f9      	b.n	800a4a2 <strncpy+0x1a>
	...

0800a4b0 <__locale_mb_cur_max>:
 800a4b0:	4b01      	ldr	r3, [pc, #4]	; (800a4b8 <__locale_mb_cur_max+0x8>)
 800a4b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a4b6:	4770      	bx	lr
 800a4b8:	20000578 	.word	0x20000578

0800a4bc <_localeconv_r>:
 800a4bc:	4800      	ldr	r0, [pc, #0]	; (800a4c0 <_localeconv_r+0x4>)
 800a4be:	4770      	bx	lr
 800a4c0:	20000668 	.word	0x20000668

0800a4c4 <_fstat_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	4d06      	ldr	r5, [pc, #24]	; (800a4e4 <_fstat_r+0x20>)
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	4611      	mov	r1, r2
 800a4d0:	602b      	str	r3, [r5, #0]
 800a4d2:	f7f7 ff4f 	bl	8002374 <_fstat>
 800a4d6:	1c43      	adds	r3, r0, #1
 800a4d8:	d102      	bne.n	800a4e0 <_fstat_r+0x1c>
 800a4da:	682b      	ldr	r3, [r5, #0]
 800a4dc:	b103      	cbz	r3, 800a4e0 <_fstat_r+0x1c>
 800a4de:	6023      	str	r3, [r4, #0]
 800a4e0:	bd38      	pop	{r3, r4, r5, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20000e7c 	.word	0x20000e7c

0800a4e8 <_isatty_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	4d05      	ldr	r5, [pc, #20]	; (800a504 <_isatty_r+0x1c>)
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	4608      	mov	r0, r1
 800a4f2:	602b      	str	r3, [r5, #0]
 800a4f4:	f001 fe20 	bl	800c138 <_isatty>
 800a4f8:	1c43      	adds	r3, r0, #1
 800a4fa:	d102      	bne.n	800a502 <_isatty_r+0x1a>
 800a4fc:	682b      	ldr	r3, [r5, #0]
 800a4fe:	b103      	cbz	r3, 800a502 <_isatty_r+0x1a>
 800a500:	6023      	str	r3, [r4, #0]
 800a502:	bd38      	pop	{r3, r4, r5, pc}
 800a504:	20000e7c 	.word	0x20000e7c

0800a508 <__libc_fini_array>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4d07      	ldr	r5, [pc, #28]	; (800a528 <__libc_fini_array+0x20>)
 800a50c:	4c07      	ldr	r4, [pc, #28]	; (800a52c <__libc_fini_array+0x24>)
 800a50e:	1b64      	subs	r4, r4, r5
 800a510:	10a4      	asrs	r4, r4, #2
 800a512:	b91c      	cbnz	r4, 800a51c <__libc_fini_array+0x14>
 800a514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a518:	f001 be30 	b.w	800c17c <_fini>
 800a51c:	3c01      	subs	r4, #1
 800a51e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a522:	4798      	blx	r3
 800a524:	e7f5      	b.n	800a512 <__libc_fini_array+0xa>
 800a526:	bf00      	nop
 800a528:	0800cc3c 	.word	0x0800cc3c
 800a52c:	0800cc40 	.word	0x0800cc40

0800a530 <memchr>:
 800a530:	4603      	mov	r3, r0
 800a532:	b510      	push	{r4, lr}
 800a534:	b2c9      	uxtb	r1, r1
 800a536:	4402      	add	r2, r0
 800a538:	4293      	cmp	r3, r2
 800a53a:	4618      	mov	r0, r3
 800a53c:	d101      	bne.n	800a542 <memchr+0x12>
 800a53e:	2000      	movs	r0, #0
 800a540:	e003      	b.n	800a54a <memchr+0x1a>
 800a542:	7804      	ldrb	r4, [r0, #0]
 800a544:	3301      	adds	r3, #1
 800a546:	428c      	cmp	r4, r1
 800a548:	d1f6      	bne.n	800a538 <memchr+0x8>
 800a54a:	bd10      	pop	{r4, pc}

0800a54c <memcpy>:
 800a54c:	440a      	add	r2, r1
 800a54e:	4291      	cmp	r1, r2
 800a550:	f100 33ff 	add.w	r3, r0, #4294967295
 800a554:	d100      	bne.n	800a558 <memcpy+0xc>
 800a556:	4770      	bx	lr
 800a558:	b510      	push	{r4, lr}
 800a55a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a55e:	4291      	cmp	r1, r2
 800a560:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a564:	d1f9      	bne.n	800a55a <memcpy+0xe>
 800a566:	bd10      	pop	{r4, pc}

0800a568 <frexp>:
 800a568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56a:	4617      	mov	r7, r2
 800a56c:	2200      	movs	r2, #0
 800a56e:	603a      	str	r2, [r7, #0]
 800a570:	4a14      	ldr	r2, [pc, #80]	; (800a5c4 <frexp+0x5c>)
 800a572:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a576:	4296      	cmp	r6, r2
 800a578:	4604      	mov	r4, r0
 800a57a:	460d      	mov	r5, r1
 800a57c:	460b      	mov	r3, r1
 800a57e:	dc1e      	bgt.n	800a5be <frexp+0x56>
 800a580:	4602      	mov	r2, r0
 800a582:	4332      	orrs	r2, r6
 800a584:	d01b      	beq.n	800a5be <frexp+0x56>
 800a586:	4a10      	ldr	r2, [pc, #64]	; (800a5c8 <frexp+0x60>)
 800a588:	400a      	ands	r2, r1
 800a58a:	b952      	cbnz	r2, 800a5a2 <frexp+0x3a>
 800a58c:	2200      	movs	r2, #0
 800a58e:	4b0f      	ldr	r3, [pc, #60]	; (800a5cc <frexp+0x64>)
 800a590:	f7f5 ffa2 	bl	80004d8 <__aeabi_dmul>
 800a594:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a598:	4604      	mov	r4, r0
 800a59a:	460b      	mov	r3, r1
 800a59c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a5a0:	603a      	str	r2, [r7, #0]
 800a5a2:	683a      	ldr	r2, [r7, #0]
 800a5a4:	1536      	asrs	r6, r6, #20
 800a5a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a5aa:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a5ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a5b2:	4432      	add	r2, r6
 800a5b4:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a5b8:	603a      	str	r2, [r7, #0]
 800a5ba:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a5be:	4620      	mov	r0, r4
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c4:	7fefffff 	.word	0x7fefffff
 800a5c8:	7ff00000 	.word	0x7ff00000
 800a5cc:	43500000 	.word	0x43500000

0800a5d0 <__register_exitproc>:
 800a5d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5d4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800a644 <__register_exitproc+0x74>
 800a5d8:	4606      	mov	r6, r0
 800a5da:	f8da 0000 	ldr.w	r0, [sl]
 800a5de:	4698      	mov	r8, r3
 800a5e0:	460f      	mov	r7, r1
 800a5e2:	4691      	mov	r9, r2
 800a5e4:	f7fc f962 	bl	80068ac <__retarget_lock_acquire_recursive>
 800a5e8:	4b17      	ldr	r3, [pc, #92]	; (800a648 <__register_exitproc+0x78>)
 800a5ea:	681c      	ldr	r4, [r3, #0]
 800a5ec:	b90c      	cbnz	r4, 800a5f2 <__register_exitproc+0x22>
 800a5ee:	4c17      	ldr	r4, [pc, #92]	; (800a64c <__register_exitproc+0x7c>)
 800a5f0:	601c      	str	r4, [r3, #0]
 800a5f2:	6865      	ldr	r5, [r4, #4]
 800a5f4:	f8da 0000 	ldr.w	r0, [sl]
 800a5f8:	2d1f      	cmp	r5, #31
 800a5fa:	dd05      	ble.n	800a608 <__register_exitproc+0x38>
 800a5fc:	f7fc f957 	bl	80068ae <__retarget_lock_release_recursive>
 800a600:	f04f 30ff 	mov.w	r0, #4294967295
 800a604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a608:	b19e      	cbz	r6, 800a632 <__register_exitproc+0x62>
 800a60a:	2201      	movs	r2, #1
 800a60c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800a610:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800a614:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800a618:	40aa      	lsls	r2, r5
 800a61a:	4313      	orrs	r3, r2
 800a61c:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800a620:	2e02      	cmp	r6, #2
 800a622:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800a626:	bf02      	ittt	eq
 800a628:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800a62c:	4313      	orreq	r3, r2
 800a62e:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800a632:	1c6b      	adds	r3, r5, #1
 800a634:	3502      	adds	r5, #2
 800a636:	6063      	str	r3, [r4, #4]
 800a638:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800a63c:	f7fc f937 	bl	80068ae <__retarget_lock_release_recursive>
 800a640:	2000      	movs	r0, #0
 800a642:	e7df      	b.n	800a604 <__register_exitproc+0x34>
 800a644:	20000574 	.word	0x20000574
 800a648:	20000e84 	.word	0x20000e84
 800a64c:	20000e88 	.word	0x20000e88

0800a650 <quorem>:
 800a650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	6903      	ldr	r3, [r0, #16]
 800a656:	690c      	ldr	r4, [r1, #16]
 800a658:	4607      	mov	r7, r0
 800a65a:	42a3      	cmp	r3, r4
 800a65c:	db7f      	blt.n	800a75e <quorem+0x10e>
 800a65e:	3c01      	subs	r4, #1
 800a660:	f100 0514 	add.w	r5, r0, #20
 800a664:	f101 0814 	add.w	r8, r1, #20
 800a668:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a66c:	9301      	str	r3, [sp, #4]
 800a66e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a672:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a676:	3301      	adds	r3, #1
 800a678:	429a      	cmp	r2, r3
 800a67a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a67e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a682:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a686:	d331      	bcc.n	800a6ec <quorem+0x9c>
 800a688:	f04f 0e00 	mov.w	lr, #0
 800a68c:	4640      	mov	r0, r8
 800a68e:	46ac      	mov	ip, r5
 800a690:	46f2      	mov	sl, lr
 800a692:	f850 2b04 	ldr.w	r2, [r0], #4
 800a696:	b293      	uxth	r3, r2
 800a698:	fb06 e303 	mla	r3, r6, r3, lr
 800a69c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6a0:	0c1a      	lsrs	r2, r3, #16
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	fb06 220e 	mla	r2, r6, lr, r2
 800a6a8:	ebaa 0303 	sub.w	r3, sl, r3
 800a6ac:	f8dc a000 	ldr.w	sl, [ip]
 800a6b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6b4:	fa1f fa8a 	uxth.w	sl, sl
 800a6b8:	4453      	add	r3, sl
 800a6ba:	f8dc a000 	ldr.w	sl, [ip]
 800a6be:	b292      	uxth	r2, r2
 800a6c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a6c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6ce:	4581      	cmp	r9, r0
 800a6d0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a6d4:	f84c 3b04 	str.w	r3, [ip], #4
 800a6d8:	d2db      	bcs.n	800a692 <quorem+0x42>
 800a6da:	f855 300b 	ldr.w	r3, [r5, fp]
 800a6de:	b92b      	cbnz	r3, 800a6ec <quorem+0x9c>
 800a6e0:	9b01      	ldr	r3, [sp, #4]
 800a6e2:	3b04      	subs	r3, #4
 800a6e4:	429d      	cmp	r5, r3
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	d32d      	bcc.n	800a746 <quorem+0xf6>
 800a6ea:	613c      	str	r4, [r7, #16]
 800a6ec:	4638      	mov	r0, r7
 800a6ee:	f001 f841 	bl	800b774 <__mcmp>
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	db23      	blt.n	800a73e <quorem+0xee>
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	2000      	movs	r0, #0
 800a6fa:	3601      	adds	r6, #1
 800a6fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a700:	f8d1 c000 	ldr.w	ip, [r1]
 800a704:	b293      	uxth	r3, r2
 800a706:	1ac3      	subs	r3, r0, r3
 800a708:	0c12      	lsrs	r2, r2, #16
 800a70a:	fa1f f08c 	uxth.w	r0, ip
 800a70e:	4403      	add	r3, r0
 800a710:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a714:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a718:	b29b      	uxth	r3, r3
 800a71a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a71e:	45c1      	cmp	r9, r8
 800a720:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a724:	f841 3b04 	str.w	r3, [r1], #4
 800a728:	d2e8      	bcs.n	800a6fc <quorem+0xac>
 800a72a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a72e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a732:	b922      	cbnz	r2, 800a73e <quorem+0xee>
 800a734:	3b04      	subs	r3, #4
 800a736:	429d      	cmp	r5, r3
 800a738:	461a      	mov	r2, r3
 800a73a:	d30a      	bcc.n	800a752 <quorem+0x102>
 800a73c:	613c      	str	r4, [r7, #16]
 800a73e:	4630      	mov	r0, r6
 800a740:	b003      	add	sp, #12
 800a742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a746:	6812      	ldr	r2, [r2, #0]
 800a748:	3b04      	subs	r3, #4
 800a74a:	2a00      	cmp	r2, #0
 800a74c:	d1cd      	bne.n	800a6ea <quorem+0x9a>
 800a74e:	3c01      	subs	r4, #1
 800a750:	e7c8      	b.n	800a6e4 <quorem+0x94>
 800a752:	6812      	ldr	r2, [r2, #0]
 800a754:	3b04      	subs	r3, #4
 800a756:	2a00      	cmp	r2, #0
 800a758:	d1f0      	bne.n	800a73c <quorem+0xec>
 800a75a:	3c01      	subs	r4, #1
 800a75c:	e7eb      	b.n	800a736 <quorem+0xe6>
 800a75e:	2000      	movs	r0, #0
 800a760:	e7ee      	b.n	800a740 <quorem+0xf0>
 800a762:	0000      	movs	r0, r0
 800a764:	0000      	movs	r0, r0
	...

0800a768 <_dtoa_r>:
 800a768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a76c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800a76e:	b097      	sub	sp, #92	; 0x5c
 800a770:	4681      	mov	r9, r0
 800a772:	4614      	mov	r4, r2
 800a774:	461d      	mov	r5, r3
 800a776:	4692      	mov	sl, r2
 800a778:	469b      	mov	fp, r3
 800a77a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a77c:	b149      	cbz	r1, 800a792 <_dtoa_r+0x2a>
 800a77e:	2301      	movs	r3, #1
 800a780:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a782:	4093      	lsls	r3, r2
 800a784:	608b      	str	r3, [r1, #8]
 800a786:	604a      	str	r2, [r1, #4]
 800a788:	f000 fded 	bl	800b366 <_Bfree>
 800a78c:	2300      	movs	r3, #0
 800a78e:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 800a792:	1e2b      	subs	r3, r5, #0
 800a794:	bfad      	iteet	ge
 800a796:	2300      	movge	r3, #0
 800a798:	2201      	movlt	r2, #1
 800a79a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a79e:	6033      	strge	r3, [r6, #0]
 800a7a0:	4ba3      	ldr	r3, [pc, #652]	; (800aa30 <_dtoa_r+0x2c8>)
 800a7a2:	bfb8      	it	lt
 800a7a4:	6032      	strlt	r2, [r6, #0]
 800a7a6:	ea33 030b 	bics.w	r3, r3, fp
 800a7aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800a7ae:	d119      	bne.n	800a7e4 <_dtoa_r+0x7c>
 800a7b0:	f242 730f 	movw	r3, #9999	; 0x270f
 800a7b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a7b6:	6013      	str	r3, [r2, #0]
 800a7b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7bc:	4323      	orrs	r3, r4
 800a7be:	f000 8586 	beq.w	800b2ce <_dtoa_r+0xb66>
 800a7c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a7c4:	b90b      	cbnz	r3, 800a7ca <_dtoa_r+0x62>
 800a7c6:	4b9b      	ldr	r3, [pc, #620]	; (800aa34 <_dtoa_r+0x2cc>)
 800a7c8:	e021      	b.n	800a80e <_dtoa_r+0xa6>
 800a7ca:	4b9a      	ldr	r3, [pc, #616]	; (800aa34 <_dtoa_r+0x2cc>)
 800a7cc:	9304      	str	r3, [sp, #16]
 800a7ce:	3303      	adds	r3, #3
 800a7d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	9804      	ldr	r0, [sp, #16]
 800a7d6:	b017      	add	sp, #92	; 0x5c
 800a7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7dc:	4b96      	ldr	r3, [pc, #600]	; (800aa38 <_dtoa_r+0x2d0>)
 800a7de:	9304      	str	r3, [sp, #16]
 800a7e0:	3308      	adds	r3, #8
 800a7e2:	e7f5      	b.n	800a7d0 <_dtoa_r+0x68>
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	4650      	mov	r0, sl
 800a7ea:	4659      	mov	r1, fp
 800a7ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800a7f0:	f7f6 f8da 	bl	80009a8 <__aeabi_dcmpeq>
 800a7f4:	4607      	mov	r7, r0
 800a7f6:	b160      	cbz	r0, 800a812 <_dtoa_r+0xaa>
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a7fc:	6013      	str	r3, [r2, #0]
 800a7fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a800:	2b00      	cmp	r3, #0
 800a802:	f000 8561 	beq.w	800b2c8 <_dtoa_r+0xb60>
 800a806:	4b8d      	ldr	r3, [pc, #564]	; (800aa3c <_dtoa_r+0x2d4>)
 800a808:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a80a:	6013      	str	r3, [r2, #0]
 800a80c:	3b01      	subs	r3, #1
 800a80e:	9304      	str	r3, [sp, #16]
 800a810:	e7e0      	b.n	800a7d4 <_dtoa_r+0x6c>
 800a812:	ab14      	add	r3, sp, #80	; 0x50
 800a814:	9301      	str	r3, [sp, #4]
 800a816:	ab15      	add	r3, sp, #84	; 0x54
 800a818:	9300      	str	r3, [sp, #0]
 800a81a:	4648      	mov	r0, r9
 800a81c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a820:	f001 f850 	bl	800b8c4 <__d2b>
 800a824:	9b03      	ldr	r3, [sp, #12]
 800a826:	4680      	mov	r8, r0
 800a828:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800a82c:	2e00      	cmp	r6, #0
 800a82e:	f000 8082 	beq.w	800a936 <_dtoa_r+0x1ce>
 800a832:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a838:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800a83c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a840:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a844:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a848:	9713      	str	r7, [sp, #76]	; 0x4c
 800a84a:	4619      	mov	r1, r3
 800a84c:	2200      	movs	r2, #0
 800a84e:	4b7c      	ldr	r3, [pc, #496]	; (800aa40 <_dtoa_r+0x2d8>)
 800a850:	f7f5 fc8a 	bl	8000168 <__aeabi_dsub>
 800a854:	a370      	add	r3, pc, #448	; (adr r3, 800aa18 <_dtoa_r+0x2b0>)
 800a856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85a:	f7f5 fe3d 	bl	80004d8 <__aeabi_dmul>
 800a85e:	a370      	add	r3, pc, #448	; (adr r3, 800aa20 <_dtoa_r+0x2b8>)
 800a860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a864:	f7f5 fc82 	bl	800016c <__adddf3>
 800a868:	4604      	mov	r4, r0
 800a86a:	4630      	mov	r0, r6
 800a86c:	460d      	mov	r5, r1
 800a86e:	f7f5 fdc9 	bl	8000404 <__aeabi_i2d>
 800a872:	a36d      	add	r3, pc, #436	; (adr r3, 800aa28 <_dtoa_r+0x2c0>)
 800a874:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a878:	f7f5 fe2e 	bl	80004d8 <__aeabi_dmul>
 800a87c:	4602      	mov	r2, r0
 800a87e:	460b      	mov	r3, r1
 800a880:	4620      	mov	r0, r4
 800a882:	4629      	mov	r1, r5
 800a884:	f7f5 fc72 	bl	800016c <__adddf3>
 800a888:	4604      	mov	r4, r0
 800a88a:	460d      	mov	r5, r1
 800a88c:	f7f6 f8d4 	bl	8000a38 <__aeabi_d2iz>
 800a890:	2200      	movs	r2, #0
 800a892:	9003      	str	r0, [sp, #12]
 800a894:	2300      	movs	r3, #0
 800a896:	4620      	mov	r0, r4
 800a898:	4629      	mov	r1, r5
 800a89a:	f7f6 f88f 	bl	80009bc <__aeabi_dcmplt>
 800a89e:	b150      	cbz	r0, 800a8b6 <_dtoa_r+0x14e>
 800a8a0:	9803      	ldr	r0, [sp, #12]
 800a8a2:	f7f5 fdaf 	bl	8000404 <__aeabi_i2d>
 800a8a6:	4622      	mov	r2, r4
 800a8a8:	462b      	mov	r3, r5
 800a8aa:	f7f6 f87d 	bl	80009a8 <__aeabi_dcmpeq>
 800a8ae:	b910      	cbnz	r0, 800a8b6 <_dtoa_r+0x14e>
 800a8b0:	9b03      	ldr	r3, [sp, #12]
 800a8b2:	3b01      	subs	r3, #1
 800a8b4:	9303      	str	r3, [sp, #12]
 800a8b6:	9b03      	ldr	r3, [sp, #12]
 800a8b8:	2b16      	cmp	r3, #22
 800a8ba:	d85a      	bhi.n	800a972 <_dtoa_r+0x20a>
 800a8bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8c0:	9a03      	ldr	r2, [sp, #12]
 800a8c2:	4b60      	ldr	r3, [pc, #384]	; (800aa44 <_dtoa_r+0x2dc>)
 800a8c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8cc:	f7f6 f876 	bl	80009bc <__aeabi_dcmplt>
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	d050      	beq.n	800a976 <_dtoa_r+0x20e>
 800a8d4:	9b03      	ldr	r3, [sp, #12]
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	9303      	str	r3, [sp, #12]
 800a8da:	2300      	movs	r3, #0
 800a8dc:	9311      	str	r3, [sp, #68]	; 0x44
 800a8de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a8e0:	1b9b      	subs	r3, r3, r6
 800a8e2:	1e5a      	subs	r2, r3, #1
 800a8e4:	bf49      	itett	mi
 800a8e6:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8ea:	2300      	movpl	r3, #0
 800a8ec:	9306      	strmi	r3, [sp, #24]
 800a8ee:	2300      	movmi	r3, #0
 800a8f0:	bf58      	it	pl
 800a8f2:	9306      	strpl	r3, [sp, #24]
 800a8f4:	9209      	str	r2, [sp, #36]	; 0x24
 800a8f6:	bf48      	it	mi
 800a8f8:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a8fa:	9b03      	ldr	r3, [sp, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	db3c      	blt.n	800a97a <_dtoa_r+0x212>
 800a900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a902:	9a03      	ldr	r2, [sp, #12]
 800a904:	4413      	add	r3, r2
 800a906:	9309      	str	r3, [sp, #36]	; 0x24
 800a908:	2300      	movs	r3, #0
 800a90a:	9210      	str	r2, [sp, #64]	; 0x40
 800a90c:	930a      	str	r3, [sp, #40]	; 0x28
 800a90e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a910:	2b09      	cmp	r3, #9
 800a912:	d86a      	bhi.n	800a9ea <_dtoa_r+0x282>
 800a914:	2b05      	cmp	r3, #5
 800a916:	bfc4      	itt	gt
 800a918:	3b04      	subgt	r3, #4
 800a91a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800a91c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a91e:	bfc8      	it	gt
 800a920:	2400      	movgt	r4, #0
 800a922:	f1a3 0302 	sub.w	r3, r3, #2
 800a926:	bfd8      	it	le
 800a928:	2401      	movle	r4, #1
 800a92a:	2b03      	cmp	r3, #3
 800a92c:	d868      	bhi.n	800aa00 <_dtoa_r+0x298>
 800a92e:	e8df f003 	tbb	[pc, r3]
 800a932:	3a2d      	.short	0x3a2d
 800a934:	5a38      	.short	0x5a38
 800a936:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800a93a:	441e      	add	r6, r3
 800a93c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800a940:	2b20      	cmp	r3, #32
 800a942:	bfc1      	itttt	gt
 800a944:	9a03      	ldrgt	r2, [sp, #12]
 800a946:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a94a:	409a      	lslgt	r2, r3
 800a94c:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
 800a950:	bfcb      	itete	gt
 800a952:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a956:	f1c3 0320 	rsble	r3, r3, #32
 800a95a:	ea42 0003 	orrgt.w	r0, r2, r3
 800a95e:	fa04 f003 	lslle.w	r0, r4, r3
 800a962:	f7f5 fd3f 	bl	80003e4 <__aeabi_ui2d>
 800a966:	2201      	movs	r2, #1
 800a968:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a96c:	3e01      	subs	r6, #1
 800a96e:	9213      	str	r2, [sp, #76]	; 0x4c
 800a970:	e76b      	b.n	800a84a <_dtoa_r+0xe2>
 800a972:	2301      	movs	r3, #1
 800a974:	e7b2      	b.n	800a8dc <_dtoa_r+0x174>
 800a976:	9011      	str	r0, [sp, #68]	; 0x44
 800a978:	e7b1      	b.n	800a8de <_dtoa_r+0x176>
 800a97a:	9b06      	ldr	r3, [sp, #24]
 800a97c:	9a03      	ldr	r2, [sp, #12]
 800a97e:	1a9b      	subs	r3, r3, r2
 800a980:	9306      	str	r3, [sp, #24]
 800a982:	4253      	negs	r3, r2
 800a984:	930a      	str	r3, [sp, #40]	; 0x28
 800a986:	2300      	movs	r3, #0
 800a988:	9310      	str	r3, [sp, #64]	; 0x40
 800a98a:	e7c0      	b.n	800a90e <_dtoa_r+0x1a6>
 800a98c:	2300      	movs	r3, #0
 800a98e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a990:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a992:	2b00      	cmp	r3, #0
 800a994:	dc37      	bgt.n	800aa06 <_dtoa_r+0x29e>
 800a996:	2301      	movs	r3, #1
 800a998:	461a      	mov	r2, r3
 800a99a:	9308      	str	r3, [sp, #32]
 800a99c:	9305      	str	r3, [sp, #20]
 800a99e:	9221      	str	r2, [sp, #132]	; 0x84
 800a9a0:	e00c      	b.n	800a9bc <_dtoa_r+0x254>
 800a9a2:	2301      	movs	r3, #1
 800a9a4:	e7f3      	b.n	800a98e <_dtoa_r+0x226>
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9ac:	9b03      	ldr	r3, [sp, #12]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	9308      	str	r3, [sp, #32]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	9305      	str	r3, [sp, #20]
 800a9b8:	bfb8      	it	lt
 800a9ba:	2301      	movlt	r3, #1
 800a9bc:	2100      	movs	r1, #0
 800a9be:	2204      	movs	r2, #4
 800a9c0:	f102 0014 	add.w	r0, r2, #20
 800a9c4:	4298      	cmp	r0, r3
 800a9c6:	d922      	bls.n	800aa0e <_dtoa_r+0x2a6>
 800a9c8:	4648      	mov	r0, r9
 800a9ca:	f8c9 103c 	str.w	r1, [r9, #60]	; 0x3c
 800a9ce:	f000 fca5 	bl	800b31c <_Balloc>
 800a9d2:	9004      	str	r0, [sp, #16]
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	d13b      	bne.n	800aa50 <_dtoa_r+0x2e8>
 800a9d8:	4602      	mov	r2, r0
 800a9da:	f240 11af 	movw	r1, #431	; 0x1af
 800a9de:	4b1a      	ldr	r3, [pc, #104]	; (800aa48 <_dtoa_r+0x2e0>)
 800a9e0:	481a      	ldr	r0, [pc, #104]	; (800aa4c <_dtoa_r+0x2e4>)
 800a9e2:	f001 fa59 	bl	800be98 <__assert_func>
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e7de      	b.n	800a9a8 <_dtoa_r+0x240>
 800a9ea:	2401      	movs	r4, #1
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	940b      	str	r4, [sp, #44]	; 0x2c
 800a9f0:	9320      	str	r3, [sp, #128]	; 0x80
 800a9f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	9308      	str	r3, [sp, #32]
 800a9fa:	9305      	str	r3, [sp, #20]
 800a9fc:	2312      	movs	r3, #18
 800a9fe:	e7ce      	b.n	800a99e <_dtoa_r+0x236>
 800aa00:	2301      	movs	r3, #1
 800aa02:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa04:	e7f5      	b.n	800a9f2 <_dtoa_r+0x28a>
 800aa06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa08:	9308      	str	r3, [sp, #32]
 800aa0a:	9305      	str	r3, [sp, #20]
 800aa0c:	e7d6      	b.n	800a9bc <_dtoa_r+0x254>
 800aa0e:	3101      	adds	r1, #1
 800aa10:	0052      	lsls	r2, r2, #1
 800aa12:	e7d5      	b.n	800a9c0 <_dtoa_r+0x258>
 800aa14:	f3af 8000 	nop.w
 800aa18:	636f4361 	.word	0x636f4361
 800aa1c:	3fd287a7 	.word	0x3fd287a7
 800aa20:	8b60c8b3 	.word	0x8b60c8b3
 800aa24:	3fc68a28 	.word	0x3fc68a28
 800aa28:	509f79fb 	.word	0x509f79fb
 800aa2c:	3fd34413 	.word	0x3fd34413
 800aa30:	7ff00000 	.word	0x7ff00000
 800aa34:	0800c927 	.word	0x0800c927
 800aa38:	0800c91e 	.word	0x0800c91e
 800aa3c:	0800c8b3 	.word	0x0800c8b3
 800aa40:	3ff80000 	.word	0x3ff80000
 800aa44:	0800ca18 	.word	0x0800ca18
 800aa48:	0800c92b 	.word	0x0800c92b
 800aa4c:	0800c93c 	.word	0x0800c93c
 800aa50:	9b04      	ldr	r3, [sp, #16]
 800aa52:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
 800aa56:	9b05      	ldr	r3, [sp, #20]
 800aa58:	2b0e      	cmp	r3, #14
 800aa5a:	f200 80a2 	bhi.w	800aba2 <_dtoa_r+0x43a>
 800aa5e:	2c00      	cmp	r4, #0
 800aa60:	f000 809f 	beq.w	800aba2 <_dtoa_r+0x43a>
 800aa64:	9b03      	ldr	r3, [sp, #12]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	dd35      	ble.n	800aad6 <_dtoa_r+0x36e>
 800aa6a:	f003 020f 	and.w	r2, r3, #15
 800aa6e:	4b96      	ldr	r3, [pc, #600]	; (800acc8 <_dtoa_r+0x560>)
 800aa70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa74:	e9d3 4500 	ldrd	r4, r5, [r3]
 800aa78:	9b03      	ldr	r3, [sp, #12]
 800aa7a:	05d8      	lsls	r0, r3, #23
 800aa7c:	ea4f 1623 	mov.w	r6, r3, asr #4
 800aa80:	d517      	bpl.n	800aab2 <_dtoa_r+0x34a>
 800aa82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa86:	4b91      	ldr	r3, [pc, #580]	; (800accc <_dtoa_r+0x564>)
 800aa88:	2703      	movs	r7, #3
 800aa8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa8e:	f7f5 fe4d 	bl	800072c <__aeabi_ddiv>
 800aa92:	4682      	mov	sl, r0
 800aa94:	468b      	mov	fp, r1
 800aa96:	f006 060f 	and.w	r6, r6, #15
 800aa9a:	4b8c      	ldr	r3, [pc, #560]	; (800accc <_dtoa_r+0x564>)
 800aa9c:	930e      	str	r3, [sp, #56]	; 0x38
 800aa9e:	b956      	cbnz	r6, 800aab6 <_dtoa_r+0x34e>
 800aaa0:	4622      	mov	r2, r4
 800aaa2:	462b      	mov	r3, r5
 800aaa4:	4650      	mov	r0, sl
 800aaa6:	4659      	mov	r1, fp
 800aaa8:	f7f5 fe40 	bl	800072c <__aeabi_ddiv>
 800aaac:	4682      	mov	sl, r0
 800aaae:	468b      	mov	fp, r1
 800aab0:	e02a      	b.n	800ab08 <_dtoa_r+0x3a0>
 800aab2:	2702      	movs	r7, #2
 800aab4:	e7f1      	b.n	800aa9a <_dtoa_r+0x332>
 800aab6:	07f1      	lsls	r1, r6, #31
 800aab8:	d509      	bpl.n	800aace <_dtoa_r+0x366>
 800aaba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aabc:	4620      	mov	r0, r4
 800aabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac2:	4629      	mov	r1, r5
 800aac4:	f7f5 fd08 	bl	80004d8 <__aeabi_dmul>
 800aac8:	4604      	mov	r4, r0
 800aaca:	460d      	mov	r5, r1
 800aacc:	3701      	adds	r7, #1
 800aace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aad0:	1076      	asrs	r6, r6, #1
 800aad2:	3308      	adds	r3, #8
 800aad4:	e7e2      	b.n	800aa9c <_dtoa_r+0x334>
 800aad6:	f000 809f 	beq.w	800ac18 <_dtoa_r+0x4b0>
 800aada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	2702      	movs	r7, #2
 800aae2:	425c      	negs	r4, r3
 800aae4:	4b78      	ldr	r3, [pc, #480]	; (800acc8 <_dtoa_r+0x560>)
 800aae6:	f004 020f 	and.w	r2, r4, #15
 800aaea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf2:	f7f5 fcf1 	bl	80004d8 <__aeabi_dmul>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	4682      	mov	sl, r0
 800aafa:	468b      	mov	fp, r1
 800aafc:	4d73      	ldr	r5, [pc, #460]	; (800accc <_dtoa_r+0x564>)
 800aafe:	1124      	asrs	r4, r4, #4
 800ab00:	2c00      	cmp	r4, #0
 800ab02:	d17e      	bne.n	800ac02 <_dtoa_r+0x49a>
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1d1      	bne.n	800aaac <_dtoa_r+0x344>
 800ab08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab0a:	e9cd ab0e 	strd	sl, fp, [sp, #56]	; 0x38
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f000 8084 	beq.w	800ac1c <_dtoa_r+0x4b4>
 800ab14:	2200      	movs	r2, #0
 800ab16:	4650      	mov	r0, sl
 800ab18:	4659      	mov	r1, fp
 800ab1a:	4b6d      	ldr	r3, [pc, #436]	; (800acd0 <_dtoa_r+0x568>)
 800ab1c:	f7f5 ff4e 	bl	80009bc <__aeabi_dcmplt>
 800ab20:	2800      	cmp	r0, #0
 800ab22:	d07b      	beq.n	800ac1c <_dtoa_r+0x4b4>
 800ab24:	9b05      	ldr	r3, [sp, #20]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d078      	beq.n	800ac1c <_dtoa_r+0x4b4>
 800ab2a:	9b08      	ldr	r3, [sp, #32]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	dd36      	ble.n	800ab9e <_dtoa_r+0x436>
 800ab30:	9b03      	ldr	r3, [sp, #12]
 800ab32:	4650      	mov	r0, sl
 800ab34:	4659      	mov	r1, fp
 800ab36:	2200      	movs	r2, #0
 800ab38:	1e5d      	subs	r5, r3, #1
 800ab3a:	4b66      	ldr	r3, [pc, #408]	; (800acd4 <_dtoa_r+0x56c>)
 800ab3c:	f7f5 fccc 	bl	80004d8 <__aeabi_dmul>
 800ab40:	4682      	mov	sl, r0
 800ab42:	468b      	mov	fp, r1
 800ab44:	9c08      	ldr	r4, [sp, #32]
 800ab46:	3701      	adds	r7, #1
 800ab48:	4638      	mov	r0, r7
 800ab4a:	f7f5 fc5b 	bl	8000404 <__aeabi_i2d>
 800ab4e:	4652      	mov	r2, sl
 800ab50:	465b      	mov	r3, fp
 800ab52:	f7f5 fcc1 	bl	80004d8 <__aeabi_dmul>
 800ab56:	2200      	movs	r2, #0
 800ab58:	4b5f      	ldr	r3, [pc, #380]	; (800acd8 <_dtoa_r+0x570>)
 800ab5a:	f7f5 fb07 	bl	800016c <__adddf3>
 800ab5e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ab62:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ab66:	960f      	str	r6, [sp, #60]	; 0x3c
 800ab68:	2c00      	cmp	r4, #0
 800ab6a:	d15a      	bne.n	800ac22 <_dtoa_r+0x4ba>
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	4650      	mov	r0, sl
 800ab70:	4659      	mov	r1, fp
 800ab72:	4b5a      	ldr	r3, [pc, #360]	; (800acdc <_dtoa_r+0x574>)
 800ab74:	f7f5 faf8 	bl	8000168 <__aeabi_dsub>
 800ab78:	4633      	mov	r3, r6
 800ab7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab7c:	4682      	mov	sl, r0
 800ab7e:	468b      	mov	fp, r1
 800ab80:	f7f5 ff3a 	bl	80009f8 <__aeabi_dcmpgt>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	f040 8295 	bne.w	800b0b4 <_dtoa_r+0x94c>
 800ab8a:	4650      	mov	r0, sl
 800ab8c:	4659      	mov	r1, fp
 800ab8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ab94:	f7f5 ff12 	bl	80009bc <__aeabi_dcmplt>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	f040 8289 	bne.w	800b0b0 <_dtoa_r+0x948>
 800ab9e:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800aba2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f2c0 814e 	blt.w	800ae46 <_dtoa_r+0x6de>
 800abaa:	9a03      	ldr	r2, [sp, #12]
 800abac:	2a0e      	cmp	r2, #14
 800abae:	f300 814a 	bgt.w	800ae46 <_dtoa_r+0x6de>
 800abb2:	4b45      	ldr	r3, [pc, #276]	; (800acc8 <_dtoa_r+0x560>)
 800abb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800abbc:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800abc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	f280 80d7 	bge.w	800ad76 <_dtoa_r+0x60e>
 800abc8:	9b05      	ldr	r3, [sp, #20]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	f300 80d3 	bgt.w	800ad76 <_dtoa_r+0x60e>
 800abd0:	f040 826d 	bne.w	800b0ae <_dtoa_r+0x946>
 800abd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abd8:	2200      	movs	r2, #0
 800abda:	4b40      	ldr	r3, [pc, #256]	; (800acdc <_dtoa_r+0x574>)
 800abdc:	f7f5 fc7c 	bl	80004d8 <__aeabi_dmul>
 800abe0:	4652      	mov	r2, sl
 800abe2:	465b      	mov	r3, fp
 800abe4:	f7f5 fefe 	bl	80009e4 <__aeabi_dcmpge>
 800abe8:	9c05      	ldr	r4, [sp, #20]
 800abea:	4625      	mov	r5, r4
 800abec:	2800      	cmp	r0, #0
 800abee:	f040 8246 	bne.w	800b07e <_dtoa_r+0x916>
 800abf2:	2331      	movs	r3, #49	; 0x31
 800abf4:	9e04      	ldr	r6, [sp, #16]
 800abf6:	f806 3b01 	strb.w	r3, [r6], #1
 800abfa:	9b03      	ldr	r3, [sp, #12]
 800abfc:	3301      	adds	r3, #1
 800abfe:	9303      	str	r3, [sp, #12]
 800ac00:	e241      	b.n	800b086 <_dtoa_r+0x91e>
 800ac02:	07e2      	lsls	r2, r4, #31
 800ac04:	d505      	bpl.n	800ac12 <_dtoa_r+0x4aa>
 800ac06:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac0a:	f7f5 fc65 	bl	80004d8 <__aeabi_dmul>
 800ac0e:	2301      	movs	r3, #1
 800ac10:	3701      	adds	r7, #1
 800ac12:	1064      	asrs	r4, r4, #1
 800ac14:	3508      	adds	r5, #8
 800ac16:	e773      	b.n	800ab00 <_dtoa_r+0x398>
 800ac18:	2702      	movs	r7, #2
 800ac1a:	e775      	b.n	800ab08 <_dtoa_r+0x3a0>
 800ac1c:	9d03      	ldr	r5, [sp, #12]
 800ac1e:	9c05      	ldr	r4, [sp, #20]
 800ac20:	e792      	b.n	800ab48 <_dtoa_r+0x3e0>
 800ac22:	9904      	ldr	r1, [sp, #16]
 800ac24:	4b28      	ldr	r3, [pc, #160]	; (800acc8 <_dtoa_r+0x560>)
 800ac26:	4421      	add	r1, r4
 800ac28:	9112      	str	r1, [sp, #72]	; 0x48
 800ac2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ac2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac30:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
 800ac34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac38:	2900      	cmp	r1, #0
 800ac3a:	d053      	beq.n	800ace4 <_dtoa_r+0x57c>
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	4928      	ldr	r1, [pc, #160]	; (800ace0 <_dtoa_r+0x578>)
 800ac40:	f7f5 fd74 	bl	800072c <__aeabi_ddiv>
 800ac44:	4632      	mov	r2, r6
 800ac46:	463b      	mov	r3, r7
 800ac48:	f7f5 fa8e 	bl	8000168 <__aeabi_dsub>
 800ac4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ac50:	9e04      	ldr	r6, [sp, #16]
 800ac52:	4659      	mov	r1, fp
 800ac54:	4650      	mov	r0, sl
 800ac56:	f7f5 feef 	bl	8000a38 <__aeabi_d2iz>
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	f7f5 fbd2 	bl	8000404 <__aeabi_i2d>
 800ac60:	4602      	mov	r2, r0
 800ac62:	460b      	mov	r3, r1
 800ac64:	4650      	mov	r0, sl
 800ac66:	4659      	mov	r1, fp
 800ac68:	f7f5 fa7e 	bl	8000168 <__aeabi_dsub>
 800ac6c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ac70:	3430      	adds	r4, #48	; 0x30
 800ac72:	f806 4b01 	strb.w	r4, [r6], #1
 800ac76:	4682      	mov	sl, r0
 800ac78:	468b      	mov	fp, r1
 800ac7a:	f7f5 fe9f 	bl	80009bc <__aeabi_dcmplt>
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	d171      	bne.n	800ad66 <_dtoa_r+0x5fe>
 800ac82:	4652      	mov	r2, sl
 800ac84:	465b      	mov	r3, fp
 800ac86:	2000      	movs	r0, #0
 800ac88:	4911      	ldr	r1, [pc, #68]	; (800acd0 <_dtoa_r+0x568>)
 800ac8a:	f7f5 fa6d 	bl	8000168 <__aeabi_dsub>
 800ac8e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ac92:	f7f5 fe93 	bl	80009bc <__aeabi_dcmplt>
 800ac96:	2800      	cmp	r0, #0
 800ac98:	f040 80b7 	bne.w	800ae0a <_dtoa_r+0x6a2>
 800ac9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac9e:	429e      	cmp	r6, r3
 800aca0:	f43f af7d 	beq.w	800ab9e <_dtoa_r+0x436>
 800aca4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aca8:	2200      	movs	r2, #0
 800acaa:	4b0a      	ldr	r3, [pc, #40]	; (800acd4 <_dtoa_r+0x56c>)
 800acac:	f7f5 fc14 	bl	80004d8 <__aeabi_dmul>
 800acb0:	2200      	movs	r2, #0
 800acb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800acb6:	4b07      	ldr	r3, [pc, #28]	; (800acd4 <_dtoa_r+0x56c>)
 800acb8:	4650      	mov	r0, sl
 800acba:	4659      	mov	r1, fp
 800acbc:	f7f5 fc0c 	bl	80004d8 <__aeabi_dmul>
 800acc0:	4682      	mov	sl, r0
 800acc2:	468b      	mov	fp, r1
 800acc4:	e7c5      	b.n	800ac52 <_dtoa_r+0x4ea>
 800acc6:	bf00      	nop
 800acc8:	0800ca18 	.word	0x0800ca18
 800accc:	0800c9f0 	.word	0x0800c9f0
 800acd0:	3ff00000 	.word	0x3ff00000
 800acd4:	40240000 	.word	0x40240000
 800acd8:	401c0000 	.word	0x401c0000
 800acdc:	40140000 	.word	0x40140000
 800ace0:	3fe00000 	.word	0x3fe00000
 800ace4:	4630      	mov	r0, r6
 800ace6:	4639      	mov	r1, r7
 800ace8:	f7f5 fbf6 	bl	80004d8 <__aeabi_dmul>
 800acec:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800acf0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800acf2:	9e04      	ldr	r6, [sp, #16]
 800acf4:	4659      	mov	r1, fp
 800acf6:	4650      	mov	r0, sl
 800acf8:	f7f5 fe9e 	bl	8000a38 <__aeabi_d2iz>
 800acfc:	4604      	mov	r4, r0
 800acfe:	f7f5 fb81 	bl	8000404 <__aeabi_i2d>
 800ad02:	4602      	mov	r2, r0
 800ad04:	460b      	mov	r3, r1
 800ad06:	4650      	mov	r0, sl
 800ad08:	4659      	mov	r1, fp
 800ad0a:	f7f5 fa2d 	bl	8000168 <__aeabi_dsub>
 800ad0e:	3430      	adds	r4, #48	; 0x30
 800ad10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad12:	f806 4b01 	strb.w	r4, [r6], #1
 800ad16:	429e      	cmp	r6, r3
 800ad18:	4682      	mov	sl, r0
 800ad1a:	468b      	mov	fp, r1
 800ad1c:	f04f 0200 	mov.w	r2, #0
 800ad20:	d123      	bne.n	800ad6a <_dtoa_r+0x602>
 800ad22:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ad26:	4bb1      	ldr	r3, [pc, #708]	; (800afec <_dtoa_r+0x884>)
 800ad28:	f7f5 fa20 	bl	800016c <__adddf3>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	460b      	mov	r3, r1
 800ad30:	4650      	mov	r0, sl
 800ad32:	4659      	mov	r1, fp
 800ad34:	f7f5 fe60 	bl	80009f8 <__aeabi_dcmpgt>
 800ad38:	2800      	cmp	r0, #0
 800ad3a:	d166      	bne.n	800ae0a <_dtoa_r+0x6a2>
 800ad3c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ad40:	2000      	movs	r0, #0
 800ad42:	49aa      	ldr	r1, [pc, #680]	; (800afec <_dtoa_r+0x884>)
 800ad44:	f7f5 fa10 	bl	8000168 <__aeabi_dsub>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	4650      	mov	r0, sl
 800ad4e:	4659      	mov	r1, fp
 800ad50:	f7f5 fe34 	bl	80009bc <__aeabi_dcmplt>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	f43f af22 	beq.w	800ab9e <_dtoa_r+0x436>
 800ad5a:	463e      	mov	r6, r7
 800ad5c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad60:	3f01      	subs	r7, #1
 800ad62:	2b30      	cmp	r3, #48	; 0x30
 800ad64:	d0f9      	beq.n	800ad5a <_dtoa_r+0x5f2>
 800ad66:	9503      	str	r5, [sp, #12]
 800ad68:	e03e      	b.n	800ade8 <_dtoa_r+0x680>
 800ad6a:	4ba1      	ldr	r3, [pc, #644]	; (800aff0 <_dtoa_r+0x888>)
 800ad6c:	f7f5 fbb4 	bl	80004d8 <__aeabi_dmul>
 800ad70:	4682      	mov	sl, r0
 800ad72:	468b      	mov	fp, r1
 800ad74:	e7be      	b.n	800acf4 <_dtoa_r+0x58c>
 800ad76:	4654      	mov	r4, sl
 800ad78:	f04f 0a00 	mov.w	sl, #0
 800ad7c:	465d      	mov	r5, fp
 800ad7e:	9e04      	ldr	r6, [sp, #16]
 800ad80:	f8df b26c 	ldr.w	fp, [pc, #620]	; 800aff0 <_dtoa_r+0x888>
 800ad84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad88:	4620      	mov	r0, r4
 800ad8a:	4629      	mov	r1, r5
 800ad8c:	f7f5 fcce 	bl	800072c <__aeabi_ddiv>
 800ad90:	f7f5 fe52 	bl	8000a38 <__aeabi_d2iz>
 800ad94:	4607      	mov	r7, r0
 800ad96:	f7f5 fb35 	bl	8000404 <__aeabi_i2d>
 800ad9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad9e:	f7f5 fb9b 	bl	80004d8 <__aeabi_dmul>
 800ada2:	4602      	mov	r2, r0
 800ada4:	460b      	mov	r3, r1
 800ada6:	4620      	mov	r0, r4
 800ada8:	4629      	mov	r1, r5
 800adaa:	f7f5 f9dd 	bl	8000168 <__aeabi_dsub>
 800adae:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800adb2:	f806 4b01 	strb.w	r4, [r6], #1
 800adb6:	9c04      	ldr	r4, [sp, #16]
 800adb8:	9d05      	ldr	r5, [sp, #20]
 800adba:	1b34      	subs	r4, r6, r4
 800adbc:	42a5      	cmp	r5, r4
 800adbe:	4602      	mov	r2, r0
 800adc0:	460b      	mov	r3, r1
 800adc2:	d133      	bne.n	800ae2c <_dtoa_r+0x6c4>
 800adc4:	f7f5 f9d2 	bl	800016c <__adddf3>
 800adc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adcc:	4604      	mov	r4, r0
 800adce:	460d      	mov	r5, r1
 800add0:	f7f5 fe12 	bl	80009f8 <__aeabi_dcmpgt>
 800add4:	b9c0      	cbnz	r0, 800ae08 <_dtoa_r+0x6a0>
 800add6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adda:	4620      	mov	r0, r4
 800addc:	4629      	mov	r1, r5
 800adde:	f7f5 fde3 	bl	80009a8 <__aeabi_dcmpeq>
 800ade2:	b108      	cbz	r0, 800ade8 <_dtoa_r+0x680>
 800ade4:	07fb      	lsls	r3, r7, #31
 800ade6:	d40f      	bmi.n	800ae08 <_dtoa_r+0x6a0>
 800ade8:	4641      	mov	r1, r8
 800adea:	4648      	mov	r0, r9
 800adec:	f000 fabb 	bl	800b366 <_Bfree>
 800adf0:	2300      	movs	r3, #0
 800adf2:	7033      	strb	r3, [r6, #0]
 800adf4:	9b03      	ldr	r3, [sp, #12]
 800adf6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800adf8:	3301      	adds	r3, #1
 800adfa:	6013      	str	r3, [r2, #0]
 800adfc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	f43f ace8 	beq.w	800a7d4 <_dtoa_r+0x6c>
 800ae04:	601e      	str	r6, [r3, #0]
 800ae06:	e4e5      	b.n	800a7d4 <_dtoa_r+0x6c>
 800ae08:	9d03      	ldr	r5, [sp, #12]
 800ae0a:	4633      	mov	r3, r6
 800ae0c:	461e      	mov	r6, r3
 800ae0e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae12:	2a39      	cmp	r2, #57	; 0x39
 800ae14:	d106      	bne.n	800ae24 <_dtoa_r+0x6bc>
 800ae16:	9a04      	ldr	r2, [sp, #16]
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d1f7      	bne.n	800ae0c <_dtoa_r+0x6a4>
 800ae1c:	2230      	movs	r2, #48	; 0x30
 800ae1e:	9904      	ldr	r1, [sp, #16]
 800ae20:	3501      	adds	r5, #1
 800ae22:	700a      	strb	r2, [r1, #0]
 800ae24:	781a      	ldrb	r2, [r3, #0]
 800ae26:	3201      	adds	r2, #1
 800ae28:	701a      	strb	r2, [r3, #0]
 800ae2a:	e79c      	b.n	800ad66 <_dtoa_r+0x5fe>
 800ae2c:	4652      	mov	r2, sl
 800ae2e:	465b      	mov	r3, fp
 800ae30:	f7f5 fb52 	bl	80004d8 <__aeabi_dmul>
 800ae34:	2200      	movs	r2, #0
 800ae36:	2300      	movs	r3, #0
 800ae38:	4604      	mov	r4, r0
 800ae3a:	460d      	mov	r5, r1
 800ae3c:	f7f5 fdb4 	bl	80009a8 <__aeabi_dcmpeq>
 800ae40:	2800      	cmp	r0, #0
 800ae42:	d09f      	beq.n	800ad84 <_dtoa_r+0x61c>
 800ae44:	e7d0      	b.n	800ade8 <_dtoa_r+0x680>
 800ae46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ae48:	2a00      	cmp	r2, #0
 800ae4a:	f000 80ca 	beq.w	800afe2 <_dtoa_r+0x87a>
 800ae4e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ae50:	2a01      	cmp	r2, #1
 800ae52:	f300 80ad 	bgt.w	800afb0 <_dtoa_r+0x848>
 800ae56:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ae58:	2a00      	cmp	r2, #0
 800ae5a:	f000 80a5 	beq.w	800afa8 <_dtoa_r+0x840>
 800ae5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ae64:	9e06      	ldr	r6, [sp, #24]
 800ae66:	9a06      	ldr	r2, [sp, #24]
 800ae68:	2101      	movs	r1, #1
 800ae6a:	441a      	add	r2, r3
 800ae6c:	9206      	str	r2, [sp, #24]
 800ae6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae70:	4648      	mov	r0, r9
 800ae72:	441a      	add	r2, r3
 800ae74:	9209      	str	r2, [sp, #36]	; 0x24
 800ae76:	f000 fb13 	bl	800b4a0 <__i2b>
 800ae7a:	4605      	mov	r5, r0
 800ae7c:	b166      	cbz	r6, 800ae98 <_dtoa_r+0x730>
 800ae7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	dd09      	ble.n	800ae98 <_dtoa_r+0x730>
 800ae84:	42b3      	cmp	r3, r6
 800ae86:	bfa8      	it	ge
 800ae88:	4633      	movge	r3, r6
 800ae8a:	9a06      	ldr	r2, [sp, #24]
 800ae8c:	1af6      	subs	r6, r6, r3
 800ae8e:	1ad2      	subs	r2, r2, r3
 800ae90:	9206      	str	r2, [sp, #24]
 800ae92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	9309      	str	r3, [sp, #36]	; 0x24
 800ae98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae9a:	b1f3      	cbz	r3, 800aeda <_dtoa_r+0x772>
 800ae9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f000 80a8 	beq.w	800aff4 <_dtoa_r+0x88c>
 800aea4:	2c00      	cmp	r4, #0
 800aea6:	dd10      	ble.n	800aeca <_dtoa_r+0x762>
 800aea8:	4629      	mov	r1, r5
 800aeaa:	4622      	mov	r2, r4
 800aeac:	4648      	mov	r0, r9
 800aeae:	f000 fbb5 	bl	800b61c <__pow5mult>
 800aeb2:	4642      	mov	r2, r8
 800aeb4:	4601      	mov	r1, r0
 800aeb6:	4605      	mov	r5, r0
 800aeb8:	4648      	mov	r0, r9
 800aeba:	f000 fb07 	bl	800b4cc <__multiply>
 800aebe:	4607      	mov	r7, r0
 800aec0:	4641      	mov	r1, r8
 800aec2:	4648      	mov	r0, r9
 800aec4:	f000 fa4f 	bl	800b366 <_Bfree>
 800aec8:	46b8      	mov	r8, r7
 800aeca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aecc:	1b1a      	subs	r2, r3, r4
 800aece:	d004      	beq.n	800aeda <_dtoa_r+0x772>
 800aed0:	4641      	mov	r1, r8
 800aed2:	4648      	mov	r0, r9
 800aed4:	f000 fba2 	bl	800b61c <__pow5mult>
 800aed8:	4680      	mov	r8, r0
 800aeda:	2101      	movs	r1, #1
 800aedc:	4648      	mov	r0, r9
 800aede:	f000 fadf 	bl	800b4a0 <__i2b>
 800aee2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aee4:	4604      	mov	r4, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f340 8086 	ble.w	800aff8 <_dtoa_r+0x890>
 800aeec:	461a      	mov	r2, r3
 800aeee:	4601      	mov	r1, r0
 800aef0:	4648      	mov	r0, r9
 800aef2:	f000 fb93 	bl	800b61c <__pow5mult>
 800aef6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aef8:	4604      	mov	r4, r0
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	dd7f      	ble.n	800affe <_dtoa_r+0x896>
 800aefe:	2700      	movs	r7, #0
 800af00:	6923      	ldr	r3, [r4, #16]
 800af02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af06:	6918      	ldr	r0, [r3, #16]
 800af08:	f000 fa7c 	bl	800b404 <__hi0bits>
 800af0c:	f1c0 0020 	rsb	r0, r0, #32
 800af10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af12:	4418      	add	r0, r3
 800af14:	f010 001f 	ands.w	r0, r0, #31
 800af18:	f000 8098 	beq.w	800b04c <_dtoa_r+0x8e4>
 800af1c:	f1c0 0320 	rsb	r3, r0, #32
 800af20:	2b04      	cmp	r3, #4
 800af22:	f340 8088 	ble.w	800b036 <_dtoa_r+0x8ce>
 800af26:	9b06      	ldr	r3, [sp, #24]
 800af28:	f1c0 001c 	rsb	r0, r0, #28
 800af2c:	4403      	add	r3, r0
 800af2e:	9306      	str	r3, [sp, #24]
 800af30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af32:	4406      	add	r6, r0
 800af34:	4403      	add	r3, r0
 800af36:	9309      	str	r3, [sp, #36]	; 0x24
 800af38:	9b06      	ldr	r3, [sp, #24]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	dd05      	ble.n	800af4a <_dtoa_r+0x7e2>
 800af3e:	4641      	mov	r1, r8
 800af40:	461a      	mov	r2, r3
 800af42:	4648      	mov	r0, r9
 800af44:	f000 fbaa 	bl	800b69c <__lshift>
 800af48:	4680      	mov	r8, r0
 800af4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	dd05      	ble.n	800af5c <_dtoa_r+0x7f4>
 800af50:	4621      	mov	r1, r4
 800af52:	461a      	mov	r2, r3
 800af54:	4648      	mov	r0, r9
 800af56:	f000 fba1 	bl	800b69c <__lshift>
 800af5a:	4604      	mov	r4, r0
 800af5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d076      	beq.n	800b050 <_dtoa_r+0x8e8>
 800af62:	4621      	mov	r1, r4
 800af64:	4640      	mov	r0, r8
 800af66:	f000 fc05 	bl	800b774 <__mcmp>
 800af6a:	2800      	cmp	r0, #0
 800af6c:	da70      	bge.n	800b050 <_dtoa_r+0x8e8>
 800af6e:	9b03      	ldr	r3, [sp, #12]
 800af70:	4641      	mov	r1, r8
 800af72:	3b01      	subs	r3, #1
 800af74:	9303      	str	r3, [sp, #12]
 800af76:	220a      	movs	r2, #10
 800af78:	2300      	movs	r3, #0
 800af7a:	4648      	mov	r0, r9
 800af7c:	f000 f9fc 	bl	800b378 <__multadd>
 800af80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af82:	4680      	mov	r8, r0
 800af84:	2b00      	cmp	r3, #0
 800af86:	f000 81a9 	beq.w	800b2dc <_dtoa_r+0xb74>
 800af8a:	2300      	movs	r3, #0
 800af8c:	4629      	mov	r1, r5
 800af8e:	220a      	movs	r2, #10
 800af90:	4648      	mov	r0, r9
 800af92:	f000 f9f1 	bl	800b378 <__multadd>
 800af96:	9b08      	ldr	r3, [sp, #32]
 800af98:	4605      	mov	r5, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	f300 8093 	bgt.w	800b0c6 <_dtoa_r+0x95e>
 800afa0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800afa2:	2b02      	cmp	r3, #2
 800afa4:	dc5c      	bgt.n	800b060 <_dtoa_r+0x8f8>
 800afa6:	e08e      	b.n	800b0c6 <_dtoa_r+0x95e>
 800afa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afaa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800afae:	e758      	b.n	800ae62 <_dtoa_r+0x6fa>
 800afb0:	9b05      	ldr	r3, [sp, #20]
 800afb2:	1e5c      	subs	r4, r3, #1
 800afb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afb6:	42a3      	cmp	r3, r4
 800afb8:	bfbf      	itttt	lt
 800afba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800afbc:	9a10      	ldrlt	r2, [sp, #64]	; 0x40
 800afbe:	1ae3      	sublt	r3, r4, r3
 800afc0:	18d2      	addlt	r2, r2, r3
 800afc2:	bfa8      	it	ge
 800afc4:	1b1c      	subge	r4, r3, r4
 800afc6:	9b05      	ldr	r3, [sp, #20]
 800afc8:	bfbe      	ittt	lt
 800afca:	9210      	strlt	r2, [sp, #64]	; 0x40
 800afcc:	940a      	strlt	r4, [sp, #40]	; 0x28
 800afce:	2400      	movlt	r4, #0
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	bfb7      	itett	lt
 800afd4:	e9dd 2305 	ldrdlt	r2, r3, [sp, #20]
 800afd8:	e9dd 3605 	ldrdge	r3, r6, [sp, #20]
 800afdc:	1a9e      	sublt	r6, r3, r2
 800afde:	2300      	movlt	r3, #0
 800afe0:	e741      	b.n	800ae66 <_dtoa_r+0x6fe>
 800afe2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800afe4:	9e06      	ldr	r6, [sp, #24]
 800afe6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800afe8:	e748      	b.n	800ae7c <_dtoa_r+0x714>
 800afea:	bf00      	nop
 800afec:	3fe00000 	.word	0x3fe00000
 800aff0:	40240000 	.word	0x40240000
 800aff4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aff6:	e76b      	b.n	800aed0 <_dtoa_r+0x768>
 800aff8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800affa:	2b01      	cmp	r3, #1
 800affc:	dc17      	bgt.n	800b02e <_dtoa_r+0x8c6>
 800affe:	f1ba 0f00 	cmp.w	sl, #0
 800b002:	d114      	bne.n	800b02e <_dtoa_r+0x8c6>
 800b004:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b008:	b99b      	cbnz	r3, 800b032 <_dtoa_r+0x8ca>
 800b00a:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800b00e:	0d3f      	lsrs	r7, r7, #20
 800b010:	053f      	lsls	r7, r7, #20
 800b012:	b137      	cbz	r7, 800b022 <_dtoa_r+0x8ba>
 800b014:	2701      	movs	r7, #1
 800b016:	9b06      	ldr	r3, [sp, #24]
 800b018:	3301      	adds	r3, #1
 800b01a:	9306      	str	r3, [sp, #24]
 800b01c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b01e:	3301      	adds	r3, #1
 800b020:	9309      	str	r3, [sp, #36]	; 0x24
 800b022:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b024:	2b00      	cmp	r3, #0
 800b026:	f47f af6b 	bne.w	800af00 <_dtoa_r+0x798>
 800b02a:	2001      	movs	r0, #1
 800b02c:	e770      	b.n	800af10 <_dtoa_r+0x7a8>
 800b02e:	2700      	movs	r7, #0
 800b030:	e7f7      	b.n	800b022 <_dtoa_r+0x8ba>
 800b032:	4657      	mov	r7, sl
 800b034:	e7f5      	b.n	800b022 <_dtoa_r+0x8ba>
 800b036:	f43f af7f 	beq.w	800af38 <_dtoa_r+0x7d0>
 800b03a:	9a06      	ldr	r2, [sp, #24]
 800b03c:	331c      	adds	r3, #28
 800b03e:	441a      	add	r2, r3
 800b040:	9206      	str	r2, [sp, #24]
 800b042:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b044:	441e      	add	r6, r3
 800b046:	441a      	add	r2, r3
 800b048:	9209      	str	r2, [sp, #36]	; 0x24
 800b04a:	e775      	b.n	800af38 <_dtoa_r+0x7d0>
 800b04c:	4603      	mov	r3, r0
 800b04e:	e7f4      	b.n	800b03a <_dtoa_r+0x8d2>
 800b050:	9b05      	ldr	r3, [sp, #20]
 800b052:	2b00      	cmp	r3, #0
 800b054:	dc31      	bgt.n	800b0ba <_dtoa_r+0x952>
 800b056:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b058:	2b02      	cmp	r3, #2
 800b05a:	dd2e      	ble.n	800b0ba <_dtoa_r+0x952>
 800b05c:	9b05      	ldr	r3, [sp, #20]
 800b05e:	9308      	str	r3, [sp, #32]
 800b060:	9b08      	ldr	r3, [sp, #32]
 800b062:	b963      	cbnz	r3, 800b07e <_dtoa_r+0x916>
 800b064:	4621      	mov	r1, r4
 800b066:	2205      	movs	r2, #5
 800b068:	4648      	mov	r0, r9
 800b06a:	f000 f985 	bl	800b378 <__multadd>
 800b06e:	4601      	mov	r1, r0
 800b070:	4604      	mov	r4, r0
 800b072:	4640      	mov	r0, r8
 800b074:	f000 fb7e 	bl	800b774 <__mcmp>
 800b078:	2800      	cmp	r0, #0
 800b07a:	f73f adba 	bgt.w	800abf2 <_dtoa_r+0x48a>
 800b07e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b080:	9e04      	ldr	r6, [sp, #16]
 800b082:	43db      	mvns	r3, r3
 800b084:	9303      	str	r3, [sp, #12]
 800b086:	2700      	movs	r7, #0
 800b088:	4621      	mov	r1, r4
 800b08a:	4648      	mov	r0, r9
 800b08c:	f000 f96b 	bl	800b366 <_Bfree>
 800b090:	2d00      	cmp	r5, #0
 800b092:	f43f aea9 	beq.w	800ade8 <_dtoa_r+0x680>
 800b096:	b12f      	cbz	r7, 800b0a4 <_dtoa_r+0x93c>
 800b098:	42af      	cmp	r7, r5
 800b09a:	d003      	beq.n	800b0a4 <_dtoa_r+0x93c>
 800b09c:	4639      	mov	r1, r7
 800b09e:	4648      	mov	r0, r9
 800b0a0:	f000 f961 	bl	800b366 <_Bfree>
 800b0a4:	4629      	mov	r1, r5
 800b0a6:	4648      	mov	r0, r9
 800b0a8:	f000 f95d 	bl	800b366 <_Bfree>
 800b0ac:	e69c      	b.n	800ade8 <_dtoa_r+0x680>
 800b0ae:	2400      	movs	r4, #0
 800b0b0:	4625      	mov	r5, r4
 800b0b2:	e7e4      	b.n	800b07e <_dtoa_r+0x916>
 800b0b4:	9503      	str	r5, [sp, #12]
 800b0b6:	4625      	mov	r5, r4
 800b0b8:	e59b      	b.n	800abf2 <_dtoa_r+0x48a>
 800b0ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	f000 80c4 	beq.w	800b24a <_dtoa_r+0xae2>
 800b0c2:	9b05      	ldr	r3, [sp, #20]
 800b0c4:	9308      	str	r3, [sp, #32]
 800b0c6:	2e00      	cmp	r6, #0
 800b0c8:	dd05      	ble.n	800b0d6 <_dtoa_r+0x96e>
 800b0ca:	4629      	mov	r1, r5
 800b0cc:	4632      	mov	r2, r6
 800b0ce:	4648      	mov	r0, r9
 800b0d0:	f000 fae4 	bl	800b69c <__lshift>
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	2f00      	cmp	r7, #0
 800b0d8:	d058      	beq.n	800b18c <_dtoa_r+0xa24>
 800b0da:	4648      	mov	r0, r9
 800b0dc:	6869      	ldr	r1, [r5, #4]
 800b0de:	f000 f91d 	bl	800b31c <_Balloc>
 800b0e2:	4606      	mov	r6, r0
 800b0e4:	b920      	cbnz	r0, 800b0f0 <_dtoa_r+0x988>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b0ec:	4b7f      	ldr	r3, [pc, #508]	; (800b2ec <_dtoa_r+0xb84>)
 800b0ee:	e477      	b.n	800a9e0 <_dtoa_r+0x278>
 800b0f0:	692a      	ldr	r2, [r5, #16]
 800b0f2:	f105 010c 	add.w	r1, r5, #12
 800b0f6:	3202      	adds	r2, #2
 800b0f8:	0092      	lsls	r2, r2, #2
 800b0fa:	300c      	adds	r0, #12
 800b0fc:	f7ff fa26 	bl	800a54c <memcpy>
 800b100:	2201      	movs	r2, #1
 800b102:	4631      	mov	r1, r6
 800b104:	4648      	mov	r0, r9
 800b106:	f000 fac9 	bl	800b69c <__lshift>
 800b10a:	462f      	mov	r7, r5
 800b10c:	4605      	mov	r5, r0
 800b10e:	9b04      	ldr	r3, [sp, #16]
 800b110:	9a04      	ldr	r2, [sp, #16]
 800b112:	3301      	adds	r3, #1
 800b114:	9305      	str	r3, [sp, #20]
 800b116:	9b08      	ldr	r3, [sp, #32]
 800b118:	4413      	add	r3, r2
 800b11a:	930a      	str	r3, [sp, #40]	; 0x28
 800b11c:	f00a 0301 	and.w	r3, sl, #1
 800b120:	9309      	str	r3, [sp, #36]	; 0x24
 800b122:	9b05      	ldr	r3, [sp, #20]
 800b124:	4621      	mov	r1, r4
 800b126:	4640      	mov	r0, r8
 800b128:	f103 3bff 	add.w	fp, r3, #4294967295
 800b12c:	f7ff fa90 	bl	800a650 <quorem>
 800b130:	4639      	mov	r1, r7
 800b132:	9006      	str	r0, [sp, #24]
 800b134:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b138:	4640      	mov	r0, r8
 800b13a:	f000 fb1b 	bl	800b774 <__mcmp>
 800b13e:	462a      	mov	r2, r5
 800b140:	9008      	str	r0, [sp, #32]
 800b142:	4621      	mov	r1, r4
 800b144:	4648      	mov	r0, r9
 800b146:	f000 fb31 	bl	800b7ac <__mdiff>
 800b14a:	68c2      	ldr	r2, [r0, #12]
 800b14c:	4606      	mov	r6, r0
 800b14e:	b9fa      	cbnz	r2, 800b190 <_dtoa_r+0xa28>
 800b150:	4601      	mov	r1, r0
 800b152:	4640      	mov	r0, r8
 800b154:	f000 fb0e 	bl	800b774 <__mcmp>
 800b158:	4602      	mov	r2, r0
 800b15a:	4631      	mov	r1, r6
 800b15c:	4648      	mov	r0, r9
 800b15e:	920b      	str	r2, [sp, #44]	; 0x2c
 800b160:	f000 f901 	bl	800b366 <_Bfree>
 800b164:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b168:	9e05      	ldr	r6, [sp, #20]
 800b16a:	ea43 0102 	orr.w	r1, r3, r2
 800b16e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b170:	4319      	orrs	r1, r3
 800b172:	d10f      	bne.n	800b194 <_dtoa_r+0xa2c>
 800b174:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b178:	d028      	beq.n	800b1cc <_dtoa_r+0xa64>
 800b17a:	9b08      	ldr	r3, [sp, #32]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	dd02      	ble.n	800b186 <_dtoa_r+0xa1e>
 800b180:	9b06      	ldr	r3, [sp, #24]
 800b182:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b186:	f88b a000 	strb.w	sl, [fp]
 800b18a:	e77d      	b.n	800b088 <_dtoa_r+0x920>
 800b18c:	4628      	mov	r0, r5
 800b18e:	e7bc      	b.n	800b10a <_dtoa_r+0x9a2>
 800b190:	2201      	movs	r2, #1
 800b192:	e7e2      	b.n	800b15a <_dtoa_r+0x9f2>
 800b194:	9b08      	ldr	r3, [sp, #32]
 800b196:	2b00      	cmp	r3, #0
 800b198:	db04      	blt.n	800b1a4 <_dtoa_r+0xa3c>
 800b19a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800b19c:	430b      	orrs	r3, r1
 800b19e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1a0:	430b      	orrs	r3, r1
 800b1a2:	d120      	bne.n	800b1e6 <_dtoa_r+0xa7e>
 800b1a4:	2a00      	cmp	r2, #0
 800b1a6:	ddee      	ble.n	800b186 <_dtoa_r+0xa1e>
 800b1a8:	4641      	mov	r1, r8
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	4648      	mov	r0, r9
 800b1ae:	f000 fa75 	bl	800b69c <__lshift>
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4680      	mov	r8, r0
 800b1b6:	f000 fadd 	bl	800b774 <__mcmp>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	dc03      	bgt.n	800b1c6 <_dtoa_r+0xa5e>
 800b1be:	d1e2      	bne.n	800b186 <_dtoa_r+0xa1e>
 800b1c0:	f01a 0f01 	tst.w	sl, #1
 800b1c4:	d0df      	beq.n	800b186 <_dtoa_r+0xa1e>
 800b1c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b1ca:	d1d9      	bne.n	800b180 <_dtoa_r+0xa18>
 800b1cc:	2339      	movs	r3, #57	; 0x39
 800b1ce:	f88b 3000 	strb.w	r3, [fp]
 800b1d2:	4633      	mov	r3, r6
 800b1d4:	461e      	mov	r6, r3
 800b1d6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b1da:	3b01      	subs	r3, #1
 800b1dc:	2a39      	cmp	r2, #57	; 0x39
 800b1de:	d06a      	beq.n	800b2b6 <_dtoa_r+0xb4e>
 800b1e0:	3201      	adds	r2, #1
 800b1e2:	701a      	strb	r2, [r3, #0]
 800b1e4:	e750      	b.n	800b088 <_dtoa_r+0x920>
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	dd07      	ble.n	800b1fa <_dtoa_r+0xa92>
 800b1ea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b1ee:	d0ed      	beq.n	800b1cc <_dtoa_r+0xa64>
 800b1f0:	f10a 0301 	add.w	r3, sl, #1
 800b1f4:	f88b 3000 	strb.w	r3, [fp]
 800b1f8:	e746      	b.n	800b088 <_dtoa_r+0x920>
 800b1fa:	9b05      	ldr	r3, [sp, #20]
 800b1fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1fe:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b202:	4293      	cmp	r3, r2
 800b204:	d041      	beq.n	800b28a <_dtoa_r+0xb22>
 800b206:	4641      	mov	r1, r8
 800b208:	2300      	movs	r3, #0
 800b20a:	220a      	movs	r2, #10
 800b20c:	4648      	mov	r0, r9
 800b20e:	f000 f8b3 	bl	800b378 <__multadd>
 800b212:	42af      	cmp	r7, r5
 800b214:	4680      	mov	r8, r0
 800b216:	f04f 0300 	mov.w	r3, #0
 800b21a:	f04f 020a 	mov.w	r2, #10
 800b21e:	4639      	mov	r1, r7
 800b220:	4648      	mov	r0, r9
 800b222:	d107      	bne.n	800b234 <_dtoa_r+0xacc>
 800b224:	f000 f8a8 	bl	800b378 <__multadd>
 800b228:	4607      	mov	r7, r0
 800b22a:	4605      	mov	r5, r0
 800b22c:	9b05      	ldr	r3, [sp, #20]
 800b22e:	3301      	adds	r3, #1
 800b230:	9305      	str	r3, [sp, #20]
 800b232:	e776      	b.n	800b122 <_dtoa_r+0x9ba>
 800b234:	f000 f8a0 	bl	800b378 <__multadd>
 800b238:	4629      	mov	r1, r5
 800b23a:	4607      	mov	r7, r0
 800b23c:	2300      	movs	r3, #0
 800b23e:	220a      	movs	r2, #10
 800b240:	4648      	mov	r0, r9
 800b242:	f000 f899 	bl	800b378 <__multadd>
 800b246:	4605      	mov	r5, r0
 800b248:	e7f0      	b.n	800b22c <_dtoa_r+0xac4>
 800b24a:	9b05      	ldr	r3, [sp, #20]
 800b24c:	9308      	str	r3, [sp, #32]
 800b24e:	9e04      	ldr	r6, [sp, #16]
 800b250:	4621      	mov	r1, r4
 800b252:	4640      	mov	r0, r8
 800b254:	f7ff f9fc 	bl	800a650 <quorem>
 800b258:	9b04      	ldr	r3, [sp, #16]
 800b25a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b25e:	f806 ab01 	strb.w	sl, [r6], #1
 800b262:	1af2      	subs	r2, r6, r3
 800b264:	9b08      	ldr	r3, [sp, #32]
 800b266:	4293      	cmp	r3, r2
 800b268:	dd07      	ble.n	800b27a <_dtoa_r+0xb12>
 800b26a:	4641      	mov	r1, r8
 800b26c:	2300      	movs	r3, #0
 800b26e:	220a      	movs	r2, #10
 800b270:	4648      	mov	r0, r9
 800b272:	f000 f881 	bl	800b378 <__multadd>
 800b276:	4680      	mov	r8, r0
 800b278:	e7ea      	b.n	800b250 <_dtoa_r+0xae8>
 800b27a:	9b08      	ldr	r3, [sp, #32]
 800b27c:	2700      	movs	r7, #0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	bfcc      	ite	gt
 800b282:	461e      	movgt	r6, r3
 800b284:	2601      	movle	r6, #1
 800b286:	9b04      	ldr	r3, [sp, #16]
 800b288:	441e      	add	r6, r3
 800b28a:	4641      	mov	r1, r8
 800b28c:	2201      	movs	r2, #1
 800b28e:	4648      	mov	r0, r9
 800b290:	f000 fa04 	bl	800b69c <__lshift>
 800b294:	4621      	mov	r1, r4
 800b296:	4680      	mov	r8, r0
 800b298:	f000 fa6c 	bl	800b774 <__mcmp>
 800b29c:	2800      	cmp	r0, #0
 800b29e:	dc98      	bgt.n	800b1d2 <_dtoa_r+0xa6a>
 800b2a0:	d102      	bne.n	800b2a8 <_dtoa_r+0xb40>
 800b2a2:	f01a 0f01 	tst.w	sl, #1
 800b2a6:	d194      	bne.n	800b1d2 <_dtoa_r+0xa6a>
 800b2a8:	4633      	mov	r3, r6
 800b2aa:	461e      	mov	r6, r3
 800b2ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2b0:	2a30      	cmp	r2, #48	; 0x30
 800b2b2:	d0fa      	beq.n	800b2aa <_dtoa_r+0xb42>
 800b2b4:	e6e8      	b.n	800b088 <_dtoa_r+0x920>
 800b2b6:	9a04      	ldr	r2, [sp, #16]
 800b2b8:	429a      	cmp	r2, r3
 800b2ba:	d18b      	bne.n	800b1d4 <_dtoa_r+0xa6c>
 800b2bc:	9b03      	ldr	r3, [sp, #12]
 800b2be:	3301      	adds	r3, #1
 800b2c0:	9303      	str	r3, [sp, #12]
 800b2c2:	2331      	movs	r3, #49	; 0x31
 800b2c4:	7013      	strb	r3, [r2, #0]
 800b2c6:	e6df      	b.n	800b088 <_dtoa_r+0x920>
 800b2c8:	4b09      	ldr	r3, [pc, #36]	; (800b2f0 <_dtoa_r+0xb88>)
 800b2ca:	f7ff baa0 	b.w	800a80e <_dtoa_r+0xa6>
 800b2ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	f47f aa83 	bne.w	800a7dc <_dtoa_r+0x74>
 800b2d6:	4b07      	ldr	r3, [pc, #28]	; (800b2f4 <_dtoa_r+0xb8c>)
 800b2d8:	f7ff ba99 	b.w	800a80e <_dtoa_r+0xa6>
 800b2dc:	9b08      	ldr	r3, [sp, #32]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	dcb5      	bgt.n	800b24e <_dtoa_r+0xae6>
 800b2e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b2e4:	2b02      	cmp	r3, #2
 800b2e6:	f73f aebb 	bgt.w	800b060 <_dtoa_r+0x8f8>
 800b2ea:	e7b0      	b.n	800b24e <_dtoa_r+0xae6>
 800b2ec:	0800c92b 	.word	0x0800c92b
 800b2f0:	0800c8b2 	.word	0x0800c8b2
 800b2f4:	0800c91e 	.word	0x0800c91e

0800b2f8 <__ascii_mbtowc>:
 800b2f8:	b082      	sub	sp, #8
 800b2fa:	b901      	cbnz	r1, 800b2fe <__ascii_mbtowc+0x6>
 800b2fc:	a901      	add	r1, sp, #4
 800b2fe:	b142      	cbz	r2, 800b312 <__ascii_mbtowc+0x1a>
 800b300:	b14b      	cbz	r3, 800b316 <__ascii_mbtowc+0x1e>
 800b302:	7813      	ldrb	r3, [r2, #0]
 800b304:	600b      	str	r3, [r1, #0]
 800b306:	7812      	ldrb	r2, [r2, #0]
 800b308:	1e10      	subs	r0, r2, #0
 800b30a:	bf18      	it	ne
 800b30c:	2001      	movne	r0, #1
 800b30e:	b002      	add	sp, #8
 800b310:	4770      	bx	lr
 800b312:	4610      	mov	r0, r2
 800b314:	e7fb      	b.n	800b30e <__ascii_mbtowc+0x16>
 800b316:	f06f 0001 	mvn.w	r0, #1
 800b31a:	e7f8      	b.n	800b30e <__ascii_mbtowc+0x16>

0800b31c <_Balloc>:
 800b31c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b31e:	b570      	push	{r4, r5, r6, lr}
 800b320:	4605      	mov	r5, r0
 800b322:	460c      	mov	r4, r1
 800b324:	b17b      	cbz	r3, 800b346 <_Balloc+0x2a>
 800b326:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800b328:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b32c:	b9a0      	cbnz	r0, 800b358 <_Balloc+0x3c>
 800b32e:	2101      	movs	r1, #1
 800b330:	fa01 f604 	lsl.w	r6, r1, r4
 800b334:	1d72      	adds	r2, r6, #5
 800b336:	4628      	mov	r0, r5
 800b338:	0092      	lsls	r2, r2, #2
 800b33a:	f000 fdcb 	bl	800bed4 <_calloc_r>
 800b33e:	b148      	cbz	r0, 800b354 <_Balloc+0x38>
 800b340:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800b344:	e00b      	b.n	800b35e <_Balloc+0x42>
 800b346:	2221      	movs	r2, #33	; 0x21
 800b348:	2104      	movs	r1, #4
 800b34a:	f000 fdc3 	bl	800bed4 <_calloc_r>
 800b34e:	6468      	str	r0, [r5, #68]	; 0x44
 800b350:	2800      	cmp	r0, #0
 800b352:	d1e8      	bne.n	800b326 <_Balloc+0xa>
 800b354:	2000      	movs	r0, #0
 800b356:	bd70      	pop	{r4, r5, r6, pc}
 800b358:	6802      	ldr	r2, [r0, #0]
 800b35a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800b35e:	2300      	movs	r3, #0
 800b360:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b364:	e7f7      	b.n	800b356 <_Balloc+0x3a>

0800b366 <_Bfree>:
 800b366:	b131      	cbz	r1, 800b376 <_Bfree+0x10>
 800b368:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b36a:	684a      	ldr	r2, [r1, #4]
 800b36c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b370:	6008      	str	r0, [r1, #0]
 800b372:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b376:	4770      	bx	lr

0800b378 <__multadd>:
 800b378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b37c:	4607      	mov	r7, r0
 800b37e:	460c      	mov	r4, r1
 800b380:	461e      	mov	r6, r3
 800b382:	2000      	movs	r0, #0
 800b384:	690d      	ldr	r5, [r1, #16]
 800b386:	f101 0c14 	add.w	ip, r1, #20
 800b38a:	f8dc 3000 	ldr.w	r3, [ip]
 800b38e:	3001      	adds	r0, #1
 800b390:	b299      	uxth	r1, r3
 800b392:	fb02 6101 	mla	r1, r2, r1, r6
 800b396:	0c1e      	lsrs	r6, r3, #16
 800b398:	0c0b      	lsrs	r3, r1, #16
 800b39a:	fb02 3306 	mla	r3, r2, r6, r3
 800b39e:	b289      	uxth	r1, r1
 800b3a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3a4:	4285      	cmp	r5, r0
 800b3a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3aa:	f84c 1b04 	str.w	r1, [ip], #4
 800b3ae:	dcec      	bgt.n	800b38a <__multadd+0x12>
 800b3b0:	b30e      	cbz	r6, 800b3f6 <__multadd+0x7e>
 800b3b2:	68a3      	ldr	r3, [r4, #8]
 800b3b4:	42ab      	cmp	r3, r5
 800b3b6:	dc19      	bgt.n	800b3ec <__multadd+0x74>
 800b3b8:	6861      	ldr	r1, [r4, #4]
 800b3ba:	4638      	mov	r0, r7
 800b3bc:	3101      	adds	r1, #1
 800b3be:	f7ff ffad 	bl	800b31c <_Balloc>
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	b928      	cbnz	r0, 800b3d2 <__multadd+0x5a>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	21ba      	movs	r1, #186	; 0xba
 800b3ca:	4b0c      	ldr	r3, [pc, #48]	; (800b3fc <__multadd+0x84>)
 800b3cc:	480c      	ldr	r0, [pc, #48]	; (800b400 <__multadd+0x88>)
 800b3ce:	f000 fd63 	bl	800be98 <__assert_func>
 800b3d2:	6922      	ldr	r2, [r4, #16]
 800b3d4:	f104 010c 	add.w	r1, r4, #12
 800b3d8:	3202      	adds	r2, #2
 800b3da:	0092      	lsls	r2, r2, #2
 800b3dc:	300c      	adds	r0, #12
 800b3de:	f7ff f8b5 	bl	800a54c <memcpy>
 800b3e2:	4621      	mov	r1, r4
 800b3e4:	4638      	mov	r0, r7
 800b3e6:	f7ff ffbe 	bl	800b366 <_Bfree>
 800b3ea:	4644      	mov	r4, r8
 800b3ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3f0:	3501      	adds	r5, #1
 800b3f2:	615e      	str	r6, [r3, #20]
 800b3f4:	6125      	str	r5, [r4, #16]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3fc:	0800c92b 	.word	0x0800c92b
 800b400:	0800c994 	.word	0x0800c994

0800b404 <__hi0bits>:
 800b404:	0c02      	lsrs	r2, r0, #16
 800b406:	0412      	lsls	r2, r2, #16
 800b408:	4603      	mov	r3, r0
 800b40a:	b9ca      	cbnz	r2, 800b440 <__hi0bits+0x3c>
 800b40c:	0403      	lsls	r3, r0, #16
 800b40e:	2010      	movs	r0, #16
 800b410:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b414:	bf04      	itt	eq
 800b416:	021b      	lsleq	r3, r3, #8
 800b418:	3008      	addeq	r0, #8
 800b41a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b41e:	bf04      	itt	eq
 800b420:	011b      	lsleq	r3, r3, #4
 800b422:	3004      	addeq	r0, #4
 800b424:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b428:	bf04      	itt	eq
 800b42a:	009b      	lsleq	r3, r3, #2
 800b42c:	3002      	addeq	r0, #2
 800b42e:	2b00      	cmp	r3, #0
 800b430:	db05      	blt.n	800b43e <__hi0bits+0x3a>
 800b432:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b436:	f100 0001 	add.w	r0, r0, #1
 800b43a:	bf08      	it	eq
 800b43c:	2020      	moveq	r0, #32
 800b43e:	4770      	bx	lr
 800b440:	2000      	movs	r0, #0
 800b442:	e7e5      	b.n	800b410 <__hi0bits+0xc>

0800b444 <__lo0bits>:
 800b444:	6803      	ldr	r3, [r0, #0]
 800b446:	4602      	mov	r2, r0
 800b448:	f013 0007 	ands.w	r0, r3, #7
 800b44c:	d00b      	beq.n	800b466 <__lo0bits+0x22>
 800b44e:	07d9      	lsls	r1, r3, #31
 800b450:	d421      	bmi.n	800b496 <__lo0bits+0x52>
 800b452:	0798      	lsls	r0, r3, #30
 800b454:	bf49      	itett	mi
 800b456:	085b      	lsrmi	r3, r3, #1
 800b458:	089b      	lsrpl	r3, r3, #2
 800b45a:	2001      	movmi	r0, #1
 800b45c:	6013      	strmi	r3, [r2, #0]
 800b45e:	bf5c      	itt	pl
 800b460:	2002      	movpl	r0, #2
 800b462:	6013      	strpl	r3, [r2, #0]
 800b464:	4770      	bx	lr
 800b466:	b299      	uxth	r1, r3
 800b468:	b909      	cbnz	r1, 800b46e <__lo0bits+0x2a>
 800b46a:	2010      	movs	r0, #16
 800b46c:	0c1b      	lsrs	r3, r3, #16
 800b46e:	b2d9      	uxtb	r1, r3
 800b470:	b909      	cbnz	r1, 800b476 <__lo0bits+0x32>
 800b472:	3008      	adds	r0, #8
 800b474:	0a1b      	lsrs	r3, r3, #8
 800b476:	0719      	lsls	r1, r3, #28
 800b478:	bf04      	itt	eq
 800b47a:	091b      	lsreq	r3, r3, #4
 800b47c:	3004      	addeq	r0, #4
 800b47e:	0799      	lsls	r1, r3, #30
 800b480:	bf04      	itt	eq
 800b482:	089b      	lsreq	r3, r3, #2
 800b484:	3002      	addeq	r0, #2
 800b486:	07d9      	lsls	r1, r3, #31
 800b488:	d403      	bmi.n	800b492 <__lo0bits+0x4e>
 800b48a:	085b      	lsrs	r3, r3, #1
 800b48c:	f100 0001 	add.w	r0, r0, #1
 800b490:	d003      	beq.n	800b49a <__lo0bits+0x56>
 800b492:	6013      	str	r3, [r2, #0]
 800b494:	4770      	bx	lr
 800b496:	2000      	movs	r0, #0
 800b498:	4770      	bx	lr
 800b49a:	2020      	movs	r0, #32
 800b49c:	4770      	bx	lr
	...

0800b4a0 <__i2b>:
 800b4a0:	b510      	push	{r4, lr}
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	2101      	movs	r1, #1
 800b4a6:	f7ff ff39 	bl	800b31c <_Balloc>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	b928      	cbnz	r0, 800b4ba <__i2b+0x1a>
 800b4ae:	f240 1145 	movw	r1, #325	; 0x145
 800b4b2:	4b04      	ldr	r3, [pc, #16]	; (800b4c4 <__i2b+0x24>)
 800b4b4:	4804      	ldr	r0, [pc, #16]	; (800b4c8 <__i2b+0x28>)
 800b4b6:	f000 fcef 	bl	800be98 <__assert_func>
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	6144      	str	r4, [r0, #20]
 800b4be:	6103      	str	r3, [r0, #16]
 800b4c0:	bd10      	pop	{r4, pc}
 800b4c2:	bf00      	nop
 800b4c4:	0800c92b 	.word	0x0800c92b
 800b4c8:	0800c994 	.word	0x0800c994

0800b4cc <__multiply>:
 800b4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d0:	4691      	mov	r9, r2
 800b4d2:	690a      	ldr	r2, [r1, #16]
 800b4d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b4d8:	460c      	mov	r4, r1
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	bfbe      	ittt	lt
 800b4de:	460b      	movlt	r3, r1
 800b4e0:	464c      	movlt	r4, r9
 800b4e2:	4699      	movlt	r9, r3
 800b4e4:	6927      	ldr	r7, [r4, #16]
 800b4e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	6861      	ldr	r1, [r4, #4]
 800b4ee:	eb07 060a 	add.w	r6, r7, sl
 800b4f2:	42b3      	cmp	r3, r6
 800b4f4:	b085      	sub	sp, #20
 800b4f6:	bfb8      	it	lt
 800b4f8:	3101      	addlt	r1, #1
 800b4fa:	f7ff ff0f 	bl	800b31c <_Balloc>
 800b4fe:	b930      	cbnz	r0, 800b50e <__multiply+0x42>
 800b500:	4602      	mov	r2, r0
 800b502:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b506:	4b43      	ldr	r3, [pc, #268]	; (800b614 <__multiply+0x148>)
 800b508:	4843      	ldr	r0, [pc, #268]	; (800b618 <__multiply+0x14c>)
 800b50a:	f000 fcc5 	bl	800be98 <__assert_func>
 800b50e:	f100 0514 	add.w	r5, r0, #20
 800b512:	462b      	mov	r3, r5
 800b514:	2200      	movs	r2, #0
 800b516:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b51a:	4543      	cmp	r3, r8
 800b51c:	d321      	bcc.n	800b562 <__multiply+0x96>
 800b51e:	f104 0314 	add.w	r3, r4, #20
 800b522:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b526:	f109 0314 	add.w	r3, r9, #20
 800b52a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b52e:	9202      	str	r2, [sp, #8]
 800b530:	1b3a      	subs	r2, r7, r4
 800b532:	3a15      	subs	r2, #21
 800b534:	f022 0203 	bic.w	r2, r2, #3
 800b538:	3204      	adds	r2, #4
 800b53a:	f104 0115 	add.w	r1, r4, #21
 800b53e:	428f      	cmp	r7, r1
 800b540:	bf38      	it	cc
 800b542:	2204      	movcc	r2, #4
 800b544:	9201      	str	r2, [sp, #4]
 800b546:	9a02      	ldr	r2, [sp, #8]
 800b548:	9303      	str	r3, [sp, #12]
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d80c      	bhi.n	800b568 <__multiply+0x9c>
 800b54e:	2e00      	cmp	r6, #0
 800b550:	dd03      	ble.n	800b55a <__multiply+0x8e>
 800b552:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b556:	2b00      	cmp	r3, #0
 800b558:	d05a      	beq.n	800b610 <__multiply+0x144>
 800b55a:	6106      	str	r6, [r0, #16]
 800b55c:	b005      	add	sp, #20
 800b55e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b562:	f843 2b04 	str.w	r2, [r3], #4
 800b566:	e7d8      	b.n	800b51a <__multiply+0x4e>
 800b568:	f8b3 a000 	ldrh.w	sl, [r3]
 800b56c:	f1ba 0f00 	cmp.w	sl, #0
 800b570:	d023      	beq.n	800b5ba <__multiply+0xee>
 800b572:	46a9      	mov	r9, r5
 800b574:	f04f 0c00 	mov.w	ip, #0
 800b578:	f104 0e14 	add.w	lr, r4, #20
 800b57c:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b580:	f8d9 1000 	ldr.w	r1, [r9]
 800b584:	fa1f fb82 	uxth.w	fp, r2
 800b588:	b289      	uxth	r1, r1
 800b58a:	fb0a 110b 	mla	r1, sl, fp, r1
 800b58e:	4461      	add	r1, ip
 800b590:	f8d9 c000 	ldr.w	ip, [r9]
 800b594:	0c12      	lsrs	r2, r2, #16
 800b596:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b59a:	fb0a c202 	mla	r2, sl, r2, ip
 800b59e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b5a2:	b289      	uxth	r1, r1
 800b5a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b5a8:	4577      	cmp	r7, lr
 800b5aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5ae:	f849 1b04 	str.w	r1, [r9], #4
 800b5b2:	d8e3      	bhi.n	800b57c <__multiply+0xb0>
 800b5b4:	9a01      	ldr	r2, [sp, #4]
 800b5b6:	f845 c002 	str.w	ip, [r5, r2]
 800b5ba:	9a03      	ldr	r2, [sp, #12]
 800b5bc:	3304      	adds	r3, #4
 800b5be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b5c2:	f1b9 0f00 	cmp.w	r9, #0
 800b5c6:	d021      	beq.n	800b60c <__multiply+0x140>
 800b5c8:	46ae      	mov	lr, r5
 800b5ca:	f04f 0a00 	mov.w	sl, #0
 800b5ce:	6829      	ldr	r1, [r5, #0]
 800b5d0:	f104 0c14 	add.w	ip, r4, #20
 800b5d4:	f8bc b000 	ldrh.w	fp, [ip]
 800b5d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b5dc:	b289      	uxth	r1, r1
 800b5de:	fb09 220b 	mla	r2, r9, fp, r2
 800b5e2:	4452      	add	r2, sl
 800b5e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b5e8:	f84e 1b04 	str.w	r1, [lr], #4
 800b5ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b5f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b5f4:	f8be 1000 	ldrh.w	r1, [lr]
 800b5f8:	4567      	cmp	r7, ip
 800b5fa:	fb09 110a 	mla	r1, r9, sl, r1
 800b5fe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b602:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b606:	d8e5      	bhi.n	800b5d4 <__multiply+0x108>
 800b608:	9a01      	ldr	r2, [sp, #4]
 800b60a:	50a9      	str	r1, [r5, r2]
 800b60c:	3504      	adds	r5, #4
 800b60e:	e79a      	b.n	800b546 <__multiply+0x7a>
 800b610:	3e01      	subs	r6, #1
 800b612:	e79c      	b.n	800b54e <__multiply+0x82>
 800b614:	0800c92b 	.word	0x0800c92b
 800b618:	0800c994 	.word	0x0800c994

0800b61c <__pow5mult>:
 800b61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b620:	4615      	mov	r5, r2
 800b622:	f012 0203 	ands.w	r2, r2, #3
 800b626:	4606      	mov	r6, r0
 800b628:	460f      	mov	r7, r1
 800b62a:	d007      	beq.n	800b63c <__pow5mult+0x20>
 800b62c:	4c1a      	ldr	r4, [pc, #104]	; (800b698 <__pow5mult+0x7c>)
 800b62e:	3a01      	subs	r2, #1
 800b630:	2300      	movs	r3, #0
 800b632:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b636:	f7ff fe9f 	bl	800b378 <__multadd>
 800b63a:	4607      	mov	r7, r0
 800b63c:	10ad      	asrs	r5, r5, #2
 800b63e:	d027      	beq.n	800b690 <__pow5mult+0x74>
 800b640:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800b642:	b944      	cbnz	r4, 800b656 <__pow5mult+0x3a>
 800b644:	f240 2171 	movw	r1, #625	; 0x271
 800b648:	4630      	mov	r0, r6
 800b64a:	f7ff ff29 	bl	800b4a0 <__i2b>
 800b64e:	2300      	movs	r3, #0
 800b650:	4604      	mov	r4, r0
 800b652:	6430      	str	r0, [r6, #64]	; 0x40
 800b654:	6003      	str	r3, [r0, #0]
 800b656:	f04f 0900 	mov.w	r9, #0
 800b65a:	07eb      	lsls	r3, r5, #31
 800b65c:	d50a      	bpl.n	800b674 <__pow5mult+0x58>
 800b65e:	4639      	mov	r1, r7
 800b660:	4622      	mov	r2, r4
 800b662:	4630      	mov	r0, r6
 800b664:	f7ff ff32 	bl	800b4cc <__multiply>
 800b668:	4680      	mov	r8, r0
 800b66a:	4639      	mov	r1, r7
 800b66c:	4630      	mov	r0, r6
 800b66e:	f7ff fe7a 	bl	800b366 <_Bfree>
 800b672:	4647      	mov	r7, r8
 800b674:	106d      	asrs	r5, r5, #1
 800b676:	d00b      	beq.n	800b690 <__pow5mult+0x74>
 800b678:	6820      	ldr	r0, [r4, #0]
 800b67a:	b938      	cbnz	r0, 800b68c <__pow5mult+0x70>
 800b67c:	4622      	mov	r2, r4
 800b67e:	4621      	mov	r1, r4
 800b680:	4630      	mov	r0, r6
 800b682:	f7ff ff23 	bl	800b4cc <__multiply>
 800b686:	6020      	str	r0, [r4, #0]
 800b688:	f8c0 9000 	str.w	r9, [r0]
 800b68c:	4604      	mov	r4, r0
 800b68e:	e7e4      	b.n	800b65a <__pow5mult+0x3e>
 800b690:	4638      	mov	r0, r7
 800b692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b696:	bf00      	nop
 800b698:	0800cae0 	.word	0x0800cae0

0800b69c <__lshift>:
 800b69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6a0:	460c      	mov	r4, r1
 800b6a2:	4607      	mov	r7, r0
 800b6a4:	4691      	mov	r9, r2
 800b6a6:	6923      	ldr	r3, [r4, #16]
 800b6a8:	6849      	ldr	r1, [r1, #4]
 800b6aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6ae:	68a3      	ldr	r3, [r4, #8]
 800b6b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6b4:	f108 0601 	add.w	r6, r8, #1
 800b6b8:	42b3      	cmp	r3, r6
 800b6ba:	db0b      	blt.n	800b6d4 <__lshift+0x38>
 800b6bc:	4638      	mov	r0, r7
 800b6be:	f7ff fe2d 	bl	800b31c <_Balloc>
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	b948      	cbnz	r0, 800b6da <__lshift+0x3e>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b6cc:	4b27      	ldr	r3, [pc, #156]	; (800b76c <__lshift+0xd0>)
 800b6ce:	4828      	ldr	r0, [pc, #160]	; (800b770 <__lshift+0xd4>)
 800b6d0:	f000 fbe2 	bl	800be98 <__assert_func>
 800b6d4:	3101      	adds	r1, #1
 800b6d6:	005b      	lsls	r3, r3, #1
 800b6d8:	e7ee      	b.n	800b6b8 <__lshift+0x1c>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f100 0114 	add.w	r1, r0, #20
 800b6e0:	f100 0210 	add.w	r2, r0, #16
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	4553      	cmp	r3, sl
 800b6e8:	db33      	blt.n	800b752 <__lshift+0xb6>
 800b6ea:	6920      	ldr	r0, [r4, #16]
 800b6ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6f0:	f104 0314 	add.w	r3, r4, #20
 800b6f4:	f019 091f 	ands.w	r9, r9, #31
 800b6f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b6fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b700:	d02b      	beq.n	800b75a <__lshift+0xbe>
 800b702:	468a      	mov	sl, r1
 800b704:	2200      	movs	r2, #0
 800b706:	f1c9 0e20 	rsb	lr, r9, #32
 800b70a:	6818      	ldr	r0, [r3, #0]
 800b70c:	fa00 f009 	lsl.w	r0, r0, r9
 800b710:	4310      	orrs	r0, r2
 800b712:	f84a 0b04 	str.w	r0, [sl], #4
 800b716:	f853 2b04 	ldr.w	r2, [r3], #4
 800b71a:	459c      	cmp	ip, r3
 800b71c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b720:	d8f3      	bhi.n	800b70a <__lshift+0x6e>
 800b722:	ebac 0304 	sub.w	r3, ip, r4
 800b726:	3b15      	subs	r3, #21
 800b728:	f023 0303 	bic.w	r3, r3, #3
 800b72c:	3304      	adds	r3, #4
 800b72e:	f104 0015 	add.w	r0, r4, #21
 800b732:	4584      	cmp	ip, r0
 800b734:	bf38      	it	cc
 800b736:	2304      	movcc	r3, #4
 800b738:	50ca      	str	r2, [r1, r3]
 800b73a:	b10a      	cbz	r2, 800b740 <__lshift+0xa4>
 800b73c:	f108 0602 	add.w	r6, r8, #2
 800b740:	3e01      	subs	r6, #1
 800b742:	4638      	mov	r0, r7
 800b744:	4621      	mov	r1, r4
 800b746:	612e      	str	r6, [r5, #16]
 800b748:	f7ff fe0d 	bl	800b366 <_Bfree>
 800b74c:	4628      	mov	r0, r5
 800b74e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b752:	f842 0f04 	str.w	r0, [r2, #4]!
 800b756:	3301      	adds	r3, #1
 800b758:	e7c5      	b.n	800b6e6 <__lshift+0x4a>
 800b75a:	3904      	subs	r1, #4
 800b75c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b760:	459c      	cmp	ip, r3
 800b762:	f841 2f04 	str.w	r2, [r1, #4]!
 800b766:	d8f9      	bhi.n	800b75c <__lshift+0xc0>
 800b768:	e7ea      	b.n	800b740 <__lshift+0xa4>
 800b76a:	bf00      	nop
 800b76c:	0800c92b 	.word	0x0800c92b
 800b770:	0800c994 	.word	0x0800c994

0800b774 <__mcmp>:
 800b774:	4603      	mov	r3, r0
 800b776:	690a      	ldr	r2, [r1, #16]
 800b778:	6900      	ldr	r0, [r0, #16]
 800b77a:	b530      	push	{r4, r5, lr}
 800b77c:	1a80      	subs	r0, r0, r2
 800b77e:	d10d      	bne.n	800b79c <__mcmp+0x28>
 800b780:	3314      	adds	r3, #20
 800b782:	3114      	adds	r1, #20
 800b784:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b788:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b78c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b790:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b794:	4295      	cmp	r5, r2
 800b796:	d002      	beq.n	800b79e <__mcmp+0x2a>
 800b798:	d304      	bcc.n	800b7a4 <__mcmp+0x30>
 800b79a:	2001      	movs	r0, #1
 800b79c:	bd30      	pop	{r4, r5, pc}
 800b79e:	42a3      	cmp	r3, r4
 800b7a0:	d3f4      	bcc.n	800b78c <__mcmp+0x18>
 800b7a2:	e7fb      	b.n	800b79c <__mcmp+0x28>
 800b7a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7a8:	e7f8      	b.n	800b79c <__mcmp+0x28>
	...

0800b7ac <__mdiff>:
 800b7ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b0:	460d      	mov	r5, r1
 800b7b2:	4607      	mov	r7, r0
 800b7b4:	4611      	mov	r1, r2
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	4614      	mov	r4, r2
 800b7ba:	f7ff ffdb 	bl	800b774 <__mcmp>
 800b7be:	1e06      	subs	r6, r0, #0
 800b7c0:	d111      	bne.n	800b7e6 <__mdiff+0x3a>
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4638      	mov	r0, r7
 800b7c6:	f7ff fda9 	bl	800b31c <_Balloc>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	b928      	cbnz	r0, 800b7da <__mdiff+0x2e>
 800b7ce:	f240 2137 	movw	r1, #567	; 0x237
 800b7d2:	4b3a      	ldr	r3, [pc, #232]	; (800b8bc <__mdiff+0x110>)
 800b7d4:	483a      	ldr	r0, [pc, #232]	; (800b8c0 <__mdiff+0x114>)
 800b7d6:	f000 fb5f 	bl	800be98 <__assert_func>
 800b7da:	2301      	movs	r3, #1
 800b7dc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b7e0:	4610      	mov	r0, r2
 800b7e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e6:	bfa4      	itt	ge
 800b7e8:	4623      	movge	r3, r4
 800b7ea:	462c      	movge	r4, r5
 800b7ec:	4638      	mov	r0, r7
 800b7ee:	6861      	ldr	r1, [r4, #4]
 800b7f0:	bfa6      	itte	ge
 800b7f2:	461d      	movge	r5, r3
 800b7f4:	2600      	movge	r6, #0
 800b7f6:	2601      	movlt	r6, #1
 800b7f8:	f7ff fd90 	bl	800b31c <_Balloc>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	b918      	cbnz	r0, 800b808 <__mdiff+0x5c>
 800b800:	f240 2145 	movw	r1, #581	; 0x245
 800b804:	4b2d      	ldr	r3, [pc, #180]	; (800b8bc <__mdiff+0x110>)
 800b806:	e7e5      	b.n	800b7d4 <__mdiff+0x28>
 800b808:	f102 0814 	add.w	r8, r2, #20
 800b80c:	46c2      	mov	sl, r8
 800b80e:	f04f 0c00 	mov.w	ip, #0
 800b812:	6927      	ldr	r7, [r4, #16]
 800b814:	60c6      	str	r6, [r0, #12]
 800b816:	692e      	ldr	r6, [r5, #16]
 800b818:	f104 0014 	add.w	r0, r4, #20
 800b81c:	f105 0914 	add.w	r9, r5, #20
 800b820:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800b824:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b828:	3410      	adds	r4, #16
 800b82a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800b82e:	f859 3b04 	ldr.w	r3, [r9], #4
 800b832:	fa1f f18b 	uxth.w	r1, fp
 800b836:	4461      	add	r1, ip
 800b838:	fa1f fc83 	uxth.w	ip, r3
 800b83c:	0c1b      	lsrs	r3, r3, #16
 800b83e:	eba1 010c 	sub.w	r1, r1, ip
 800b842:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b846:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b84a:	b289      	uxth	r1, r1
 800b84c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b850:	454e      	cmp	r6, r9
 800b852:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b856:	f84a 1b04 	str.w	r1, [sl], #4
 800b85a:	d8e6      	bhi.n	800b82a <__mdiff+0x7e>
 800b85c:	1b73      	subs	r3, r6, r5
 800b85e:	3b15      	subs	r3, #21
 800b860:	f023 0303 	bic.w	r3, r3, #3
 800b864:	3515      	adds	r5, #21
 800b866:	3304      	adds	r3, #4
 800b868:	42ae      	cmp	r6, r5
 800b86a:	bf38      	it	cc
 800b86c:	2304      	movcc	r3, #4
 800b86e:	4418      	add	r0, r3
 800b870:	4443      	add	r3, r8
 800b872:	461e      	mov	r6, r3
 800b874:	4605      	mov	r5, r0
 800b876:	4575      	cmp	r5, lr
 800b878:	d30e      	bcc.n	800b898 <__mdiff+0xec>
 800b87a:	f10e 0103 	add.w	r1, lr, #3
 800b87e:	1a09      	subs	r1, r1, r0
 800b880:	f021 0103 	bic.w	r1, r1, #3
 800b884:	3803      	subs	r0, #3
 800b886:	4586      	cmp	lr, r0
 800b888:	bf38      	it	cc
 800b88a:	2100      	movcc	r1, #0
 800b88c:	440b      	add	r3, r1
 800b88e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b892:	b189      	cbz	r1, 800b8b8 <__mdiff+0x10c>
 800b894:	6117      	str	r7, [r2, #16]
 800b896:	e7a3      	b.n	800b7e0 <__mdiff+0x34>
 800b898:	f855 8b04 	ldr.w	r8, [r5], #4
 800b89c:	fa1f f188 	uxth.w	r1, r8
 800b8a0:	4461      	add	r1, ip
 800b8a2:	140c      	asrs	r4, r1, #16
 800b8a4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b8a8:	b289      	uxth	r1, r1
 800b8aa:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b8ae:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800b8b2:	f846 1b04 	str.w	r1, [r6], #4
 800b8b6:	e7de      	b.n	800b876 <__mdiff+0xca>
 800b8b8:	3f01      	subs	r7, #1
 800b8ba:	e7e8      	b.n	800b88e <__mdiff+0xe2>
 800b8bc:	0800c92b 	.word	0x0800c92b
 800b8c0:	0800c994 	.word	0x0800c994

0800b8c4 <__d2b>:
 800b8c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8c6:	2101      	movs	r1, #1
 800b8c8:	4617      	mov	r7, r2
 800b8ca:	461c      	mov	r4, r3
 800b8cc:	9e08      	ldr	r6, [sp, #32]
 800b8ce:	f7ff fd25 	bl	800b31c <_Balloc>
 800b8d2:	4605      	mov	r5, r0
 800b8d4:	b930      	cbnz	r0, 800b8e4 <__d2b+0x20>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	f240 310f 	movw	r1, #783	; 0x30f
 800b8dc:	4b22      	ldr	r3, [pc, #136]	; (800b968 <__d2b+0xa4>)
 800b8de:	4823      	ldr	r0, [pc, #140]	; (800b96c <__d2b+0xa8>)
 800b8e0:	f000 fada 	bl	800be98 <__assert_func>
 800b8e4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800b8e8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800b8ec:	bb24      	cbnz	r4, 800b938 <__d2b+0x74>
 800b8ee:	2f00      	cmp	r7, #0
 800b8f0:	9301      	str	r3, [sp, #4]
 800b8f2:	d026      	beq.n	800b942 <__d2b+0x7e>
 800b8f4:	4668      	mov	r0, sp
 800b8f6:	9700      	str	r7, [sp, #0]
 800b8f8:	f7ff fda4 	bl	800b444 <__lo0bits>
 800b8fc:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b900:	b1e8      	cbz	r0, 800b93e <__d2b+0x7a>
 800b902:	f1c0 0320 	rsb	r3, r0, #32
 800b906:	fa02 f303 	lsl.w	r3, r2, r3
 800b90a:	430b      	orrs	r3, r1
 800b90c:	40c2      	lsrs	r2, r0
 800b90e:	616b      	str	r3, [r5, #20]
 800b910:	9201      	str	r2, [sp, #4]
 800b912:	9b01      	ldr	r3, [sp, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	bf14      	ite	ne
 800b918:	2102      	movne	r1, #2
 800b91a:	2101      	moveq	r1, #1
 800b91c:	61ab      	str	r3, [r5, #24]
 800b91e:	6129      	str	r1, [r5, #16]
 800b920:	b1bc      	cbz	r4, 800b952 <__d2b+0x8e>
 800b922:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b926:	4404      	add	r4, r0
 800b928:	6034      	str	r4, [r6, #0]
 800b92a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b930:	6018      	str	r0, [r3, #0]
 800b932:	4628      	mov	r0, r5
 800b934:	b003      	add	sp, #12
 800b936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b93c:	e7d7      	b.n	800b8ee <__d2b+0x2a>
 800b93e:	6169      	str	r1, [r5, #20]
 800b940:	e7e7      	b.n	800b912 <__d2b+0x4e>
 800b942:	a801      	add	r0, sp, #4
 800b944:	f7ff fd7e 	bl	800b444 <__lo0bits>
 800b948:	9b01      	ldr	r3, [sp, #4]
 800b94a:	2101      	movs	r1, #1
 800b94c:	616b      	str	r3, [r5, #20]
 800b94e:	3020      	adds	r0, #32
 800b950:	e7e5      	b.n	800b91e <__d2b+0x5a>
 800b952:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b956:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800b95a:	6030      	str	r0, [r6, #0]
 800b95c:	6918      	ldr	r0, [r3, #16]
 800b95e:	f7ff fd51 	bl	800b404 <__hi0bits>
 800b962:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b966:	e7e2      	b.n	800b92e <__d2b+0x6a>
 800b968:	0800c92b 	.word	0x0800c92b
 800b96c:	0800c994 	.word	0x0800c994

0800b970 <_realloc_r>:
 800b970:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b974:	460c      	mov	r4, r1
 800b976:	4682      	mov	sl, r0
 800b978:	4611      	mov	r1, r2
 800b97a:	b924      	cbnz	r4, 800b986 <_realloc_r+0x16>
 800b97c:	b003      	add	sp, #12
 800b97e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b982:	f7fa ba7f 	b.w	8005e84 <_malloc_r>
 800b986:	9201      	str	r2, [sp, #4]
 800b988:	f7fa fcb6 	bl	80062f8 <__malloc_lock>
 800b98c:	9901      	ldr	r1, [sp, #4]
 800b98e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b992:	f101 080b 	add.w	r8, r1, #11
 800b996:	f1b8 0f16 	cmp.w	r8, #22
 800b99a:	d90b      	bls.n	800b9b4 <_realloc_r+0x44>
 800b99c:	f038 0807 	bics.w	r8, r8, #7
 800b9a0:	d50a      	bpl.n	800b9b8 <_realloc_r+0x48>
 800b9a2:	230c      	movs	r3, #12
 800b9a4:	f04f 0b00 	mov.w	fp, #0
 800b9a8:	f8ca 3000 	str.w	r3, [sl]
 800b9ac:	4658      	mov	r0, fp
 800b9ae:	b003      	add	sp, #12
 800b9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9b4:	f04f 0810 	mov.w	r8, #16
 800b9b8:	4588      	cmp	r8, r1
 800b9ba:	d3f2      	bcc.n	800b9a2 <_realloc_r+0x32>
 800b9bc:	f025 0603 	bic.w	r6, r5, #3
 800b9c0:	45b0      	cmp	r8, r6
 800b9c2:	f1a4 0908 	sub.w	r9, r4, #8
 800b9c6:	f340 8173 	ble.w	800bcb0 <_realloc_r+0x340>
 800b9ca:	4a9d      	ldr	r2, [pc, #628]	; (800bc40 <_realloc_r+0x2d0>)
 800b9cc:	eb09 0306 	add.w	r3, r9, r6
 800b9d0:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	459c      	cmp	ip, r3
 800b9d8:	d005      	beq.n	800b9e6 <_realloc_r+0x76>
 800b9da:	f022 0001 	bic.w	r0, r2, #1
 800b9de:	4418      	add	r0, r3
 800b9e0:	6840      	ldr	r0, [r0, #4]
 800b9e2:	07c7      	lsls	r7, r0, #31
 800b9e4:	d447      	bmi.n	800ba76 <_realloc_r+0x106>
 800b9e6:	f022 0203 	bic.w	r2, r2, #3
 800b9ea:	459c      	cmp	ip, r3
 800b9ec:	eb06 0702 	add.w	r7, r6, r2
 800b9f0:	d119      	bne.n	800ba26 <_realloc_r+0xb6>
 800b9f2:	f108 0010 	add.w	r0, r8, #16
 800b9f6:	42b8      	cmp	r0, r7
 800b9f8:	dc3f      	bgt.n	800ba7a <_realloc_r+0x10a>
 800b9fa:	4a91      	ldr	r2, [pc, #580]	; (800bc40 <_realloc_r+0x2d0>)
 800b9fc:	eba7 0708 	sub.w	r7, r7, r8
 800ba00:	eb09 0308 	add.w	r3, r9, r8
 800ba04:	f047 0701 	orr.w	r7, r7, #1
 800ba08:	6093      	str	r3, [r2, #8]
 800ba0a:	605f      	str	r7, [r3, #4]
 800ba0c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ba10:	4650      	mov	r0, sl
 800ba12:	f003 0301 	and.w	r3, r3, #1
 800ba16:	ea43 0308 	orr.w	r3, r3, r8
 800ba1a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba1e:	f7fa fc71 	bl	8006304 <__malloc_unlock>
 800ba22:	46a3      	mov	fp, r4
 800ba24:	e7c2      	b.n	800b9ac <_realloc_r+0x3c>
 800ba26:	45b8      	cmp	r8, r7
 800ba28:	dc27      	bgt.n	800ba7a <_realloc_r+0x10a>
 800ba2a:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ba2e:	60da      	str	r2, [r3, #12]
 800ba30:	6093      	str	r3, [r2, #8]
 800ba32:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ba36:	eba7 0008 	sub.w	r0, r7, r8
 800ba3a:	280f      	cmp	r0, #15
 800ba3c:	f003 0301 	and.w	r3, r3, #1
 800ba40:	eb09 0207 	add.w	r2, r9, r7
 800ba44:	f240 8136 	bls.w	800bcb4 <_realloc_r+0x344>
 800ba48:	eb09 0108 	add.w	r1, r9, r8
 800ba4c:	ea48 0303 	orr.w	r3, r8, r3
 800ba50:	f040 0001 	orr.w	r0, r0, #1
 800ba54:	f8c9 3004 	str.w	r3, [r9, #4]
 800ba58:	6048      	str	r0, [r1, #4]
 800ba5a:	6853      	ldr	r3, [r2, #4]
 800ba5c:	4650      	mov	r0, sl
 800ba5e:	f043 0301 	orr.w	r3, r3, #1
 800ba62:	6053      	str	r3, [r2, #4]
 800ba64:	3108      	adds	r1, #8
 800ba66:	f7fa ff93 	bl	8006990 <_free_r>
 800ba6a:	4650      	mov	r0, sl
 800ba6c:	f7fa fc4a 	bl	8006304 <__malloc_unlock>
 800ba70:	f109 0b08 	add.w	fp, r9, #8
 800ba74:	e79a      	b.n	800b9ac <_realloc_r+0x3c>
 800ba76:	2200      	movs	r2, #0
 800ba78:	4613      	mov	r3, r2
 800ba7a:	07e8      	lsls	r0, r5, #31
 800ba7c:	f100 80c9 	bmi.w	800bc12 <_realloc_r+0x2a2>
 800ba80:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ba84:	eba9 0505 	sub.w	r5, r9, r5
 800ba88:	6868      	ldr	r0, [r5, #4]
 800ba8a:	f020 0003 	bic.w	r0, r0, #3
 800ba8e:	eb00 0b06 	add.w	fp, r0, r6
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	f000 8088 	beq.w	800bba8 <_realloc_r+0x238>
 800ba98:	459c      	cmp	ip, r3
 800ba9a:	eb02 070b 	add.w	r7, r2, fp
 800ba9e:	d14a      	bne.n	800bb36 <_realloc_r+0x1c6>
 800baa0:	f108 0310 	add.w	r3, r8, #16
 800baa4:	42bb      	cmp	r3, r7
 800baa6:	dc7f      	bgt.n	800bba8 <_realloc_r+0x238>
 800baa8:	46ab      	mov	fp, r5
 800baaa:	68eb      	ldr	r3, [r5, #12]
 800baac:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800bab0:	60d3      	str	r3, [r2, #12]
 800bab2:	609a      	str	r2, [r3, #8]
 800bab4:	1f32      	subs	r2, r6, #4
 800bab6:	2a24      	cmp	r2, #36	; 0x24
 800bab8:	d838      	bhi.n	800bb2c <_realloc_r+0x1bc>
 800baba:	2a13      	cmp	r2, #19
 800babc:	d934      	bls.n	800bb28 <_realloc_r+0x1b8>
 800babe:	6823      	ldr	r3, [r4, #0]
 800bac0:	2a1b      	cmp	r2, #27
 800bac2:	60ab      	str	r3, [r5, #8]
 800bac4:	6863      	ldr	r3, [r4, #4]
 800bac6:	60eb      	str	r3, [r5, #12]
 800bac8:	d81b      	bhi.n	800bb02 <_realloc_r+0x192>
 800baca:	3408      	adds	r4, #8
 800bacc:	f105 0310 	add.w	r3, r5, #16
 800bad0:	6822      	ldr	r2, [r4, #0]
 800bad2:	601a      	str	r2, [r3, #0]
 800bad4:	6862      	ldr	r2, [r4, #4]
 800bad6:	605a      	str	r2, [r3, #4]
 800bad8:	68a2      	ldr	r2, [r4, #8]
 800bada:	609a      	str	r2, [r3, #8]
 800badc:	4a58      	ldr	r2, [pc, #352]	; (800bc40 <_realloc_r+0x2d0>)
 800bade:	eba7 0708 	sub.w	r7, r7, r8
 800bae2:	eb05 0308 	add.w	r3, r5, r8
 800bae6:	f047 0701 	orr.w	r7, r7, #1
 800baea:	6093      	str	r3, [r2, #8]
 800baec:	605f      	str	r7, [r3, #4]
 800baee:	686b      	ldr	r3, [r5, #4]
 800baf0:	f003 0301 	and.w	r3, r3, #1
 800baf4:	ea43 0308 	orr.w	r3, r3, r8
 800baf8:	606b      	str	r3, [r5, #4]
 800bafa:	4650      	mov	r0, sl
 800bafc:	f7fa fc02 	bl	8006304 <__malloc_unlock>
 800bb00:	e754      	b.n	800b9ac <_realloc_r+0x3c>
 800bb02:	68a3      	ldr	r3, [r4, #8]
 800bb04:	2a24      	cmp	r2, #36	; 0x24
 800bb06:	612b      	str	r3, [r5, #16]
 800bb08:	68e3      	ldr	r3, [r4, #12]
 800bb0a:	bf18      	it	ne
 800bb0c:	3410      	addne	r4, #16
 800bb0e:	616b      	str	r3, [r5, #20]
 800bb10:	bf09      	itett	eq
 800bb12:	6923      	ldreq	r3, [r4, #16]
 800bb14:	f105 0318 	addne.w	r3, r5, #24
 800bb18:	61ab      	streq	r3, [r5, #24]
 800bb1a:	6962      	ldreq	r2, [r4, #20]
 800bb1c:	bf02      	ittt	eq
 800bb1e:	f105 0320 	addeq.w	r3, r5, #32
 800bb22:	61ea      	streq	r2, [r5, #28]
 800bb24:	3418      	addeq	r4, #24
 800bb26:	e7d3      	b.n	800bad0 <_realloc_r+0x160>
 800bb28:	465b      	mov	r3, fp
 800bb2a:	e7d1      	b.n	800bad0 <_realloc_r+0x160>
 800bb2c:	4621      	mov	r1, r4
 800bb2e:	4658      	mov	r0, fp
 800bb30:	f7fe fc90 	bl	800a454 <memmove>
 800bb34:	e7d2      	b.n	800badc <_realloc_r+0x16c>
 800bb36:	45b8      	cmp	r8, r7
 800bb38:	dc36      	bgt.n	800bba8 <_realloc_r+0x238>
 800bb3a:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800bb3e:	4628      	mov	r0, r5
 800bb40:	60da      	str	r2, [r3, #12]
 800bb42:	6093      	str	r3, [r2, #8]
 800bb44:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bb48:	68eb      	ldr	r3, [r5, #12]
 800bb4a:	60d3      	str	r3, [r2, #12]
 800bb4c:	609a      	str	r2, [r3, #8]
 800bb4e:	1f32      	subs	r2, r6, #4
 800bb50:	2a24      	cmp	r2, #36	; 0x24
 800bb52:	d825      	bhi.n	800bba0 <_realloc_r+0x230>
 800bb54:	2a13      	cmp	r2, #19
 800bb56:	d908      	bls.n	800bb6a <_realloc_r+0x1fa>
 800bb58:	6823      	ldr	r3, [r4, #0]
 800bb5a:	2a1b      	cmp	r2, #27
 800bb5c:	60ab      	str	r3, [r5, #8]
 800bb5e:	6863      	ldr	r3, [r4, #4]
 800bb60:	60eb      	str	r3, [r5, #12]
 800bb62:	d80a      	bhi.n	800bb7a <_realloc_r+0x20a>
 800bb64:	3408      	adds	r4, #8
 800bb66:	f105 0010 	add.w	r0, r5, #16
 800bb6a:	6823      	ldr	r3, [r4, #0]
 800bb6c:	6003      	str	r3, [r0, #0]
 800bb6e:	6863      	ldr	r3, [r4, #4]
 800bb70:	6043      	str	r3, [r0, #4]
 800bb72:	68a3      	ldr	r3, [r4, #8]
 800bb74:	6083      	str	r3, [r0, #8]
 800bb76:	46a9      	mov	r9, r5
 800bb78:	e75b      	b.n	800ba32 <_realloc_r+0xc2>
 800bb7a:	68a3      	ldr	r3, [r4, #8]
 800bb7c:	2a24      	cmp	r2, #36	; 0x24
 800bb7e:	612b      	str	r3, [r5, #16]
 800bb80:	68e3      	ldr	r3, [r4, #12]
 800bb82:	bf18      	it	ne
 800bb84:	f105 0018 	addne.w	r0, r5, #24
 800bb88:	616b      	str	r3, [r5, #20]
 800bb8a:	bf09      	itett	eq
 800bb8c:	6923      	ldreq	r3, [r4, #16]
 800bb8e:	3410      	addne	r4, #16
 800bb90:	61ab      	streq	r3, [r5, #24]
 800bb92:	6963      	ldreq	r3, [r4, #20]
 800bb94:	bf02      	ittt	eq
 800bb96:	f105 0020 	addeq.w	r0, r5, #32
 800bb9a:	61eb      	streq	r3, [r5, #28]
 800bb9c:	3418      	addeq	r4, #24
 800bb9e:	e7e4      	b.n	800bb6a <_realloc_r+0x1fa>
 800bba0:	4621      	mov	r1, r4
 800bba2:	f7fe fc57 	bl	800a454 <memmove>
 800bba6:	e7e6      	b.n	800bb76 <_realloc_r+0x206>
 800bba8:	45d8      	cmp	r8, fp
 800bbaa:	dc32      	bgt.n	800bc12 <_realloc_r+0x2a2>
 800bbac:	4628      	mov	r0, r5
 800bbae:	68eb      	ldr	r3, [r5, #12]
 800bbb0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800bbb4:	60d3      	str	r3, [r2, #12]
 800bbb6:	609a      	str	r2, [r3, #8]
 800bbb8:	1f32      	subs	r2, r6, #4
 800bbba:	2a24      	cmp	r2, #36	; 0x24
 800bbbc:	d825      	bhi.n	800bc0a <_realloc_r+0x29a>
 800bbbe:	2a13      	cmp	r2, #19
 800bbc0:	d908      	bls.n	800bbd4 <_realloc_r+0x264>
 800bbc2:	6823      	ldr	r3, [r4, #0]
 800bbc4:	2a1b      	cmp	r2, #27
 800bbc6:	60ab      	str	r3, [r5, #8]
 800bbc8:	6863      	ldr	r3, [r4, #4]
 800bbca:	60eb      	str	r3, [r5, #12]
 800bbcc:	d80a      	bhi.n	800bbe4 <_realloc_r+0x274>
 800bbce:	3408      	adds	r4, #8
 800bbd0:	f105 0010 	add.w	r0, r5, #16
 800bbd4:	6823      	ldr	r3, [r4, #0]
 800bbd6:	6003      	str	r3, [r0, #0]
 800bbd8:	6863      	ldr	r3, [r4, #4]
 800bbda:	6043      	str	r3, [r0, #4]
 800bbdc:	68a3      	ldr	r3, [r4, #8]
 800bbde:	6083      	str	r3, [r0, #8]
 800bbe0:	465f      	mov	r7, fp
 800bbe2:	e7c8      	b.n	800bb76 <_realloc_r+0x206>
 800bbe4:	68a3      	ldr	r3, [r4, #8]
 800bbe6:	2a24      	cmp	r2, #36	; 0x24
 800bbe8:	612b      	str	r3, [r5, #16]
 800bbea:	68e3      	ldr	r3, [r4, #12]
 800bbec:	bf18      	it	ne
 800bbee:	f105 0018 	addne.w	r0, r5, #24
 800bbf2:	616b      	str	r3, [r5, #20]
 800bbf4:	bf09      	itett	eq
 800bbf6:	6923      	ldreq	r3, [r4, #16]
 800bbf8:	3410      	addne	r4, #16
 800bbfa:	61ab      	streq	r3, [r5, #24]
 800bbfc:	6963      	ldreq	r3, [r4, #20]
 800bbfe:	bf02      	ittt	eq
 800bc00:	f105 0020 	addeq.w	r0, r5, #32
 800bc04:	61eb      	streq	r3, [r5, #28]
 800bc06:	3418      	addeq	r4, #24
 800bc08:	e7e4      	b.n	800bbd4 <_realloc_r+0x264>
 800bc0a:	4621      	mov	r1, r4
 800bc0c:	f7fe fc22 	bl	800a454 <memmove>
 800bc10:	e7e6      	b.n	800bbe0 <_realloc_r+0x270>
 800bc12:	4650      	mov	r0, sl
 800bc14:	f7fa f936 	bl	8005e84 <_malloc_r>
 800bc18:	4683      	mov	fp, r0
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	f43f af6d 	beq.w	800bafa <_realloc_r+0x18a>
 800bc20:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bc24:	f1a0 0208 	sub.w	r2, r0, #8
 800bc28:	f023 0301 	bic.w	r3, r3, #1
 800bc2c:	444b      	add	r3, r9
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d108      	bne.n	800bc44 <_realloc_r+0x2d4>
 800bc32:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bc36:	f027 0703 	bic.w	r7, r7, #3
 800bc3a:	4437      	add	r7, r6
 800bc3c:	e6f9      	b.n	800ba32 <_realloc_r+0xc2>
 800bc3e:	bf00      	nop
 800bc40:	20000030 	.word	0x20000030
 800bc44:	1f32      	subs	r2, r6, #4
 800bc46:	2a24      	cmp	r2, #36	; 0x24
 800bc48:	d82e      	bhi.n	800bca8 <_realloc_r+0x338>
 800bc4a:	2a13      	cmp	r2, #19
 800bc4c:	d929      	bls.n	800bca2 <_realloc_r+0x332>
 800bc4e:	6823      	ldr	r3, [r4, #0]
 800bc50:	2a1b      	cmp	r2, #27
 800bc52:	6003      	str	r3, [r0, #0]
 800bc54:	6863      	ldr	r3, [r4, #4]
 800bc56:	6043      	str	r3, [r0, #4]
 800bc58:	d80e      	bhi.n	800bc78 <_realloc_r+0x308>
 800bc5a:	f104 0208 	add.w	r2, r4, #8
 800bc5e:	f100 0308 	add.w	r3, r0, #8
 800bc62:	6811      	ldr	r1, [r2, #0]
 800bc64:	6019      	str	r1, [r3, #0]
 800bc66:	6851      	ldr	r1, [r2, #4]
 800bc68:	6059      	str	r1, [r3, #4]
 800bc6a:	6892      	ldr	r2, [r2, #8]
 800bc6c:	609a      	str	r2, [r3, #8]
 800bc6e:	4621      	mov	r1, r4
 800bc70:	4650      	mov	r0, sl
 800bc72:	f7fa fe8d 	bl	8006990 <_free_r>
 800bc76:	e740      	b.n	800bafa <_realloc_r+0x18a>
 800bc78:	68a3      	ldr	r3, [r4, #8]
 800bc7a:	2a24      	cmp	r2, #36	; 0x24
 800bc7c:	6083      	str	r3, [r0, #8]
 800bc7e:	68e3      	ldr	r3, [r4, #12]
 800bc80:	bf18      	it	ne
 800bc82:	f104 0210 	addne.w	r2, r4, #16
 800bc86:	60c3      	str	r3, [r0, #12]
 800bc88:	bf09      	itett	eq
 800bc8a:	6923      	ldreq	r3, [r4, #16]
 800bc8c:	f100 0310 	addne.w	r3, r0, #16
 800bc90:	6103      	streq	r3, [r0, #16]
 800bc92:	6961      	ldreq	r1, [r4, #20]
 800bc94:	bf02      	ittt	eq
 800bc96:	f104 0218 	addeq.w	r2, r4, #24
 800bc9a:	f100 0318 	addeq.w	r3, r0, #24
 800bc9e:	6141      	streq	r1, [r0, #20]
 800bca0:	e7df      	b.n	800bc62 <_realloc_r+0x2f2>
 800bca2:	4603      	mov	r3, r0
 800bca4:	4622      	mov	r2, r4
 800bca6:	e7dc      	b.n	800bc62 <_realloc_r+0x2f2>
 800bca8:	4621      	mov	r1, r4
 800bcaa:	f7fe fbd3 	bl	800a454 <memmove>
 800bcae:	e7de      	b.n	800bc6e <_realloc_r+0x2fe>
 800bcb0:	4637      	mov	r7, r6
 800bcb2:	e6be      	b.n	800ba32 <_realloc_r+0xc2>
 800bcb4:	431f      	orrs	r7, r3
 800bcb6:	f8c9 7004 	str.w	r7, [r9, #4]
 800bcba:	6853      	ldr	r3, [r2, #4]
 800bcbc:	f043 0301 	orr.w	r3, r3, #1
 800bcc0:	6053      	str	r3, [r2, #4]
 800bcc2:	e6d2      	b.n	800ba6a <_realloc_r+0xfa>

0800bcc4 <__ascii_wctomb>:
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	4608      	mov	r0, r1
 800bcc8:	b141      	cbz	r1, 800bcdc <__ascii_wctomb+0x18>
 800bcca:	2aff      	cmp	r2, #255	; 0xff
 800bccc:	d904      	bls.n	800bcd8 <__ascii_wctomb+0x14>
 800bcce:	228a      	movs	r2, #138	; 0x8a
 800bcd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcd4:	601a      	str	r2, [r3, #0]
 800bcd6:	4770      	bx	lr
 800bcd8:	2001      	movs	r0, #1
 800bcda:	700a      	strb	r2, [r1, #0]
 800bcdc:	4770      	bx	lr
	...

0800bce0 <_wcrtomb_r>:
 800bce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bce2:	4c09      	ldr	r4, [pc, #36]	; (800bd08 <_wcrtomb_r+0x28>)
 800bce4:	4605      	mov	r5, r0
 800bce6:	461e      	mov	r6, r3
 800bce8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800bcec:	b085      	sub	sp, #20
 800bcee:	b909      	cbnz	r1, 800bcf4 <_wcrtomb_r+0x14>
 800bcf0:	460a      	mov	r2, r1
 800bcf2:	a901      	add	r1, sp, #4
 800bcf4:	47b8      	blx	r7
 800bcf6:	1c43      	adds	r3, r0, #1
 800bcf8:	bf01      	itttt	eq
 800bcfa:	2300      	moveq	r3, #0
 800bcfc:	6033      	streq	r3, [r6, #0]
 800bcfe:	238a      	moveq	r3, #138	; 0x8a
 800bd00:	602b      	streq	r3, [r5, #0]
 800bd02:	b005      	add	sp, #20
 800bd04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd06:	bf00      	nop
 800bd08:	20000578 	.word	0x20000578

0800bd0c <__ssprint_r>:
 800bd0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd10:	6813      	ldr	r3, [r2, #0]
 800bd12:	4680      	mov	r8, r0
 800bd14:	9301      	str	r3, [sp, #4]
 800bd16:	6893      	ldr	r3, [r2, #8]
 800bd18:	460c      	mov	r4, r1
 800bd1a:	4617      	mov	r7, r2
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d157      	bne.n	800bdd0 <__ssprint_r+0xc4>
 800bd20:	2000      	movs	r0, #0
 800bd22:	2300      	movs	r3, #0
 800bd24:	607b      	str	r3, [r7, #4]
 800bd26:	b003      	add	sp, #12
 800bd28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2c:	9b01      	ldr	r3, [sp, #4]
 800bd2e:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800bd32:	3308      	adds	r3, #8
 800bd34:	9301      	str	r3, [sp, #4]
 800bd36:	68a6      	ldr	r6, [r4, #8]
 800bd38:	6820      	ldr	r0, [r4, #0]
 800bd3a:	f1bb 0f00 	cmp.w	fp, #0
 800bd3e:	d0f5      	beq.n	800bd2c <__ssprint_r+0x20>
 800bd40:	45b3      	cmp	fp, r6
 800bd42:	d32d      	bcc.n	800bda0 <__ssprint_r+0x94>
 800bd44:	89a2      	ldrh	r2, [r4, #12]
 800bd46:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd4a:	d029      	beq.n	800bda0 <__ssprint_r+0x94>
 800bd4c:	6921      	ldr	r1, [r4, #16]
 800bd4e:	6965      	ldr	r5, [r4, #20]
 800bd50:	eba0 0901 	sub.w	r9, r0, r1
 800bd54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd5c:	f109 0001 	add.w	r0, r9, #1
 800bd60:	106d      	asrs	r5, r5, #1
 800bd62:	4458      	add	r0, fp
 800bd64:	4285      	cmp	r5, r0
 800bd66:	bf38      	it	cc
 800bd68:	4605      	movcc	r5, r0
 800bd6a:	0553      	lsls	r3, r2, #21
 800bd6c:	d534      	bpl.n	800bdd8 <__ssprint_r+0xcc>
 800bd6e:	4629      	mov	r1, r5
 800bd70:	4640      	mov	r0, r8
 800bd72:	f7fa f887 	bl	8005e84 <_malloc_r>
 800bd76:	4606      	mov	r6, r0
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d038      	beq.n	800bdee <__ssprint_r+0xe2>
 800bd7c:	464a      	mov	r2, r9
 800bd7e:	6921      	ldr	r1, [r4, #16]
 800bd80:	f7fe fbe4 	bl	800a54c <memcpy>
 800bd84:	89a2      	ldrh	r2, [r4, #12]
 800bd86:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800bd8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bd8e:	81a2      	strh	r2, [r4, #12]
 800bd90:	6126      	str	r6, [r4, #16]
 800bd92:	444e      	add	r6, r9
 800bd94:	6026      	str	r6, [r4, #0]
 800bd96:	465e      	mov	r6, fp
 800bd98:	6165      	str	r5, [r4, #20]
 800bd9a:	eba5 0509 	sub.w	r5, r5, r9
 800bd9e:	60a5      	str	r5, [r4, #8]
 800bda0:	455e      	cmp	r6, fp
 800bda2:	bf28      	it	cs
 800bda4:	465e      	movcs	r6, fp
 800bda6:	4651      	mov	r1, sl
 800bda8:	4632      	mov	r2, r6
 800bdaa:	6820      	ldr	r0, [r4, #0]
 800bdac:	f7fe fb52 	bl	800a454 <memmove>
 800bdb0:	68a2      	ldr	r2, [r4, #8]
 800bdb2:	44da      	add	sl, fp
 800bdb4:	1b92      	subs	r2, r2, r6
 800bdb6:	60a2      	str	r2, [r4, #8]
 800bdb8:	6822      	ldr	r2, [r4, #0]
 800bdba:	4432      	add	r2, r6
 800bdbc:	6022      	str	r2, [r4, #0]
 800bdbe:	68ba      	ldr	r2, [r7, #8]
 800bdc0:	eba2 030b 	sub.w	r3, r2, fp
 800bdc4:	60bb      	str	r3, [r7, #8]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d0aa      	beq.n	800bd20 <__ssprint_r+0x14>
 800bdca:	f04f 0b00 	mov.w	fp, #0
 800bdce:	e7b2      	b.n	800bd36 <__ssprint_r+0x2a>
 800bdd0:	f04f 0a00 	mov.w	sl, #0
 800bdd4:	46d3      	mov	fp, sl
 800bdd6:	e7ae      	b.n	800bd36 <__ssprint_r+0x2a>
 800bdd8:	462a      	mov	r2, r5
 800bdda:	4640      	mov	r0, r8
 800bddc:	f7ff fdc8 	bl	800b970 <_realloc_r>
 800bde0:	4606      	mov	r6, r0
 800bde2:	2800      	cmp	r0, #0
 800bde4:	d1d4      	bne.n	800bd90 <__ssprint_r+0x84>
 800bde6:	4640      	mov	r0, r8
 800bde8:	6921      	ldr	r1, [r4, #16]
 800bdea:	f7fa fdd1 	bl	8006990 <_free_r>
 800bdee:	230c      	movs	r3, #12
 800bdf0:	f8c8 3000 	str.w	r3, [r8]
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	f04f 30ff 	mov.w	r0, #4294967295
 800bdfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdfe:	81a3      	strh	r3, [r4, #12]
 800be00:	2300      	movs	r3, #0
 800be02:	60bb      	str	r3, [r7, #8]
 800be04:	e78d      	b.n	800bd22 <__ssprint_r+0x16>

0800be06 <__swbuf_r>:
 800be06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be08:	460e      	mov	r6, r1
 800be0a:	4614      	mov	r4, r2
 800be0c:	4605      	mov	r5, r0
 800be0e:	b118      	cbz	r0, 800be18 <__swbuf_r+0x12>
 800be10:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800be12:	b90b      	cbnz	r3, 800be18 <__swbuf_r+0x12>
 800be14:	f7fa fb08 	bl	8006428 <__sinit>
 800be18:	69a3      	ldr	r3, [r4, #24]
 800be1a:	60a3      	str	r3, [r4, #8]
 800be1c:	89a3      	ldrh	r3, [r4, #12]
 800be1e:	0719      	lsls	r1, r3, #28
 800be20:	d529      	bpl.n	800be76 <__swbuf_r+0x70>
 800be22:	6923      	ldr	r3, [r4, #16]
 800be24:	b33b      	cbz	r3, 800be76 <__swbuf_r+0x70>
 800be26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be2a:	b2f6      	uxtb	r6, r6
 800be2c:	049a      	lsls	r2, r3, #18
 800be2e:	4637      	mov	r7, r6
 800be30:	d52a      	bpl.n	800be88 <__swbuf_r+0x82>
 800be32:	6823      	ldr	r3, [r4, #0]
 800be34:	6922      	ldr	r2, [r4, #16]
 800be36:	1a98      	subs	r0, r3, r2
 800be38:	6963      	ldr	r3, [r4, #20]
 800be3a:	4283      	cmp	r3, r0
 800be3c:	dc04      	bgt.n	800be48 <__swbuf_r+0x42>
 800be3e:	4621      	mov	r1, r4
 800be40:	4628      	mov	r0, r5
 800be42:	f7fe f871 	bl	8009f28 <_fflush_r>
 800be46:	b9e0      	cbnz	r0, 800be82 <__swbuf_r+0x7c>
 800be48:	68a3      	ldr	r3, [r4, #8]
 800be4a:	3b01      	subs	r3, #1
 800be4c:	60a3      	str	r3, [r4, #8]
 800be4e:	6823      	ldr	r3, [r4, #0]
 800be50:	1c5a      	adds	r2, r3, #1
 800be52:	6022      	str	r2, [r4, #0]
 800be54:	701e      	strb	r6, [r3, #0]
 800be56:	6962      	ldr	r2, [r4, #20]
 800be58:	1c43      	adds	r3, r0, #1
 800be5a:	429a      	cmp	r2, r3
 800be5c:	d004      	beq.n	800be68 <__swbuf_r+0x62>
 800be5e:	89a3      	ldrh	r3, [r4, #12]
 800be60:	07db      	lsls	r3, r3, #31
 800be62:	d506      	bpl.n	800be72 <__swbuf_r+0x6c>
 800be64:	2e0a      	cmp	r6, #10
 800be66:	d104      	bne.n	800be72 <__swbuf_r+0x6c>
 800be68:	4621      	mov	r1, r4
 800be6a:	4628      	mov	r0, r5
 800be6c:	f7fe f85c 	bl	8009f28 <_fflush_r>
 800be70:	b938      	cbnz	r0, 800be82 <__swbuf_r+0x7c>
 800be72:	4638      	mov	r0, r7
 800be74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be76:	4621      	mov	r1, r4
 800be78:	4628      	mov	r0, r5
 800be7a:	f7fe fa29 	bl	800a2d0 <__swsetup_r>
 800be7e:	2800      	cmp	r0, #0
 800be80:	d0d1      	beq.n	800be26 <__swbuf_r+0x20>
 800be82:	f04f 37ff 	mov.w	r7, #4294967295
 800be86:	e7f4      	b.n	800be72 <__swbuf_r+0x6c>
 800be88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800be8c:	81a3      	strh	r3, [r4, #12]
 800be8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800be94:	6663      	str	r3, [r4, #100]	; 0x64
 800be96:	e7cc      	b.n	800be32 <__swbuf_r+0x2c>

0800be98 <__assert_func>:
 800be98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be9a:	4614      	mov	r4, r2
 800be9c:	461a      	mov	r2, r3
 800be9e:	4b09      	ldr	r3, [pc, #36]	; (800bec4 <__assert_func+0x2c>)
 800bea0:	4605      	mov	r5, r0
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	68d8      	ldr	r0, [r3, #12]
 800bea6:	b14c      	cbz	r4, 800bebc <__assert_func+0x24>
 800bea8:	4b07      	ldr	r3, [pc, #28]	; (800bec8 <__assert_func+0x30>)
 800beaa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800beae:	9100      	str	r1, [sp, #0]
 800beb0:	462b      	mov	r3, r5
 800beb2:	4906      	ldr	r1, [pc, #24]	; (800becc <__assert_func+0x34>)
 800beb4:	f000 f844 	bl	800bf40 <fiprintf>
 800beb8:	f000 f854 	bl	800bf64 <abort>
 800bebc:	4b04      	ldr	r3, [pc, #16]	; (800bed0 <__assert_func+0x38>)
 800bebe:	461c      	mov	r4, r3
 800bec0:	e7f3      	b.n	800beaa <__assert_func+0x12>
 800bec2:	bf00      	nop
 800bec4:	20000570 	.word	0x20000570
 800bec8:	0800cbed 	.word	0x0800cbed
 800becc:	0800cbfa 	.word	0x0800cbfa
 800bed0:	0800cc28 	.word	0x0800cc28

0800bed4 <_calloc_r>:
 800bed4:	b538      	push	{r3, r4, r5, lr}
 800bed6:	fba1 1502 	umull	r1, r5, r1, r2
 800beda:	b92d      	cbnz	r5, 800bee8 <_calloc_r+0x14>
 800bedc:	f7f9 ffd2 	bl	8005e84 <_malloc_r>
 800bee0:	4604      	mov	r4, r0
 800bee2:	b938      	cbnz	r0, 800bef4 <_calloc_r+0x20>
 800bee4:	4620      	mov	r0, r4
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	f7fa fcb4 	bl	8006854 <__errno>
 800beec:	230c      	movs	r3, #12
 800beee:	2400      	movs	r4, #0
 800bef0:	6003      	str	r3, [r0, #0]
 800bef2:	e7f7      	b.n	800bee4 <_calloc_r+0x10>
 800bef4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bef8:	f022 0203 	bic.w	r2, r2, #3
 800befc:	3a04      	subs	r2, #4
 800befe:	2a24      	cmp	r2, #36	; 0x24
 800bf00:	d819      	bhi.n	800bf36 <_calloc_r+0x62>
 800bf02:	2a13      	cmp	r2, #19
 800bf04:	d915      	bls.n	800bf32 <_calloc_r+0x5e>
 800bf06:	2a1b      	cmp	r2, #27
 800bf08:	e9c0 5500 	strd	r5, r5, [r0]
 800bf0c:	d806      	bhi.n	800bf1c <_calloc_r+0x48>
 800bf0e:	f100 0308 	add.w	r3, r0, #8
 800bf12:	2200      	movs	r2, #0
 800bf14:	e9c3 2200 	strd	r2, r2, [r3]
 800bf18:	609a      	str	r2, [r3, #8]
 800bf1a:	e7e3      	b.n	800bee4 <_calloc_r+0x10>
 800bf1c:	2a24      	cmp	r2, #36	; 0x24
 800bf1e:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800bf22:	bf11      	iteee	ne
 800bf24:	f100 0310 	addne.w	r3, r0, #16
 800bf28:	6105      	streq	r5, [r0, #16]
 800bf2a:	f100 0318 	addeq.w	r3, r0, #24
 800bf2e:	6145      	streq	r5, [r0, #20]
 800bf30:	e7ef      	b.n	800bf12 <_calloc_r+0x3e>
 800bf32:	4603      	mov	r3, r0
 800bf34:	e7ed      	b.n	800bf12 <_calloc_r+0x3e>
 800bf36:	4629      	mov	r1, r5
 800bf38:	f7fa fc3e 	bl	80067b8 <memset>
 800bf3c:	e7d2      	b.n	800bee4 <_calloc_r+0x10>
	...

0800bf40 <fiprintf>:
 800bf40:	b40e      	push	{r1, r2, r3}
 800bf42:	b503      	push	{r0, r1, lr}
 800bf44:	4601      	mov	r1, r0
 800bf46:	ab03      	add	r3, sp, #12
 800bf48:	4805      	ldr	r0, [pc, #20]	; (800bf60 <fiprintf+0x20>)
 800bf4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf4e:	6800      	ldr	r0, [r0, #0]
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	f7fd fa39 	bl	80093c8 <_vfiprintf_r>
 800bf56:	b002      	add	sp, #8
 800bf58:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf5c:	b003      	add	sp, #12
 800bf5e:	4770      	bx	lr
 800bf60:	20000570 	.word	0x20000570

0800bf64 <abort>:
 800bf64:	2006      	movs	r0, #6
 800bf66:	b508      	push	{r3, lr}
 800bf68:	f000 f82c 	bl	800bfc4 <raise>
 800bf6c:	2001      	movs	r0, #1
 800bf6e:	f7f6 f9f5 	bl	800235c <_exit>

0800bf72 <_raise_r>:
 800bf72:	291f      	cmp	r1, #31
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4604      	mov	r4, r0
 800bf78:	460d      	mov	r5, r1
 800bf7a:	d904      	bls.n	800bf86 <_raise_r+0x14>
 800bf7c:	2316      	movs	r3, #22
 800bf7e:	6003      	str	r3, [r0, #0]
 800bf80:	f04f 30ff 	mov.w	r0, #4294967295
 800bf84:	bd38      	pop	{r3, r4, r5, pc}
 800bf86:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 800bf8a:	b112      	cbz	r2, 800bf92 <_raise_r+0x20>
 800bf8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf90:	b94b      	cbnz	r3, 800bfa6 <_raise_r+0x34>
 800bf92:	4620      	mov	r0, r4
 800bf94:	f000 f830 	bl	800bff8 <_getpid_r>
 800bf98:	462a      	mov	r2, r5
 800bf9a:	4601      	mov	r1, r0
 800bf9c:	4620      	mov	r0, r4
 800bf9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfa2:	f000 b817 	b.w	800bfd4 <_kill_r>
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d00a      	beq.n	800bfc0 <_raise_r+0x4e>
 800bfaa:	1c59      	adds	r1, r3, #1
 800bfac:	d103      	bne.n	800bfb6 <_raise_r+0x44>
 800bfae:	2316      	movs	r3, #22
 800bfb0:	6003      	str	r3, [r0, #0]
 800bfb2:	2001      	movs	r0, #1
 800bfb4:	e7e6      	b.n	800bf84 <_raise_r+0x12>
 800bfb6:	2400      	movs	r4, #0
 800bfb8:	4628      	mov	r0, r5
 800bfba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bfbe:	4798      	blx	r3
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	e7df      	b.n	800bf84 <_raise_r+0x12>

0800bfc4 <raise>:
 800bfc4:	4b02      	ldr	r3, [pc, #8]	; (800bfd0 <raise+0xc>)
 800bfc6:	4601      	mov	r1, r0
 800bfc8:	6818      	ldr	r0, [r3, #0]
 800bfca:	f7ff bfd2 	b.w	800bf72 <_raise_r>
 800bfce:	bf00      	nop
 800bfd0:	20000570 	.word	0x20000570

0800bfd4 <_kill_r>:
 800bfd4:	b538      	push	{r3, r4, r5, lr}
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	4d06      	ldr	r5, [pc, #24]	; (800bff4 <_kill_r+0x20>)
 800bfda:	4604      	mov	r4, r0
 800bfdc:	4608      	mov	r0, r1
 800bfde:	4611      	mov	r1, r2
 800bfe0:	602b      	str	r3, [r5, #0]
 800bfe2:	f7f6 f9dd 	bl	80023a0 <_kill>
 800bfe6:	1c43      	adds	r3, r0, #1
 800bfe8:	d102      	bne.n	800bff0 <_kill_r+0x1c>
 800bfea:	682b      	ldr	r3, [r5, #0]
 800bfec:	b103      	cbz	r3, 800bff0 <_kill_r+0x1c>
 800bfee:	6023      	str	r3, [r4, #0]
 800bff0:	bd38      	pop	{r3, r4, r5, pc}
 800bff2:	bf00      	nop
 800bff4:	20000e7c 	.word	0x20000e7c

0800bff8 <_getpid_r>:
 800bff8:	f7f6 b9cb 	b.w	8002392 <_getpid>

0800bffc <findslot>:
 800bffc:	4b0a      	ldr	r3, [pc, #40]	; (800c028 <findslot+0x2c>)
 800bffe:	b510      	push	{r4, lr}
 800c000:	4604      	mov	r4, r0
 800c002:	6818      	ldr	r0, [r3, #0]
 800c004:	b118      	cbz	r0, 800c00e <findslot+0x12>
 800c006:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c008:	b90b      	cbnz	r3, 800c00e <findslot+0x12>
 800c00a:	f7fa fa0d 	bl	8006428 <__sinit>
 800c00e:	2c13      	cmp	r4, #19
 800c010:	d807      	bhi.n	800c022 <findslot+0x26>
 800c012:	4806      	ldr	r0, [pc, #24]	; (800c02c <findslot+0x30>)
 800c014:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c018:	3201      	adds	r2, #1
 800c01a:	d002      	beq.n	800c022 <findslot+0x26>
 800c01c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c020:	bd10      	pop	{r4, pc}
 800c022:	2000      	movs	r0, #0
 800c024:	e7fc      	b.n	800c020 <findslot+0x24>
 800c026:	bf00      	nop
 800c028:	20000570 	.word	0x20000570
 800c02c:	20001018 	.word	0x20001018

0800c030 <error>:
 800c030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c032:	4604      	mov	r4, r0
 800c034:	f7fa fc0e 	bl	8006854 <__errno>
 800c038:	2613      	movs	r6, #19
 800c03a:	4605      	mov	r5, r0
 800c03c:	2700      	movs	r7, #0
 800c03e:	4630      	mov	r0, r6
 800c040:	4639      	mov	r1, r7
 800c042:	beab      	bkpt	0x00ab
 800c044:	4606      	mov	r6, r0
 800c046:	4620      	mov	r0, r4
 800c048:	602e      	str	r6, [r5, #0]
 800c04a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c04c <checkerror>:
 800c04c:	1c43      	adds	r3, r0, #1
 800c04e:	d101      	bne.n	800c054 <checkerror+0x8>
 800c050:	f7ff bfee 	b.w	800c030 <error>
 800c054:	4770      	bx	lr

0800c056 <_swilseek>:
 800c056:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c058:	460c      	mov	r4, r1
 800c05a:	4616      	mov	r6, r2
 800c05c:	f7ff ffce 	bl	800bffc <findslot>
 800c060:	4605      	mov	r5, r0
 800c062:	b940      	cbnz	r0, 800c076 <_swilseek+0x20>
 800c064:	f7fa fbf6 	bl	8006854 <__errno>
 800c068:	2309      	movs	r3, #9
 800c06a:	6003      	str	r3, [r0, #0]
 800c06c:	f04f 34ff 	mov.w	r4, #4294967295
 800c070:	4620      	mov	r0, r4
 800c072:	b003      	add	sp, #12
 800c074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c076:	2e02      	cmp	r6, #2
 800c078:	d903      	bls.n	800c082 <_swilseek+0x2c>
 800c07a:	f7fa fbeb 	bl	8006854 <__errno>
 800c07e:	2316      	movs	r3, #22
 800c080:	e7f3      	b.n	800c06a <_swilseek+0x14>
 800c082:	2e01      	cmp	r6, #1
 800c084:	d112      	bne.n	800c0ac <_swilseek+0x56>
 800c086:	6843      	ldr	r3, [r0, #4]
 800c088:	18e4      	adds	r4, r4, r3
 800c08a:	d4f6      	bmi.n	800c07a <_swilseek+0x24>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	260a      	movs	r6, #10
 800c090:	466f      	mov	r7, sp
 800c092:	e9cd 3400 	strd	r3, r4, [sp]
 800c096:	4630      	mov	r0, r6
 800c098:	4639      	mov	r1, r7
 800c09a:	beab      	bkpt	0x00ab
 800c09c:	4606      	mov	r6, r0
 800c09e:	4630      	mov	r0, r6
 800c0a0:	f7ff ffd4 	bl	800c04c <checkerror>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	dbe1      	blt.n	800c06c <_swilseek+0x16>
 800c0a8:	606c      	str	r4, [r5, #4]
 800c0aa:	e7e1      	b.n	800c070 <_swilseek+0x1a>
 800c0ac:	2e02      	cmp	r6, #2
 800c0ae:	6803      	ldr	r3, [r0, #0]
 800c0b0:	d1ec      	bne.n	800c08c <_swilseek+0x36>
 800c0b2:	260c      	movs	r6, #12
 800c0b4:	466f      	mov	r7, sp
 800c0b6:	9300      	str	r3, [sp, #0]
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	4639      	mov	r1, r7
 800c0bc:	beab      	bkpt	0x00ab
 800c0be:	4606      	mov	r6, r0
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	f7ff ffc3 	bl	800c04c <checkerror>
 800c0c6:	1c43      	adds	r3, r0, #1
 800c0c8:	d0d0      	beq.n	800c06c <_swilseek+0x16>
 800c0ca:	4404      	add	r4, r0
 800c0cc:	e7de      	b.n	800c08c <_swilseek+0x36>

0800c0ce <_lseek>:
 800c0ce:	f7ff bfc2 	b.w	800c056 <_swilseek>

0800c0d2 <_swiclose>:
 800c0d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c0d4:	2402      	movs	r4, #2
 800c0d6:	9001      	str	r0, [sp, #4]
 800c0d8:	ad01      	add	r5, sp, #4
 800c0da:	4620      	mov	r0, r4
 800c0dc:	4629      	mov	r1, r5
 800c0de:	beab      	bkpt	0x00ab
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f7ff ffb2 	bl	800c04c <checkerror>
 800c0e8:	b003      	add	sp, #12
 800c0ea:	bd30      	pop	{r4, r5, pc}

0800c0ec <_close>:
 800c0ec:	b538      	push	{r3, r4, r5, lr}
 800c0ee:	4605      	mov	r5, r0
 800c0f0:	f7ff ff84 	bl	800bffc <findslot>
 800c0f4:	4604      	mov	r4, r0
 800c0f6:	b930      	cbnz	r0, 800c106 <_close+0x1a>
 800c0f8:	f7fa fbac 	bl	8006854 <__errno>
 800c0fc:	2309      	movs	r3, #9
 800c0fe:	6003      	str	r3, [r0, #0]
 800c100:	f04f 30ff 	mov.w	r0, #4294967295
 800c104:	bd38      	pop	{r3, r4, r5, pc}
 800c106:	3d01      	subs	r5, #1
 800c108:	2d01      	cmp	r5, #1
 800c10a:	d809      	bhi.n	800c120 <_close+0x34>
 800c10c:	4b09      	ldr	r3, [pc, #36]	; (800c134 <_close+0x48>)
 800c10e:	689a      	ldr	r2, [r3, #8]
 800c110:	691b      	ldr	r3, [r3, #16]
 800c112:	429a      	cmp	r2, r3
 800c114:	d104      	bne.n	800c120 <_close+0x34>
 800c116:	f04f 33ff 	mov.w	r3, #4294967295
 800c11a:	6003      	str	r3, [r0, #0]
 800c11c:	2000      	movs	r0, #0
 800c11e:	e7f1      	b.n	800c104 <_close+0x18>
 800c120:	6820      	ldr	r0, [r4, #0]
 800c122:	f7ff ffd6 	bl	800c0d2 <_swiclose>
 800c126:	2800      	cmp	r0, #0
 800c128:	d1ec      	bne.n	800c104 <_close+0x18>
 800c12a:	f04f 33ff 	mov.w	r3, #4294967295
 800c12e:	6023      	str	r3, [r4, #0]
 800c130:	e7e8      	b.n	800c104 <_close+0x18>
 800c132:	bf00      	nop
 800c134:	20001018 	.word	0x20001018

0800c138 <_isatty>:
 800c138:	b570      	push	{r4, r5, r6, lr}
 800c13a:	f7ff ff5f 	bl	800bffc <findslot>
 800c13e:	2509      	movs	r5, #9
 800c140:	4604      	mov	r4, r0
 800c142:	b920      	cbnz	r0, 800c14e <_isatty+0x16>
 800c144:	f7fa fb86 	bl	8006854 <__errno>
 800c148:	6005      	str	r5, [r0, #0]
 800c14a:	4620      	mov	r0, r4
 800c14c:	bd70      	pop	{r4, r5, r6, pc}
 800c14e:	4628      	mov	r0, r5
 800c150:	4621      	mov	r1, r4
 800c152:	beab      	bkpt	0x00ab
 800c154:	4604      	mov	r4, r0
 800c156:	2c01      	cmp	r4, #1
 800c158:	d0f7      	beq.n	800c14a <_isatty+0x12>
 800c15a:	f7fa fb7b 	bl	8006854 <__errno>
 800c15e:	2400      	movs	r4, #0
 800c160:	4605      	mov	r5, r0
 800c162:	2613      	movs	r6, #19
 800c164:	4630      	mov	r0, r6
 800c166:	4621      	mov	r1, r4
 800c168:	beab      	bkpt	0x00ab
 800c16a:	4606      	mov	r6, r0
 800c16c:	602e      	str	r6, [r5, #0]
 800c16e:	e7ec      	b.n	800c14a <_isatty+0x12>

0800c170 <_init>:
 800c170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c172:	bf00      	nop
 800c174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c176:	bc08      	pop	{r3}
 800c178:	469e      	mov	lr, r3
 800c17a:	4770      	bx	lr

0800c17c <_fini>:
 800c17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c17e:	bf00      	nop
 800c180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c182:	bc08      	pop	{r3}
 800c184:	469e      	mov	lr, r3
 800c186:	4770      	bx	lr
