/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_0z[1]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_5z) & celloutsig_1_6z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[0] | celloutsig_1_7z) & celloutsig_1_7z);
  assign celloutsig_1_5z = in_data[100] ^ celloutsig_1_0z[0];
  assign celloutsig_0_2z = in_data[39] ^ celloutsig_0_0z[2];
  assign celloutsig_1_1z = in_data[128:124] & { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z[2:1], celloutsig_1_13z, celloutsig_1_13z } == { celloutsig_1_3z[2:1], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_11z = { in_data[153], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z } >= { in_data[152:150], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_13z = { in_data[122:111], celloutsig_1_2z, celloutsig_1_3z } >= { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_0z[0] ? in_data[125:122] : celloutsig_1_1z[3:0];
  assign celloutsig_1_2z = | { celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_1_12z = | in_data[143:126];
  assign celloutsig_1_18z = | { celloutsig_1_15z[10:6], celloutsig_1_7z };
  assign celloutsig_1_6z = | in_data[183:153];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, in_data[183:143] };
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[4:2], celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[142:140] >> in_data[124:122];
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } >> { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_0z >>> { celloutsig_1_1z[1:0], celloutsig_1_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[59:57];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
