Startpoint: _0983_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _0982_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _0983_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.17    0.17 ^ _0983_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           transceiver.uart_rx1 (net)
                  0.03    0.00    0.17 ^ _0982_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.17   data arrival time

                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _0982_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: uart_rx (input port clocked by sys_clk)
Endpoint: uart_tx (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v uart_rx (in)
     1    0.00                           uart_rx (net)
                  0.01    0.00    2.00 v input49/A (sky130_fd_sc_hd__buf_1)
                  0.08    0.16    2.16 v input49/X (sky130_fd_sc_hd__buf_1)
     2    0.01                           net49 (net)
                  0.08    0.00    2.16 v _0924_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.70    2.86 v _0924_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           net84 (net)
                  0.14    0.00    2.86 v output84/A (sky130_fd_sc_hd__clkbuf_2)
                  0.03    0.19    3.05 v output84/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           uart_tx (net)
                  0.03    0.00    3.05 v uart_tx (out)
                                  3.05   data arrival time

                  0.00   10.00   10.00   clock sys_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  4.95   slack (MET)


