INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/vivado_projs/ES3B2/lab4_attempt3/lab4_attempt3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/vivado_projs/ES3B2/lab4_attempt3/lab4_attempt3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/vivado_projs/ES3B2/lab4_attempt3/lab4_attempt3.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/vivado_projs/ES3B2/lab4_attempt3/lab4_attempt3.srcs/sim_1/new/vga_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/vivado_projs/ES3B2/lab4_attempt3/lab4_attempt3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
