==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
ERROR: [HLS 200-1023] Part 'xcvu13p-flga2577-2-e' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part 'xc7z020clg400-1' 
ERROR: [HLS 200-1023] Part ''xc7z020clg400-1'' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 253.410 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:4223)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 1.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 305.887 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:133937)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 308.895 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:133937)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 305.926 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:133937)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
ERROR: [HLS 200-1023] Part 'xcvu13p-flga2577-2-e' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
ERROR: [HLS 200-1023] Part 'xcvu13p-flga2577-2-e' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 305.926 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:4223)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 305.926 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
ERROR: [HLS 207-2577] excess elements in array initializer (firmware/weights/w6.h:12:4223)
WARNING: [HLS 207-5169] shift count is negative (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:992:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<50, 40, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:294:38)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax_legacy<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/nnet_utils/nnet_activation_stream.h:365:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'nnet::softmax<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 10>, softmax_config16>' requested here (firmware/myproject.cpp:77:11)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1024:114)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::to_int' requested here (/home/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_fixed_base.h:1199:116)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<51, 41, true, AP_TRN, AP_WRAP, 0>::operator int' requested here (firmware/nnet_utils/nnet_activation_stream.h:314:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 0.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 308.895 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:84)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:77)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/home/Vitis_HLS/2024.1/common/technology/autopilot/ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.59 seconds. CPU system time: 1.11 seconds. Elapsed time: 15.85 seconds; current allocated memory: 316.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,309 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 242,526 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,084 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75,661 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,516 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,131 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,827 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,888 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,284 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,207 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,573 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,820 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,958 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,958 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,809 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,361 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:102:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_sepconv_stream.h:156:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv_stream.h:268:9)
WARNING: [HLS 214-273] In function 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_sepconv_stream.h:13:0)
WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*) (.19)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:32:13)
INFO: [HLS 214-131] Inlining function 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' into 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' (firmware/nnet_utils/nnet_sepconv_stream.h:270:13)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.1.15)' into 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' (firmware/nnet_utils/nnet_sepconv_stream.h:280:2)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' into 'void nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.12)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:31:21)
INFO: [HLS 214-131] Inlining function 'void nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.12)' into 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:103:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const (.11)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:153:13)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.7)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:168:2)
INFO: [HLS 214-131] Inlining function 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' into 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:73:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_global_pool<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config14>(ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:222:26)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.7)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.5)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.3)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.3)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:201:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:213:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:222:27)
INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:241:9)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'AvgPoolPack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:277:13)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'InitData' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:151:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:166:5)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:30:5)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:38:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:45:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:47:9)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:55:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:278:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (firmware/nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'AvgPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:277:13) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-186] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-186] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:211:5) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:218:9) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 1 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 64 (firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (firmware/nnet_utils/nnet_sepconv_stream.h:30:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 288 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_sepconv_stream.h:38:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_sepconv_stream.h:45:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 9 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_sepconv_stream.h:47:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_sepconv_stream.h:55:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:278:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>' completely with a factor of 3 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.136)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_sepconv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w19': Complete partitioning on dimension 1. (firmware/weights/w19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b19': Complete partitioning on dimension 1. (firmware/weights/b19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEPNSB_8weight_tEPNSB_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:253:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'mult.i.i.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:16:29)
INFO: [HLS 214-248] Applying array_partition to 'data.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:141:30)
INFO: [HLS 214-248] Applying array_partition to 'res.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:144:29)
INFO: [HLS 214-248] Applying array_partition to 'data_pack': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'data_window': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:232:32)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-248] Applying array_partition to 'data_array': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:193:33)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:219:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:73:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:69:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:65:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer19_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:61:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:57:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:53:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:49:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:45:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:37:25)
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< ReadInputWidth> at firmware/nnet_utils/nnet_pooling_stream.h:249:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadTopWidth> at firmware/nnet_utils/nnet_padding_stream.h:53:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadMain> at firmware/nnet_utils/nnet_padding_stream.h:59:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadBottomWidth> at firmware/nnet_utils/nnet_padding_stream.h:77:9 
INFO: [HLS 214-291] Loop 'CopyMain' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_padding_stream.h:65:9)
INFO: [HLS 214-186] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>' completely with a factor of 16 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>' completely with a factor of 32 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' to improve effectiveness of pipeline pragma in function 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:263:5)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:158:9)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(config19_mult::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 97.65 seconds. CPU system time: 1.2 seconds. Elapsed time: 99.92 seconds; current allocated memory: 337.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 337.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 357.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.67 seconds; current allocated memory: 377.496 MB.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 11 process function(s): 
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>'
	 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>'
	 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:43:19) to (firmware/nnet_utils/nnet_common.h:45:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...2044 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv_stream.h:21:5)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_mult.h:33:29)...639 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...862 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.72 seconds; current allocated memory: 457.363 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadInputHeight'(firmware/nnet_utils/nnet_pooling_stream.h:247:5) and 'ReadInputWidth'(firmware/nnet_utils/nnet_pooling_stream.h:249:9) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadInputHeight'(firmware/nnet_utils/nnet_sepconv2d_stream.h:25:9) and 'ReadInputWidth'(firmware/nnet_utils/nnet_sepconv2d_stream.h:27:13) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:67:9) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:247:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:25:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.55 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.65 seconds; current allocated memory: 739.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,3u>,config17>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>' to 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>' to 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>' to 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>' to 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain'.
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('conv1_input_read_1', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('conv1_input_read_2', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('conv1_input_read_3', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('conv1_input_read_4', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('conv1_input_read_19', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('conv1_input_read_27', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('conv1_input_read_31', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between fifo write operation ('layer17_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer17_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer17_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer17_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'PadMain'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 745.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (5.001 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' consists of the following:
	'call' operation 0 bit ('_ln0') to 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain' [6]  (5.001 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 745.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 745.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.65 seconds; current allocated memory: 776.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.36 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 10, function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain'.
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, loop 'PadMain'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' consists of the following:
	'call' operation 0 bit ('_ln0') to 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadTopWidth' [6]  (4.956 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 879.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (6.811 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' consists of the following:
	'load' operation 32 bit ('pY_1_loc_1448_load', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) on local variable 'pY_1_loc_1448' [697]  (0.000 ns)
	'add' operation 32 bit ('add_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) [2459]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) [2460]  (2.552 ns)
	'store' operation 0 bit ('pY_1_loc_1448_write_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) of variable 'add_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103 on local variable 'pY_1_loc_1448' [2467]  (1.707 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 879.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.81 seconds. CPU system time: 0.47 seconds. Elapsed time: 18.31 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (5.091 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten44_write_ln0') of constant 0 on local variable 'indvar_flatten44' [6]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten44_load', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) on local variable 'indvar_flatten44' [9]  (0.000 ns)
	'add' operation 8 bit ('add_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) [8050]  (1.915 ns)
	'store' operation 0 bit ('indvar_flatten44_write_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) of variable 'add_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67 on local variable 'indvar_flatten44' [8052]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.78 seconds. CPU system time: 0 seconds. Elapsed time: 7.78 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 30.38 seconds. CPU system time: 0.15 seconds. Elapsed time: 30.54 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0 to dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer15_out (from dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' is 23794 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 74 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' is 25762 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage1))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' is 26490 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp36) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp32) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnethbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnettde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbil' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' is 5711 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s', because the estimated Stream Port Number is 59, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' is 54258 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 319 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 297 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 266 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 102 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 185 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.77 seconds. CPU system time: 0.4 seconds. Elapsed time: 12.2 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' is 20190 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 93 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 99 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_bkl' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabbjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_bkl' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_U(myproject_fifo_w48_d1089_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w512_d324_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_U(myproject_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w160_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_U(myproject_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_U(myproject_start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U(myproject_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll_U(myproject_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_U(myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_U(myproject_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U(myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.7 seconds; current allocated memory: 2.005 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.81 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:22; Allocated memory: 1.704 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
ERROR: [HLS 200-1023] Part 'xcvu13p-flga2577-2-e' is not installed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_array_partition -throughput_driven=auto
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven auto 
WARNING: [HLS 200-483] The 'config_array_partition -throughput_driven auto' command is deprecated and will be removed in a future release. Use 'config_array_partition -throughput_driven on' as its replacement.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 308.918 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:84)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:75:77)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/home/Vitis_HLS/2024.1/common/technology/autopilot/ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.29 seconds. CPU system time: 1.62 seconds. Elapsed time: 24.22 seconds; current allocated memory: 316.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,309 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 242,526 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,084 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75,661 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72,516 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34,131 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,827 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,888 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,284 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,207 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,573 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,820 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,958 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,958 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,809 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,361 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/angelo/Documents/repos/AL_HW/hw_acceleration/projects/testing/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:102:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_sepconv_stream.h:156:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv_stream.h:268:9)
WARNING: [HLS 214-273] In function 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_sepconv_stream.h:13:0)
WARNING: [HLS 214-273] In function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*) (.19)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:54:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:62:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:66:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:70:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:78:13)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:32:13)
INFO: [HLS 214-131] Inlining function 'void nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6::weight_t*, config6::bias_t*)' into 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' (firmware/nnet_utils/nnet_sepconv_stream.h:270:13)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) (.1.15)' into 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' (firmware/nnet_utils/nnet_sepconv_stream.h:280:2)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.13)' into 'void nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.12)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:31:21)
INFO: [HLS 214-131] Inlining function 'void nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*) (.12)' into 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:103:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const (.11)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:153:13)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.7)' into 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:168:2)
INFO: [HLS 214-131] Inlining function 'void nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' into 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:73:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_global_pool<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config14>(ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:222:26)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) (.7)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.5)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.3)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.3)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:201:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:213:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:222:27)
INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:241:9)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'AvgPoolPack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:277:13)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'InitData' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:151:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:166:5)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:30:5)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:38:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:45:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:47:9)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:55:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_sepconv_stream.h:278:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (firmware/nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'AvgPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:277:13) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-186] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-186] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:211:5) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:218:9) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' completely with a factor of 1 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166:5) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' completely with a factor of 64 (firmware/nnet_utils/nnet_sepconv2d_stream.h:58:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (firmware/nnet_utils/nnet_sepconv_stream.h:30:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 288 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_sepconv_stream.h:38:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_sepconv_stream.h:45:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 9 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_sepconv_stream.h:47:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_sepconv_stream.h:55:5) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:278:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (firmware/nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>' completely with a factor of 3 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv2d_stream.h:99:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:228:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.141)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.136)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.127)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.98.107)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_sepconv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w19': Complete partitioning on dimension 1. (firmware/weights/w19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b19': Complete partitioning on dimension 1. (firmware/weights/b19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEPNSB_8weight_tEPNSB_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:253:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'mult.i.i.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:16:29)
INFO: [HLS 214-248] Applying array_partition to 'data.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:141:30)
INFO: [HLS 214-248] Applying array_partition to 'res.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_sepconv_stream.h:144:29)
INFO: [HLS 214-248] Applying array_partition to 'data_pack': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'data_window': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:232:32)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-248] Applying array_partition to 'data_array': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:193:33)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation_stream.h:219:40)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:73:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:69:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:65:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer19_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:61:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:57:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:53:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:49:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:45:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:41:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:37:25)
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj32EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config6EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< ReadInputWidth> at firmware/nnet_utils/nnet_pooling_stream.h:249:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadTopWidth> at firmware/nnet_utils/nnet_padding_stream.h:53:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadMain> at firmware/nnet_utils/nnet_padding_stream.h:59:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PadBottomWidth> at firmware/nnet_utils/nnet_padding_stream.h:77:9 
INFO: [HLS 214-291] Loop 'CopyMain' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_padding_stream.h:65:9)
INFO: [HLS 214-186] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>' completely with a factor of 16 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-186] Unrolling loop 'CopyMain' (firmware/nnet_utils/nnet_padding_stream.h:65:9) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>' completely with a factor of 32 (firmware/nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' to improve effectiveness of pipeline pragma in function 'void nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:263:5)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19_mult::weight_t*, config19_mult::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_sepconv_stream.h:158:9)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_mult>(config19_mult::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 169.08 seconds. CPU system time: 1.58 seconds. Elapsed time: 173.61 seconds; current allocated memory: 337.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 337.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.13 seconds; current allocated memory: 357.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.13 seconds; current allocated memory: 377.652 MB.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 11 process function(s): 
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config17>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config5>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>'
	 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, ReLU_config9>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, ReLU_config13>'
	 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:43:19) to (firmware/nnet_utils/nnet_common.h:45:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...2044 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_sepconv_stream.h:21:5)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_mult.h:33:29)...639 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...862 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.76 seconds; current allocated memory: 457.512 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadInputHeight'(firmware/nnet_utils/nnet_pooling_stream.h:247:5) and 'ReadInputWidth'(firmware/nnet_utils/nnet_pooling_stream.h:249:9) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ReadInputHeight'(firmware/nnet_utils/nnet_sepconv2d_stream.h:25:9) and 'ReadInputWidth'(firmware/nnet_utils/nnet_sepconv2d_stream.h:27:13) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:67:9) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config19>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:247:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:25:9) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.12 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.27 seconds; current allocated memory: 740.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,3u>,config17>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>' to 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>_Pipeline_PadMain' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>' to 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>' to 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>' to 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>' to 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain'.
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('conv1_input_read_1', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('conv1_input_read_2', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('conv1_input_read_3', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('conv1_input_read_4', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('conv1_input_read_19', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('conv1_input_read_27', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('conv1_input_read_31', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) and axis read operation ('conv1_input_read', firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'conv1_input' (firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between fifo write operation ('layer17_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer17_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer17_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer17_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 33, Depth = 34, loop 'PadMain'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.36 seconds; current allocated memory: 747.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 747.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 747.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 747.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (5.001 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' consists of the following:
	'call' operation 0 bit ('_ln0') to 'zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain' [6]  (5.001 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 747.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 747.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 747.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 747.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.5 seconds; current allocated memory: 776.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.47 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 10, function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 11, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadTopWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTopWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain'.
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
WARNING: [HLS 200-880] The II Violation in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' (loop 'PadMain'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) and fifo write operation ('layer18_out_write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 19, loop 'PadMain'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadBottomWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottomWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' consists of the following:
	'call' operation 0 bit ('_ln0') to 'zeropad2d_cl<array,array<ap_fixed,32u>,config18>_Pipeline_PadTopWidth' [6]  (4.956 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 875.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (6.811 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' consists of the following:
	'load' operation 32 bit ('pY_1_loc_1448_load', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) on local variable 'pY_1_loc_1448' [697]  (0.000 ns)
	'add' operation 32 bit ('add_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) [2459]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) [2460]  (2.552 ns)
	'store' operation 0 bit ('pY_1_loc_1448_write_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103) of variable 'add_ln292', firmware/nnet_utils/nnet_sepconv_stream.h:292->firmware/nnet_utils/nnet_sepconv2d_stream.h:31->firmware/nnet_utils/nnet_sepconv2d_stream.h:103 on local variable 'pY_1_loc_1448' [2467]  (1.707 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.3 seconds; current allocated memory: 875.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20.85 seconds. CPU system time: 0.57 seconds. Elapsed time: 21.42 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (5.091 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.625 ns, effective delay budget: 4.375 ns).
WARNING: [HLS 200-1016] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten44_write_ln0') of constant 0 on local variable 'indvar_flatten44' [6]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten44_load', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) on local variable 'indvar_flatten44' [9]  (0.000 ns)
	'add' operation 8 bit ('add_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) [8050]  (1.915 ns)
	'store' operation 0 bit ('indvar_flatten44_write_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67) of variable 'add_ln67', firmware/nnet_utils/nnet_sepconv2d_stream.h:67 on local variable 'indvar_flatten44' [8052]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.75 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 36.8 seconds. CPU system time: 0.2 seconds. Elapsed time: 37.04 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'compute_global_pool<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'dense_latency_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.78 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0 to dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer15_out (from dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.675 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_3u_config17_Pipeline_PadBottomWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet25conv_2d_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' is 23794 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 77 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 53 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 84 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 74 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s' is 25762 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage1))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' is 26490 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp36) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp32) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth' pipeline 'PadTopWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadTopWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain' pipeline 'PadMain' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth' pipeline 'PadBottomWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config18_Pipeline_PadBottomWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnethbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnettde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6_SHIFTREG_AUTO_0R0W' to 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnetbil' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s' is 5711 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.94 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.19 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s', because the estimated Stream Port Number is 59, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s' is 54258 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 319 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 297 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 164 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 266 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 102 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 192 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 185 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.36 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.11 seconds. CPU system time: 0.46 seconds. Elapsed time: 14.59 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_Pipeline_ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s' is 20190 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_2_0': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_2_0': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_2_0': 93 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_2_0': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12ns_26_2_0': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_12s_26_2_0': 99 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_2_0': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_2_0': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_2_0': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_2_0': 27 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_bkl' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabbjl' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_bkl' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_U(myproject_fifo_w48_d1089_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w512_d324_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w512_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_U(myproject_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w160_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_U(myproject_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_U(myproject_start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U(myproject_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll_U(myproject_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_U(myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_U(myproject_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U(myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.993 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.81 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:12; Allocated memory: 1.691 GB.
