
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   lb = 1'b0;
   lbu = 1'b0;
   lh = 1'b0;
   lhu = 1'b0;
   lw = 1'b0;
   mem_mux_sel[2:0] = 3'b000;

end 
