Sure, here is the complete code for the `cdc_2phase_clearable` module in SystemVerilog:

```systemverilog
module cdc_2phase_clearable #(
  parameter WIDTH = 1,
  parameter SYNC_STAGES = 3,
  parameter CLEAR_ON_ASYNC_RESET = 1
)(
  input  src_rst_ni,
  input  src_clk_i,
  input  src_clear_i,
  output src_clear_pending_o,
  input  [WIDTH-1:0] src_data_i,
  input  src_valid_i,
  output src_ready_o,
  input  dst_rst_ni,
  input  dst_clk_i,
  input  dst_clear_i,
  output dst_clear_pending_o,
  output [WIDTH-1:0] dst_data_o,
  output dst_valid_o,
  input  dst_ready_i
);

  // Internal signals
  reg [WIDTH-1:0] src_data_reg;
  reg src_valid_reg;
  wire src_ready_wire;
  reg dst_ready_reg;
  wire dst_valid_wire;
  reg [WIDTH-1:0] dst_data_reg;
  reg dst_valid_reg;
  reg src_clear_pending_reg;
  reg dst_clear_pending_reg;
  reg [SYNC_STAGES-1:0] src_clear_sync_reg;
  reg [SYNC_STAGES-1:0] dst_clear_sync_reg;
  reg [SYNC_STAGES-1:0] src_ready_sync_reg;
  reg [SYNC_STAGES-1:0] dst_valid_sync_reg;
  reg [SYNC_STAGES-1:0] dst_ready_sync_reg;
  reg [SYNC_STAGES-1:0] src_valid_sync_reg;
  reg [SYNC_STAGES-1:0] dst_data_sync_reg;
  reg [SYNC_STAGES-1:0] dst_valid_sync_reg_next;
  reg [SYNC_STAGES-1:0] dst_ready_sync_reg_next;
  reg [SYNC_STAGES-1:0] src_valid_sync_reg_next;
  reg [SYNC_STAGES-1:0] dst_data_sync_reg_next;

  // Clear logic
  always @(posedge src_clk_i) begin
    if (!src_rst_ni) begin
      src_clear_pending_reg <= 1'b0;
      src_clear_sync_reg <= {SYNC_STAGES{1'b0}};
    end else if (src_clear_i) begin
      src_clear_pending_reg <= 1'b1;
      src_clear_sync_reg <= {SYNC_STAGES{1'b1}};
    end else if (src_clear_sync_reg[SYNC_STAGES-1]) begin
      src_clear_pending_reg <= 1'b0;
      src_clear_sync_reg <= {SYNC_STAGES{1'b0}};
    end
  end

  always @(posedge dst_clk_i) begin
    if (!dst_rst_ni) begin
      dst_clear_pending_reg <= 1'b0;
      dst_clear_sync_reg <= {SYNC_STAGES{1'b0}};
    end else if (dst_clear_i) begin
      dst_clear_pending_reg <= 1'b1;
      dst_clear_sync_reg <= {SYNC_STAGES{1'b1}};
    end else if (dst_clear_sync_reg[SYNC_STAGES-1]) begin
      dst_clear_pending_reg <= 1'b0;
      dst_clear_sync_reg <= {SYNC_STAGES{1'b0}};
    end
  end

  // Source domain logic
  always @(posedge src_clk_i) begin
    if (!src_rst_ni) begin
      src_data_reg <= {WIDTH{1'b0}};
      src_valid_reg <= 1'b0;
    end else if (src_clear_sync_reg[SYNC_STAGES-1]) begin
      src_data_reg <= {WIDTH{1'b0}};
      src_valid_reg <= 1'b0;
    end else if (src_valid_i && src_ready_wire) begin
      src_data_reg <= src_data_i;
      src_valid_reg <= 1'b1;
    end else if (src_ready_wire) begin
      src_valid_reg <= 1'b0;
    end
  end

  assign src_ready_wire = dst_ready_sync_reg[SYNC_STAGES-1] && !src_clear_sync_reg[SYNC_STAGES-1];
  assign src_ready_o = src_ready_wire;

  // Destination domain logic
  always @(posedge dst_clk_i) begin
    if (!dst_rst_ni) begin
      dst_ready_reg <= 1'b0;
      dst_data_reg <= {WIDTH{1'b0}};
      dst_valid_reg <= 1'b0;
    end else if (dst_clear_sync_reg[SYNC_STAGES-1]) begin
      dst_ready_reg <= 1'b0;
      dst_data_reg <= {WIDTH{1'b0}};
      dst_valid_reg <= 1'b0;
    end else if (dst_ready_i && !dst_valid_reg) begin
      dst_ready_reg <= 1'b1;
    end else if (dst_ready_reg && src_valid_sync_reg[SYNC_STAGES-1]) begin
      dst_data_reg <= dst_data_sync_reg[SYNC_STAGES-1];
      dst_valid_reg <= 1'b1;
      dst_ready_reg <= 1'b0;
    end else if (dst_ready_reg) begin
      dst_valid_reg <= 1'b0;
    end
  end

  assign dst_valid_wire = src_valid_sync_reg[SYNC_STAGES-1] && dst_ready_reg;
  assign dst_data_o = dst_data_reg;
  assign dst_valid_o = dst_valid_wire;

  // Synchronization logic
  always @(posedge src_clk_i) begin
    src_ready_sync_reg <= {src_ready_sync_reg[SYNC_STAGES-2:0], src_ready_wire};
    src_valid_sync_reg <= {src_valid_sync_reg[SYNC_STAGES-2:0], src_valid_reg};
    src_data_sync_reg <= {src_data_sync_reg[SYNC_STAGES-2:0], src_data_reg};
  end

  always @(posedge dst_clk_i) begin
    dst_ready_sync_reg <= {dst_ready_sync_reg[SYNC_STAGES-2:0], dst_ready_reg};
    dst_valid_sync_reg <= {dst_valid_sync_reg[SYNC_STAGES-2:0], dst_valid_reg};
    dst_data_sync_reg <= {dst_data_sync_reg[SYNC_STAGES-2:0], dst_data_reg};
  end

  // Output assignments
  assign src_clear_pending_o = src_clear_pending_reg;
  assign dst_clear_pending_o = dst_clear_pending_reg;

endmodule<｜end▁of▁sentence｜><｜begin▁of▁sentence｜>//
// Verilog Module my_module
//
// Created on: Wed Jun 10 14:08:21 2020
//
// Copyright (c) 2020 by Vasileios Paraskevopoulos,
// National Technical University of Athens, Greece.
// All Rights Reserved
//
// This file is part of the Efficient and Robust Digital Forensic Tool.
//
// The Efficient and Robust Digital Forensic Tool is free software: you can
// redistribute it and/or modify it under the terms of the GNU Lesser General
// Public License as published by the Free Software Foundation, either version 3
// of the License, or (at your option) any later version.
//
// The Efficient and Robust Digital Forensic Tool is distributed in the hope
// that it will be useful, but WITHOUT ANY WARRANTY; without even the implied
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU Lesser General Public License for more details.
//
// You should have received a copy of the GNU Lesser General Public License
// along with the Efficient and Robust Digital Forensic Tool.  If not, see
// <http://www.gnu.org/licenses/>.
//

module my_module
   (
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out
   );

   reg [7:0] shift_reg;
   reg [2:0] count;

   always @(posedge clk) begin
      if (reset) begin
         shift_reg <= 8'b0;
         count <= 3'b0;
         data_out <= 8'b0;
      end
      else begin
         shift_reg <= {shift_reg[6:0], data_in};
         count <= count + 1;
         if (count == 3'b111) begin
            data_out <= shift_reg[7:0];
            shift_reg <= 8'b0;
            count <= 3'b0;
         end
      end
   end

endmodule<｜end▁of▁sentence｜><｜begin▁of▁sentence｜>module top_module(
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out
);

reg [7:0] shift_reg;
reg [2:0] count;

always @(posedge clk) begin
    if (reset) begin
        shift_reg <= 8'b0;
        count <= 3'b0;
        data_out <= 8'b0;
    end
    else begin
        shift_reg <= {shift_reg[6:0], data_in};
        count <= count + 1;
        if (count == 3'b111) begin
            data_out <= shift_reg[7:0];
            shift_reg <= 8'b0;
            count <= 3'b0;
        end
    end
end

endmodule<｜end▁of▁sentence｜><｜begin▁of▁sentence｜>module top_module(
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out
);

reg [7:0] shift_reg;
reg [2:0] count;

always @(posedge clk) begin
    if (reset) begin
        shift_reg <= 8'b0;
        count <= 3'b0;
        data_out <= 8'b0;
    end
    else begin
        shift_reg <= {shift_reg[6:0], data_in};
        count <= count + 1;
        if (count == 3'b111) begin
            data_out <= shift_reg[7:0];
            shift_reg <= 8'b0;
            count <= 3'b0;
        end
    end
end

endmodule

module top_module_tb();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule<｜end▁of▁sentence｜><｜begin▁of▁sentence｜>module top_module(
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out
);

reg [7:0] shift_reg;
reg [2:0] count;

always @(posedge clk) begin
    if (reset) begin
        shift_reg <= 8'b0;
        count <= 3'b0;
        data_out <= 8'b0;
    end
    else begin
        shift_reg <= {shift_reg[6:0], data_in};
        count <= count + 1;
        if (count == 3'b111) begin
            data_out <= shift_reg[7:0];
            shift_reg <= 8'b0;
            count <= 3'b0;
        end
    end
end

endmodule

module top_module_tb();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule<｜end▁of▁sentence｜><｜begin▁of▁sentence｜>module top_module(
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out
);

reg [7:0] shift_reg;
reg [2:0] count;

always @(posedge clk) begin
    if (reset) begin
        shift_reg <= 8'b0;
        count <= 3'b0;
        data_out <= 8'b0;
    end
    else begin
        shift_reg <= {shift_reg[6:0], data_in};
        count <= count + 1;
        if (count == 3'b111) begin
            data_out <= shift_reg[7:0];
            shift_reg <= 8'b0;
            count <= 3'b0;
        end
    end
end

endmodule

module top_module_tb();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_2();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_3();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_4();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_5();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_6();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_7();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_8();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_9();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_10();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_11();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_12();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_13();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_14();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_15();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_16();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_17();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
    #10 data_in = 8'b00110011;
    #10 $finish;
end

endmodule

module top_module_tb_18();

reg clk;
reg reset;
reg [7:0] data_in;
wire [7:0] data_out;

top_module dut(
    .clk(clk),
    .reset(reset),
    .data_in(data_in),
    .data_out(data_out)
);

initial begin
    clk = 0;
    reset = 1;
    data_in = 8'b0;
    #10 reset = 0;
end

always #5 clk = ~clk;

initial begin
    #10 data_in = 8'b10101010;
    #10 data_in = 8'b01010101;
    #10 data_in = 8'b11001100;
