xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
xst -intstyle ise -ifn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.xst" -ofn "/home/tendan/Projekty/FPGA/seven_segment_demo/Main_Component.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc ucf/MimasV2Pinout.ucf -p xc6slx9-csg324-2 Main_Component.ngc Main_Component.ngd  
map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Main_Component_map.ncd Main_Component.ngd Main_Component.pcf 
par -w -intstyle ise -ol high -mt off Main_Component_map.ncd Main_Component.ncd Main_Component.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml Main_Component.twx Main_Component.ncd -o Main_Component.twr Main_Component.pcf 
bitgen -intstyle ise -f Main_Component.ut Main_Component.ncd 
