ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 06, 2015 at 16:18:10 PST
ncverilog
	alu.v
Recompiling... reason: file './alu.v' is newer than expected.
	expected: Fri Mar  6 16:15:46 2015
	actual:   Fri Mar  6 16:17:32 2015
file: alu.v
reg zero;
       |
ncvlog: *W,ILLPDX (alu.v,10|7): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'zero') [12.3.4(IEEE-2001)].
	module worklib.test_alu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_alu:v <0x7120b7f2>
			streams:   3, words:  4117
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		            Instances  Unique
		Modules:            2       2
		Registers:          7       7
		Vectored wires:     4       -
		Always blocks:      1       1
		Initial blocks:     2       2
		Cont. assignments:  0       1
	Writing initial simulation snapshot: worklib.test_alu:v
Loading snapshot worklib.test_alu:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
Result:          x
Result:          0
Result: 4294967286
Result:          1
Result: 4294967285
Result: 4294966816
Result:          1
Result:  134217727
Result: 4294967276
Result: 4294967284
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 06, 2015 at 16:18:18 PST  (total: 00:00:08)
