(PCB
C:/Users/user/Desktop/work/orcad/usb/avrusb500_r02/allegro/allegro/avrusb500_1.brd
 (parser
  (string_quote ')
  (space_in_quoted_tokens on)
  (host_cad allegro)
  (host_version 'v16-5-13C_4/29/2011')
  (write_resolution MM 100000)
  (routes_include testpoint)
  (constant pcb_xlo 3)
  (constant pcb_ylo 3)
  (constant pcb_xhi 107)
  (constant pcb_yhi 37)
  (constant board_name
C:/Users/user/Desktop/work/orcad/usb/avrusb500_r02/allegro/allegro/avrusb500_1.brd
   )
  (via_rotate_first off))
 (resolution MM 100000)
 (time_resolution nsec 1000000)
 (structure
  (boundary (rect pcb -2.2000 -0.4000 112.2000 38.7000))
  (boundary (rect signal 3 3 107 37))
  (place_boundary (rect signal 3 3 107 37))
  (control (off_grid off)
   (force_to_terminal_point on)
   (noise_accumulation RSS)
   (noise_calculation linear_interpolation)
   (crosstalk_model CCT1A)
   (bbv_ctr2ctr on)
   (roundoff_rotation on)
   (average_pair_length off)
   (reroute_order_viols on))
  (layer TOP
   (type signal))
  (layer BOTTOM
   (type signal))
  (rule (clearance 0.2530))
  (rule (width 0.2530))
  (via VIA)
  (grid via 0.0001)
  (grid wire 0.0001)
  (grid manufacturing 0.00001))
 (placement
  (place_control (flip_style mirror_first))
  (component RAD450X200LS300031_Y2
   (place Y2 17.1450 33.0200 front 0 (property (value 6Mhz) (height 0.0250))))
  (component RAD450X200LS300031_Y1
   (place Y1 94.6150 22.2250 front 270 (property (value 3.6864Mhz) (height
      0.0250))))
  (component AX400X100031_R10
   (place R10 27.9400 5.7150 front 180 (property (value 470) (height 0.0250)))
   )
  (component AX400X100031_R9
   (place R9 61.5950 27.3050 front 0 (property (value 10k) (height 0.0250))))
  (component AX400X100031_R8
   (place R8 104.1400 34.9250 front 180 (property (value 2.2) (height 0.0250))
    ))
  (component AX400X100031_R7
   (place R7 85.7250 34.9250 front 270 (property (value 1.5k) (height 0.0250))
    ))
  (component AX400X100031_R6
   (place R6 81.2800 24.7650 front 90 (property (value 27) (height 0.0250))))
  (component AX400X100031_R5
   (place R5 89.5350 34.9250 front 270 (property (value 27) (height 0.0250))))
  (component AX400X100031_R4
   (place R4 28.5750 33.6550 front 0 (property (value 220) (height 0.0250))))
  (component AX400X100031_R3
   (place R3 43.1800 33.6550 front 0 (property (value 220) (height 0.0250))))
  (component AX400X100031_R2
   (place R2 46.9900 28.5750 front 0 (property (value 220) (height 0.0250))))
  (component AX400X100031_R15
   (place R15 50.8000 20.9550 front 0 (property (value 220) (height 0.0250))))
  (component AX400X100031_R14
   (place R14 29.2100 10.7950 front 180 (property (value 220) (height 0.0250))
    ))
  (component AX400X100031_R12
   (place R12 53.3400 12.0650 front 0 (property (value 220) (height 0.0250))))
  (component AX400X100031_R13
   (place R13 36.1950 10.1600 front 0 (property (value 1k) (height 0.0250))))
  (component AX400X100031_R11
   (place R11 36.1950 6.3500 front 0 (property (value 1k) (height 0.0250))))
  (component AX400X100031_R1
   (place R1 4.4450 5.0800 front 0 (property (value 470) (height 0.0250))))
  (component CYLD250LS125031_D1
   (place D1 67.9450 21.5900 front 0 (property (value LED) (height 0.0250))))
  (component CPCYL1D225LS100031_C1
   (place C1 7.6200 33.0200 front 0 (property (value 47nF) (height 0.0250))))
  (component CPCYL1D225LS100031_C4
   (place C4 8.2550 8.8900 front 90 (property (value 47nF) (height 0.0250))))
  (component CPCYL1D225LS100031_C6
   (place C6 42.5450 21.5900 front 0 (property (value 1uF) (height 0.0250))))
  (component CPCYL1D225LS100031_C9
   (place C9 74.9300 32.3850 front 0 (property (value 100nF) (height 0.0250)))
   )
  (component CPCYL1D225LS100031_C8
   (place C8 98.4250 29.2100 front 180 (property (value 100nF) (height 0.0250)
     )))
  (component CPCYL1D225LS100031_C7
   (place C7 103.5050 7.6200 front 270 (property (value 100nF) (height 0.0250)
     )))
  (component CPCYL1D225LS100031_C5
   (place C5 93.9800 7.6200 front 270 (property (value 100nF) (height 0.0250))
    ))
  (component CPCYL1D225LS100031_C3
   (place C3 86.9950 6.3500 front 180 (property (value 27pF) (height 0.0250)))
   )
  (component CPCYL1D225LS100031_C2
   (place C2 76.8350 6.9850 front 180 (property (value 27pF) (height 0.0250)))
   )
  (component CPCYL1D225LS100031_C10
   (place C10 17.7800 19.0500 front 0 (property (value 22nF) (height 0.0250)))
   )
  (component MY_USB_J2
   (place J2 104.7750 19.0500 front 90 (property (value USBA) (height 3.8100))
    ))
  (component JUMPER5_J3
   (place J3 53.3400 5.7150 front 0 (property (value avrusb500_out) (height
      12.7000))))
  (component JUMPER5_J4
   (place J4 33.0200 5.7150 front 90 (property (value firmware_in) (height
      12.7000))))
  (component JUMPER5_J1
   (place J1 5.0800 16.5100 front 90 (property (value bbpg_Bitbang) (height
      12.7000))))
  (component QUAD80M32WG900_U1
   (place U1 34.2900 27.9400 front 180 (property (value FT232BM) (height
      0.0250))))
  (component QUAD80M32WG900_IC1
   (place IC1 78.1050 12.7000 front 0 (property (value ATmega8) (height 0.0250
      )))))
 (library
  (image RAD450X200LS300031
   (pin TM_RAD_LLB_PAD2 1 0 0)
   (pin TM_RAD_LLB_PAD2 2 7.6200 0)
   (outline (polygon signal 0 -2.0070 -2.6420 9.6270 -2.6420 9.6270 2.6420
     -2.0070 2.6420 -2.0070 -2.6420)))
  (image RAD450X200LS300031_Y2
   (pin TM_RAD_LLB_PAD2 2 7.6200 0)
   (pin TM_RAD_LLB_PAD2 1 0 0)
   (outline (polygon signal 0 -2.0070 -2.6420 9.6270 -2.6420 9.6270 2.6420
     -2.0070 2.6420 -2.0070 -2.6420)))
  (image RAD450X200LS300031_Y1
   (pin TM_RAD_LLB_PAD2 2 7.6200 0)
   (pin TM_RAD_LLB_PAD2 1 0 0)
   (outline (polygon signal 0 -2.0070 -2.6420 9.6270 -2.6420 9.6270 2.6420
     -2.0070 2.6420 -2.0070 -2.6420)))
  (image AX400X100031
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R10
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R9
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R8
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R7
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R6
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R5
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R4
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R3
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R2
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R15
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R14
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R12
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R13
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R11
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image AX400X100031_R1
   (pin TM_AXIAL_LLB_PAD3 2 10.1600 0)
   (pin TM_AXIAL_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.0410 -1.3720 11.2010 -1.3720 11.2010 1.3720
     -1.0410 1.3720 -1.0410 -1.3720)))
  (image CYLD250LS125031
   (pin TM_CYLND_LLB_PAD3 1 0 0)
   (pin TM_CYLND_LLB_PAD4 2 3.1750 0)
   (outline (polygon signal 0 -1.6890 -3.2770 4.8640 -3.2770 4.8640 3.2770
     -1.6890 3.2770 -1.6890 -3.2770)))
  (image CYLD250LS125031_D1
   (pin TM_CYLND_LLB_PAD4 2 3.1750 0)
   (pin TM_CYLND_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -3.2770 4.8640 -3.2770 4.8640 3.2770
     -1.6890 3.2770 -1.6890 -3.2770)))
  (image CPCYL1D225LS100031
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C1
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C4
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C6
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C9
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C8
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C7
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C5
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C3
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C2
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image CPCYL1D225LS100031_C10
   (pin TM_CAP_P_LLB_PAD4 2 2.5400 0)
   (pin TM_CAP_P_LLB_PAD3 1 0 0)
   (outline (polygon signal 0 -1.6890 -2.9590 4.2290 -2.9590 4.2290 2.9590
     -1.6890 2.9590 -1.6890 -2.9590)))
  (image MY_USB
   (pin MY_USB_GND cct_misc_118899848 3.9000 3.7000 (mechanical))
   (pin MY_USB_GND cct_misc_118899728 -3.9000 3.7000 (mechanical))
   (pin MY_USB_EL 5 2.6000 3.7000)
   (pin MY_USB_EL 4 1.3000 3.7000)
   (pin MY_USB_EL 3 0 3.7000)
   (pin MY_USB_EL 2 -1.3000 3.7000)
   (pin MY_USB_EL 1 -2.6000 3.7000)
   (pin MY_USB cct_misc_118898608 -5.5000 0 (mechanical))
   (pin MY_USB cct_misc_118898488 -5.5000 3.7000 (mechanical))
   (pin MY_USB cct_misc_118898368 5.7000 3.7000 (mechanical))
   (pin MY_USB cct_misc_118898248 5.7000 0 (mechanical))
   (outline (rect signal -6.1000 -1 6.3000 4.8000)))
  (image MY_USB_J2
   (pin MY_USB cct_misc_118898248 5.7000 0 (mechanical))
   (pin MY_USB cct_misc_118898368 5.7000 3.7000 (mechanical))
   (pin MY_USB cct_misc_118898488 -5.5000 3.7000 (mechanical))
   (pin MY_USB cct_misc_118898608 -5.5000 0 (mechanical))
   (pin MY_USB_EL 1 -2.6000 3.7000)
   (pin MY_USB_EL 2 -1.3000 3.7000)
   (pin MY_USB_EL 3 0 3.7000)
   (pin MY_USB_EL 4 1.3000 3.7000)
   (pin MY_USB_EL 5 2.6000 3.7000)
   (pin MY_USB_GND cct_misc_118899728 -3.9000 3.7000 (mechanical))
   (pin MY_USB_GND cct_misc_118899848 3.9000 3.7000 (mechanical))
   (outline (polygon signal 0 -6.1000 -1 6.3000 -1 6.3000 4.8000 -6.1000
     4.8000 -6.1000 -1)))
  (image JUMPER5
   (pin PAD60CIR36D 5 10.1600 0)
   (pin PAD60CIR36D 4 7.6200 0)
   (pin PAD60CIR36D 3 5.0800 0)
   (pin PAD60CIR36D 2 2.5400 0)
   (pin PAD60CIR36D 1 0 0)
   (outline (rect signal -1.2700 -1.2700 11.4300 1.2700)))
  (image JUMPER5_J3
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 2 2.5400 0)
   (pin PAD60CIR36D 3 5.0800 0)
   (pin PAD60CIR36D 4 7.6200 0)
   (pin PAD60CIR36D 5 10.1600 0)
   (outline (polygon signal 0 -1.2700 -1.2700 11.4300 -1.2700 11.4300 1.2700
     -1.2700 1.2700 -1.2700 -1.2700)))
  (image JUMPER5_J4
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 2 2.5400 0)
   (pin PAD60CIR36D 3 5.0800 0)
   (pin PAD60CIR36D 4 7.6200 0)
   (pin PAD60CIR36D 5 10.1600 0)
   (outline (polygon signal 0 -1.2700 -1.2700 11.4300 -1.2700 11.4300 1.2700
     -1.2700 1.2700 -1.2700 -1.2700)))
  (image JUMPER5_J1
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 2 2.5400 0)
   (pin PAD60CIR36D 3 5.0800 0)
   (pin PAD60CIR36D 4 7.6200 0)
   (pin PAD60CIR36D 5 10.1600 0)
   (outline (polygon signal 0 -1.2700 -1.2700 11.4300 -1.2700 11.4300 1.2700
     -1.2700 1.2700 -1.2700 -1.2700)))
  (image QUAD80M32WG900
   (pin QUAD_LLB_PAD93_1 1 0 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 2 0.8000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 3 1.6000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 4 2.4000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 5 3.2000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 6 4 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 7 4.8010 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 8 5.6010 0 (rotate 90))
   (pin QUAD_LLB_PAD95_1 9 7.0480 1.4480)
   (pin QUAD_LLB_PAD96_1 10 7.0480 2.2480)
   (pin QUAD_LLB_PAD95_1 11 7.0480 3.0480)
   (pin QUAD_LLB_PAD95_1 12 7.0480 3.8480)
   (pin QUAD_LLB_PAD95_1 13 7.0480 4.6480)
   (pin QUAD_LLB_PAD95_1 14 7.0480 5.4480)
   (pin QUAD_LLB_PAD95_1 15 7.0480 6.2480)
   (pin QUAD_LLB_PAD95_1 16 7.0480 7.0480)
   (pin QUAD_LLB_PAD97_1 17 5.6010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 18 4.8010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 19 4 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD98_1 20 3.2000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 21 2.4000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 22 1.6000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 23 0.8000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 24 0 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD99 25 -1.4480 7.0480)
   (pin QUAD_LLB_PAD99 26 -1.4480 6.2480)
   (pin QUAD_LLB_PAD99 27 -1.4480 5.4480)
   (pin QUAD_LLB_PAD99 28 -1.4480 4.6480)
   (pin QUAD_LLB_PAD99 29 -1.4480 3.8480)
   (pin QUAD_LLB_PAD100 30 -1.4480 3.0480)
   (pin QUAD_LLB_PAD99 31 -1.4480 2.2480)
   (pin QUAD_LLB_PAD99 32 -1.4480 1.4480)
   (outline (polygon signal 0 -2.7180 -1.2700 8.3180 -1.2700 8.3180 9.7660
     -2.7180 9.7660 -2.7180 -1.2700)))
  (image QUAD80M32WG900_U1
   (pin QUAD_LLB_PAD99 32 -1.4480 1.4480)
   (pin QUAD_LLB_PAD99 31 -1.4480 2.2480)
   (pin QUAD_LLB_PAD100 30 -1.4480 3.0480)
   (pin QUAD_LLB_PAD99 29 -1.4480 3.8480)
   (pin QUAD_LLB_PAD99 28 -1.4480 4.6480)
   (pin QUAD_LLB_PAD99 27 -1.4480 5.4480)
   (pin QUAD_LLB_PAD99 26 -1.4480 6.2480)
   (pin QUAD_LLB_PAD99 25 -1.4480 7.0480)
   (pin QUAD_LLB_PAD97_1 24 0 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 23 0.8000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 22 1.6000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 21 2.4000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD98_1 20 3.2000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 19 4 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 18 4.8010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 17 5.6010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD95_1 16 7.0480 7.0480)
   (pin QUAD_LLB_PAD95_1 15 7.0480 6.2480)
   (pin QUAD_LLB_PAD95_1 14 7.0480 5.4480)
   (pin QUAD_LLB_PAD95_1 13 7.0480 4.6480)
   (pin QUAD_LLB_PAD95_1 12 7.0480 3.8480)
   (pin QUAD_LLB_PAD95_1 11 7.0480 3.0480)
   (pin QUAD_LLB_PAD96_1 10 7.0480 2.2480)
   (pin QUAD_LLB_PAD95_1 9 7.0480 1.4480)
   (pin QUAD_LLB_PAD94_1 8 5.6010 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 7 4.8010 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 6 4 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 5 3.2000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 4 2.4000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 3 1.6000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 2 0.8000 0 (rotate 90))
   (pin QUAD_LLB_PAD93_1 1 0 0 (rotate 90))
   (outline (polygon signal 0 -2.7180 -1.2700 8.3180 -1.2700 8.3180 9.7660
     -2.7180 9.7660 -2.7180 -1.2700)))
  (image QUAD80M32WG900_IC1
   (pin QUAD_LLB_PAD99 32 -1.4480 1.4480)
   (pin QUAD_LLB_PAD99 31 -1.4480 2.2480)
   (pin QUAD_LLB_PAD100 30 -1.4480 3.0480)
   (pin QUAD_LLB_PAD99 29 -1.4480 3.8480)
   (pin QUAD_LLB_PAD99 28 -1.4480 4.6480)
   (pin QUAD_LLB_PAD99 27 -1.4480 5.4480)
   (pin QUAD_LLB_PAD99 26 -1.4480 6.2480)
   (pin QUAD_LLB_PAD99 25 -1.4480 7.0480)
   (pin QUAD_LLB_PAD97_1 24 0 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 23 0.8000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 22 1.6000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 21 2.4000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD98_1 20 3.2000 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 19 4 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 18 4.8010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD97_1 17 5.6010 8.4960 (rotate 90))
   (pin QUAD_LLB_PAD95_1 16 7.0480 7.0480)
   (pin QUAD_LLB_PAD95_1 15 7.0480 6.2480)
   (pin QUAD_LLB_PAD95_1 14 7.0480 5.4480)
   (pin QUAD_LLB_PAD95_1 13 7.0480 4.6480)
   (pin QUAD_LLB_PAD95_1 12 7.0480 3.8480)
   (pin QUAD_LLB_PAD95_1 11 7.0480 3.0480)
   (pin QUAD_LLB_PAD96_1 10 7.0480 2.2480)
   (pin QUAD_LLB_PAD95_1 9 7.0480 1.4480)
   (pin QUAD_LLB_PAD94_1 8 5.6010 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 7 4.8010 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 6 4 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 5 3.2000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 4 2.4000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 3 1.6000 0 (rotate 90))
   (pin QUAD_LLB_PAD94_1 2 0.8000 0 (rotate 90))
   (pin QUAD_LLB_PAD93_1 1 0 0 (rotate 90))
   (outline (polygon signal 0 -2.7180 -1.2700 8.3180 -1.2700 8.3180 9.7660
     -2.7180 9.7660 -2.7180 -1.2700)))
  (padstack VIA
   (plating plated)
   (type thrupad)
   (shape (circle signal 0.6096 0 0))
   (hole (circle signal 0.3302 0 0))
   (hole (circle power 0.3302 0 0))
   (antipad (circle TOP 0.7620 0 0))
   (antipad (circle BOTTOM 0.7620 0 0)))
  (padstack PAD60CIR36D
   (plating plated)
   (type thrupad)
   (shape (circle signal 1.5240 0 0))
   (hole (circle signal 0.9144 0 0))
   (hole (circle power 0.9144 0 0))
   (antipad (circle TOP 2.2352 0 0))
   (antipad (circle BOTTOM 2.2352 0 0)))
  (padstack TM_RAD_LLB_PAD2
   (plating plated)
   (type thrupad)
   (shape (circle signal 1.3211 0 0))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (circle TOP 1.3211 0 0))
   (antipad (circle BOTTOM 1.3211 0 0)))
  (padstack SMD50_63
   (type smdpad)
   (shape (rect TOP -0.63500 -0.80010 0.63500 0.80010)))
  (padstack TM_AXIAL_LLB_PAD3
   (plating plated)
   (type thrupad)
   (shape (circle signal 1.3211 0 0))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (circle TOP 1.3211 0 0))
   (antipad (circle BOTTOM 1.3211 0 0)))
  (padstack MY_USB_GND
   (type smdpad)
   (shape (rect TOP -0.55005 -0.86005 0.55005 0.86005)))
  (padstack MY_USB_EL
   (type smdpad)
   (shape (rect TOP -0.20000 -0.86005 0.20000 0.86005)))
  (padstack MY_USB
   (plating plated)
   (type thrupad)
   (shape (path signal 1.1999 0 -0.3500 0 0.3500))
   (hole (path signal 0.5001 0 -0.4500 0 0.4500))
   (hole (path power 0.5001 0 -0.4500 0 0.4500)))
  (padstack QUAD_LLB_PAD93_1
   (type smdpad)
   (shape (rect TOP -0.88900 -0.22845 0.88900 0.22845))
   (antipad (rect TOP -0.88900 -0.22845 0.88900 0.22845)))
  (padstack QUAD_LLB_PAD94_1
   (type smdpad)
   (shape (path TOP 0.4569 -0.6605 0 0.6605 0))
   (antipad (path TOP 0.4569 -0.6605 0 0.6605 0)))
  (padstack QUAD_LLB_PAD96_1
   (type smdpad)
   (shape (rect TOP -0.88900 -0.22845 0.88900 0.22845))
   (antipad (rect TOP -0.88900 -0.22845 0.88900 0.22845)))
  (padstack QUAD_LLB_PAD95_1
   (type smdpad)
   (shape (path TOP 0.4569 -0.6605 0 0.6605 0))
   (antipad (path TOP 0.4569 -0.6605 0 0.6605 0)))
  (padstack QUAD_LLB_PAD98_1
   (type smdpad)
   (shape (rect TOP -0.88900 -0.22845 0.88900 0.22845))
   (antipad (rect TOP -0.88900 -0.22845 0.88900 0.22845)))
  (padstack QUAD_LLB_PAD97_1
   (type smdpad)
   (shape (path TOP 0.4569 -0.6605 0 0.6605 0))
   (antipad (path TOP 0.4569 -0.6605 0 0.6605 0)))
  (padstack QUAD_LLB_PAD100
   (type smdpad)
   (shape (rect TOP -0.88900 -0.22845 0.88900 0.22845))
   (antipad (rect TOP -0.88900 -0.22845 0.88900 0.22845)))
  (padstack QUAD_LLB_PAD99
   (type smdpad)
   (shape (path TOP 0.4569 -0.6605 0 0.6605 0))
   (antipad (path TOP 0.4569 -0.6605 0 0.6605 0)))
  (padstack TM_CYLND_LLB_PAD3
   (plating plated)
   (type thrupad)
   (shape (rect signal -0.66055 -0.66055 0.66055 0.66055))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (rect TOP -0.66055 -0.66055 0.66055 0.66055))
   (antipad (rect BOTTOM -0.66055 -0.66055 0.66055 0.66055)))
  (padstack TM_CYLND_LLB_PAD4
   (plating plated)
   (type thrupad)
   (shape (circle signal 1.3211 0 0))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (circle TOP 1.3211 0 0))
   (antipad (circle BOTTOM 1.3211 0 0)))
  (padstack SMD50_87
   (type smdpad)
   (shape (rect TOP -0.63500 -1.10490 0.63500 1.10490)))
  (padstack TM_CAP_P_LLB_PAD3
   (plating plated)
   (type thrupad)
   (shape (rect signal -0.66055 -0.66055 0.66055 0.66055))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (rect TOP -0.66055 -0.66055 0.66055 0.66055))
   (antipad (rect BOTTOM -0.66055 -0.66055 0.66055 0.66055)))
  (padstack TM_CAP_P_LLB_PAD4
   (plating plated)
   (type thrupad)
   (shape (circle signal 1.3211 0 0))
   (hole (circle signal 0.7869 0 0))
   (hole (circle power 0.7869 0 0))
   (antipad (circle TOP 1.3211 0 0))
   (antipad (circle BOTTOM 1.3211 0 0))))
 (floor_plan)
 (part_library
  (logical_part_mapping 'ATMEGA8-DIL28_2_QUAD80M32WG900_'
   (comp IC1))
  (logical_part 'ATMEGA8-DIL28_2_QUAD80M32WG900_'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 29              1    cct_118854856  0    1                    0 )
   (pin 30              1    cct_118854816  0    1                    0 )
   (pin 31              1    cct_118854776  0    1                    0 )
   (pin 32              1    cct_118854736  0    1                    0 )
   (pin 7               0    G1             1    VCC                  0 )
   (pin 13              4    G1             1    'PD7 (AIN1)'         0 )
   (pin 12              4    G1             1    'PD6 (AIN0)'         0 )
   (pin 11              4    G1             1    'PD5 (T1)'           0 )
   (pin 6               4    G1             1    'PD4 (XCK/T0)'       0 )
   (pin 5               4    G1             1    'PD3 (INT1)'         0 )
   (pin 4               4    G1             1    'PD2 (INT0)'         0 )
   (pin 3               4    G1             1    'PD1 (TXD)'          0 )
   (pin 2               4    G1             1    'PD0 (RXD)'          0 )
   (pin 1               4    G1             1    'PC6 (R\E\S\E\T\)'   0 )
   (pin 10              4    G1             1    'PB7 (XT2/TOSC2)'    0 )
   (pin 9               4    G1             1    'PB6 (XT1/TOSC1)'    0 )
   (pin 14              4    G1             1    'PB0 (ICP)'          0 )
   (pin 8               0    G1             1    GND                  0 )
   (pin 20              0    G1             1    AVCC                 0 )
   (pin 21              0    G1             1    AREF                 0 )
   (pin 22              0    G1             1    AGND                 0 )
   (pin 16              4    G1             1    '(SS/OC1B) PB2'      0 )
   (pin 27              4    G1             1    '(SDA/ADC4) PC4'     0 )
   (pin 28              4    G1             1    '(SCL/ADC5) PC5'     0 )
   (pin 19              4    G1             1    '(SCK) PB5'          0 )
   (pin 17              4    G1             1    '(OC2/MOSI) PB3'     0 )
   (pin 15              4    G1             1    '(OC1A) PB1'         0 )
   (pin 18              4    G1             1    '(MISO) PB4'         0 )
   (pin 26              4    G1             1    '(ADC3) PC3'         0 )
   (pin 25              4    G1             1    '(ADC2) PC2'         0 )
   (pin 24              4    G1             1    '(ADC1) PC1'         0 )
   (pin 23              4    G1             1    '(ADC0) PC0'         0 ))
  (logical_part_mapping CON5_JUMPER5_BBPG_BITBANG_
   (comp J1))
  (logical_part CON5_JUMPER5_BBPG_BITBANG_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 5               0    G1             2    5                    0 )
   (pin 4               0    G1             2    4                    0 )
   (pin 3               0    G1             2    3                    0 )
   (pin 2               0    G1             2    2                    0 )
   (pin 1               0    G1             2    1                    0 ))
  (logical_part_mapping CON5_JUMPER5_AVRUSB500_OUT_
   (comp J3))
  (logical_part CON5_JUMPER5_AVRUSB500_OUT_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 5               0    G1             3    5                    0 )
   (pin 4               0    G1             3    4                    0 )
   (pin 3               0    G1             3    3                    0 )
   (pin 2               0    G1             3    2                    0 )
   (pin 1               0    G1             3    1                    0 ))
  (logical_part_mapping CON5_JUMPER5_FIRMWARE_IN_
   (comp J4))
  (logical_part CON5_JUMPER5_FIRMWARE_IN_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 5               0    G1             4    5                    0 )
   (pin 4               0    G1             4    4                    0 )
   (pin 3               0    G1             4    3                    0 )
   (pin 2               0    G1             4    2                    0 )
   (pin 1               0    G1             4    1                    0 ))
  (logical_part_mapping 'CAPACITOR NON-POL_CPCYL1D225LS1'
   (comp C1 C4))
  (logical_part 'CAPACITOR NON-POL_CPCYL1D225LS1'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             5    2                    0 )
   (pin 1               0    G1             5    1                    0 ))
  (logical_part_mapping 'CAPACITOR NON-POL_CPCYL1D225L_1'
   (comp C10))
  (logical_part 'CAPACITOR NON-POL_CPCYL1D225L_1'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             6    2                    0 )
   (pin 1               0    G1             6    1                    0 ))
  (logical_part_mapping 'CAPACITOR NON-POL_CPCYL1D225L_2'
   (comp C2 C3))
  (logical_part 'CAPACITOR NON-POL_CPCYL1D225L_2'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             7    2                    0 )
   (pin 1               0    G1             7    1                    0 ))
  (logical_part_mapping 'CAPACITOR NON-POL_CPCYL1D225L_3'
   (comp C5 C7 C8 C9))
  (logical_part 'CAPACITOR NON-POL_CPCYL1D225L_3'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             8    2                    0 )
   (pin 1               0    G1             8    1                    0 ))
  (logical_part_mapping 'CAPACITOR POL_CPCYL1D225LS10003'
   (comp C6))
  (logical_part 'CAPACITOR POL_CPCYL1D225LS10003'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             9    2                    0 )
   (pin 1               0    G1             9    1                    0 ))
  (logical_part_mapping LED_CYLD250LS125031_LED_
   (comp D1))
  (logical_part LED_CYLD250LS125031_LED_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             10   CATHODE              0 )
   (pin 1               0    G1             10   ANODE                0 ))
  (logical_part_mapping CON4_7_MY_USB_USBA_
   (comp J2))
  (logical_part CON4_7_MY_USB_USBA_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 5               0    G1             11   9                    0 )
   (pin 4               0    G1             11   4                    0 )
   (pin 3               0    G1             11   3                    0 )
   (pin 2               0    G1             11   2                    0 )
   (pin 1               0    G1             11   1                    0 ))
  (logical_part_mapping R_AX400X100031_470_SMDRES
   (comp R1 R10))
  (logical_part R_AX400X100031_470_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             12   2                    0 )
   (pin 1               0    G1             12   1                    0 ))
  (logical_part_mapping R_AX400X100031_1K_SMDRES
   (comp R11 R13))
  (logical_part R_AX400X100031_1K_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             13   2                    0 )
   (pin 1               0    G1             13   1                    0 ))
  (logical_part_mapping R_AX400X100031_220_SMDRES
   (comp R12 R14 R15 R2 R3 R4))
  (logical_part R_AX400X100031_220_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             14   2                    0 )
   (pin 1               0    G1             14   1                    0 ))
  (logical_part_mapping R_AX400X100031_27_SMDRES
   (comp R5 R6))
  (logical_part R_AX400X100031_27_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             15   2                    0 )
   (pin 1               0    G1             15   1                    0 ))
  (logical_part_mapping R_AX400X100031_1.5K_SMDRES
   (comp R7))
  (logical_part R_AX400X100031_1.5K_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             16   2                    0 )
   (pin 1               0    G1             16   1                    0 ))
  (logical_part_mapping R_AX400X100031_2.2_SMDRES
   (comp R8))
  (logical_part R_AX400X100031_2.2_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             17   2                    0 )
   (pin 1               0    G1             17   1                    0 ))
  (logical_part_mapping R_AX400X100031_10K_SMDRES
   (comp R9))
  (logical_part R_AX400X100031_10K_SMDRES
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             18   2                    0 )
   (pin 1               0    G1             18   1                    0 ))
  (logical_part_mapping FT232BM_2_QUAD80M32WG900_FT232B
   (comp U1))
  (logical_part FT232BM_2_QUAD80M32WG900_FT232B
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 28              0    G1             19   XTOUT                0 )
   (pin 27              0    G1             19   XTIN                 0 )
   (pin 26              0    G1             19   VCC1                 0 )
   (pin 13              0    G1             19   'VCC-IO'             0 )
   (pin 3               0    G1             19   VCC                  0 )
   (pin 7               0    G1             19   USBDP                0 )
   (pin 8               0    G1             19   USBDM                0 )
   (pin 12              0    G1             19   TXLED#               0 )
   (pin 16              0    G1             19   TXDEN                0 )
   (pin 25              0    G1             19   TXD                  0 )
   (pin 31              0    G1             19   TEST                 0 )
   (pin 10              0    G1             19   SLEEP#               0 )
   (pin 11              4    G1             19   RXLED#               0 )
   (pin 24              0    G1             19   RXD                  0 )
   (pin 23              0    G1             19   RTS#                 0 )
   (pin 5               0    G1             19   RSTOUT#              0 )
   (pin 18              0    G1             19   RI#                  0 )
   (pin 4               0    G1             19   RESET#               0 )
   (pin 15              0    G1             19   PWREN#               0 )
   (pin 14              0    G1             19   PWRCTL               0 )
   (pin 17              0    G1             19   GND1                 0 )
   (pin 9               0    G1             19   GND                  0 )
   (pin 1               0    G1             19   EESK                 0 )
   (pin 2               0    G1             19   EEDATA               0 )
   (pin 32              0    G1             19   EECS                 0 )
   (pin 21              0    G1             19   DTR#                 0 )
   (pin 20              0    G1             19   DSR#                 0 )
   (pin 19              0    G1             19   DCD#                 0 )
   (pin 22              0    G1             19   CTS#                 0 )
   (pin 30              0    G1             19   AVCC                 0 )
   (pin 29              0    G1             19   AGND                 0 )
   (pin 6               0    G1             19   3V3OUT               0 ))
  (logical_part_mapping ZTA_RAD450X200LS300031_3.6864MH
   (comp Y1))
  (logical_part ZTA_RAD450X200LS300031_3.6864MH
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             20   2                    0 )
   (pin 1               0    G1             20   1                    0 ))
  (logical_part_mapping ZTA_RAD450X200LS300031_6MHZ_
   (comp Y2))
  (logical_part ZTA_RAD450X200LS300031_6MHZ_
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             21   2                    0 )
   (pin 1               0    G1             21   1                    0 )))
 (network
  (net SCK
   (pins J3-4 R11-2))
  (net MISO
   (pins R12-2 J3-3))
  (net MOSI
   (pins R13-2 J3-2))
  (net N22544
   (pins R15-1 IC1-16))
  (net N20572
   (pins R10-1 D1-1))
  (net RESET
   (pins IC1-1 R9-2 J4-1 J3-1 R15-2))
  (net N19734
   (pins D1-2 IC1-23))
  (net N15289
   (pins IC1-10 Y1-1 C8-2))
  (net N15182
   (pins C7-2 IC1-9 Y1-2))
  (net BMISO
   (pins J1-3 R3-2))
  (net BMOSI
   (pins R4-2 J1-2))
  (net BRESET
   (pins J1-1 R14-2))
  (net BSCK
   (pins J1-4 C10-2 R2-2))
  (net N11951
   (pins U1-5 R7-2))
  (net N07247
   (pins U1-18 R14-1))
  (net N07033
   (pins U1-19 R4-1))
  (net N06967
   (pins U1-20 R3-1))
  (net N06839
   (pins U1-21 R2-1))
  (net +5V
   (pins J2-4 R8-1))
  (net D+
   (pins J2-2 R6-1))
  (net 'D-'
   (pins R5-1 J2-3))
  (net N03527
   (pins C4-1 U1-6))
  (net N02615
   (pins R5-2 U1-8))
  (net N02483
   (pins R6-2 R7-1 U1-7))
  (net GND
   (pins C9-2 IC1-22 IC1-8 C2-1 C5-2 C3-1 C7-1 J2-1 J3-5 C6-2 C8-1 U1-9 U1-14
    U1-31 U1-29 C1-1 J1-5 C4-2 C10-1 J4-5 U1-17))
  (net VCC
   (pins C6-1 C5-1 IC1-7 U1-3 U1-4 U1-26 R8-2 C9-1 R9-1 IC1-20 R1-2 R10-2
    U1-13))
  (net F_SCK
   (pins R11-1 J4-4 IC1-19))
  (net F_MISO
   (pins R12-1 J4-3 IC1-18))
  (net F_MOSI
   (pins IC1-17 R13-1 J4-2))
  (net N49165
   (pins R1-1 C1-2 U1-30))
  (net N41098
   (pins U1-27 C3-2 Y2-2))
  (net N41106
   (pins C2-2 Y2-1 U1-28))
  (net RXD
   (pins U1-24 IC1-2))
  (net TXD
   (pins U1-25 IC1-3)))
 (wiring
  (wire (path TOP 0.2530 46.3550 6.3500 46.3550 4.4450 46.9900 3.8100 60.3250
    3.8100 60.9600 4.4450 60.9600 5.7150) (net SCK))
  (wire (path TOP 0.2530 58.4200 5.7150 58.4200 9.5250 59.0550 10.1600 61.5950
    10.1600 63.5000 12.0650) (net MISO))
  (wire (path TOP 0.2530 55.8800 5.7150 54.6100 4.4450 48.5130 4.4450 48.2600
    4.6980 48.2600 6.3500 46.3550 8.2550 46.3550 10.1600) (net MOSI))
  (wire (path BOTTOM 0.2530 63.5000 14.6050 64.7700 15.8750 64.7700 21.5900)
   (net N20572))
  (wire (path TOP 0.2530 63.5000 14.6050 57.1500 14.6050 56.5150 15.2400
    52.4028 15.2400 52.3535 15.2893 38.1493 15.2893 34.9250 12.0650 34.9250
    5.0800 34.2900 4.4450 29.2100 4.4450 27.9400 5.7150) (net N20572))
  (via VIA 63.5000 14.6050 (net N20572))
  (via VIA 64.7700 21.5900 (net N20572))
  (wire (path TOP 0.2530 64.7700 21.5900 67.9450 21.5900) (net N20572))
  (wire (path BOTTOM 0.2530 53.3400 5.7150 51.4350 3.8100 34.9250 3.8100
    33.0200 5.7150) (net RESET))
  (wire (path TOP 0.2530 52.0700 14.6050 50.1650 12.7000 50.1650 6.9850
    51.4350 5.7150 53.3400 5.7150) (net RESET))
  (via VIA 52.0700 14.6050 (net RESET))
  (wire (path BOTTOM 0.2530 60.9600 19.0500 60.9600 18.4150 59.6900 17.1450
    52.7050 17.1450 52.0700 16.5100 52.0700 14.6050) (net RESET))
  (via VIA 60.9600 19.0500 (net RESET))
  (wire (path TOP 0.2530 60.9600 19.0500 60.9600 20.9550) (net RESET))
  (wire (path TOP 0.2530 86.9950 15.2400 87.9322 15.2400 87.9815 15.1907
    88.5485 15.1907 88.5978 15.2400 90.8050 15.2400 92.0750 16.5100 92.0750
    20.7020 92.3280 20.9550 93.3450 20.9550 94.6150 22.2250) (net N15289))
  (wire (path TOP 0.2530 95.8850 29.2100 95.8850 23.4950 94.6150 22.2250) (net
    N15289))
  (wire (path TOP 0.2530 85.1530 14.9480 86.7030 14.9480 86.9950 15.2400) (net
    N15289))
  (via VIA 86.9950 15.2400 (net N15289))
  (wire (path TOP 0.2540 94.6150 14.6050 99.0600 10.1600 99.0600 5.7150
    99.6950 5.0800 103.5050 5.0800) (net N15182))
  (wire (path TOP 0.2530 85.1530 14.1480 87.4520 14.1480) (net N15182))
  (via VIA 87.4520 14.1480 (net N15182))
  (wire (path TOP 0.2530 87.4520 14.1480 87.9090 14.6050 94.6150 14.6050) (net
    N15182))
  (wire (path TOP 0.2530 5.0800 21.5900 6.3500 21.5900 7.6200 22.8600) (net
    BMISO))
  (via VIA 7.6200 22.8600 (net BMISO))
  (via VIA 57.1500 34.9250 (net BMISO))
  (wire (path TOP 0.2530 53.3400 33.6550 55.8800 33.6550 57.1500 34.9250) (net
    BMISO))
  (wire (path BOTTOM 0.2530 57.1500 34.9250 56.5150 35.5600 41.6078 35.5600
    41.5585 35.5107 40.9915 35.5107 40.9422 35.5600 16.5100 35.5600 14.6050
    33.6550 14.6050 30.4800 11.4300 27.3050 9.2228 27.3050 9.1735 27.2557
    8.6065 27.2557 8.5572 27.3050 8.2550 27.3050 6.3500 25.4000 6.3500 24.7650
    7.6200 23.4950 7.6200 22.8600) (net BMISO))
  (wire (path TOP 0.2530 5.0800 19.0500 8.8900 22.8600 8.8900 24.7650 6.9850
    26.6700 6.9850 27.3050 8.8900 29.2100 12.0650 29.2100 12.7000 29.8450
    12.7000 34.2900 13.9700 35.5600 13.9700 35.9420 14.2230 36.1950 38.4820
    36.1950 38.7350 35.9420 38.7350 33.6550) (net BMOSI))
  (wire (path TOP 0.2530 19.0500 10.7950 12.7000 10.7950 9.5250 13.9700 7.6200
    13.9700 5.0800 16.5100) (net BRESET))
  (wire (path TOP 0.2530 22.8600 19.6850 23.4950 19.6850 27.3050 15.8750) (net
    BSCK))
  (wire (path TOP 0.2530 5.0800 24.1300 6.9850 24.1300 7.6200 24.7650) (net
    BSCK))
  (via VIA 7.6200 24.7650 (net BSCK))
  (wire (path BOTTOM 0.2530 22.8600 19.6850 20.9550 21.5900 20.9550 24.1300
    19.6850 25.4000 10.1600 25.4000 9.5250 24.7650 7.6200 24.7650) (net BSCK))
  (via VIA 22.8600 19.6850 (net BSCK))
  (wire (path TOP 0.2530 22.8600 19.6850 22.2250 19.0500 20.3200 19.0500) (net
    BSCK))
  (via VIA 27.3050 15.8750 (net BSCK))
  (wire (path BOTTOM 0.2530 27.3050 15.8750 31.4056 15.8750 32.5471 14.7335
    33.4929 14.7335 34.6344 15.8750 38.1000 15.8750 39.3700 17.1450 39.3700
    23.1622 39.4193 23.2115 39.4193 23.7785 39.3700 23.8278 39.3700 24.7650
    40.0050 25.4000 53.9750 25.4000 57.1500 28.5750) (net BSCK))
  (via VIA 85.7250 23.4950 (net N11951))
  (wire (path TOP 0.2530 85.7250 23.4950 85.7250 24.7650) (net N11951))
  (wire (path TOP 0.2530 85.7250 23.4950 79.7078 23.4950 79.6585 23.5443
    79.0915 23.5443 79.0422 23.4950 76.8350 23.4950 73.6600 26.6700 73.6600
    29.8450 71.7550 31.7500 34.2900 31.7500 33.6550 31.1150 32.6380 31.1150
    32.3850 30.8620 32.3850 29.8450 31.0900 28.5500 31.0900 27.9400) (net
    N11951))
  (wire (path TOP 0.2530 29.2100 10.7950 29.2100 17.4472 29.2593 17.4965
    29.2593 18.0635 29.2552 18.0676 29.4890 18.3014 29.4890 19.4440) (net
    N07247))
  (wire (path BOTTOM 0.2530 37.4650 23.4950 37.4650 25.7022 37.4157 25.7515
    37.4157 26.3185 37.4650 26.3678 37.4650 29.5920 37.2120 29.8450 33.0200
    29.8450 31.7500 31.1150 29.2100 31.1150) (net N07033))
  (wire (path TOP 0.2530 29.2100 31.1150 28.6243 31.7007 28.6243 32.0335
    28.5750 32.0828 28.5750 33.6550) (net N07033))
  (wire (path TOP 0.2530 30.2900 19.4440 30.2900 17.3350) (net N07033))
  (via VIA 30.2900 17.3350 (net N07033))
  (via VIA 37.4650 23.4950 (net N07033))
  (via VIA 29.2100 31.1150 (net N07033))
  (wire (path TOP 0.2530 30.2900 17.3350 30.6080 17.6530 30.6080 20.4381
    30.7564 20.5865 34.4897 20.5865 34.7720 20.3042 34.7720 18.5838 36.0208
    17.3350 37.5744 17.3350 38.1000 17.8606 38.1000 22.8600 37.4650 23.4950)
   (net N07033))
  (wire (path TOP 0.2530 104.1400 34.9250 102.8700 33.6550 102.8700 20.6030
    102.6170 20.3500 101.0750 20.3500) (net +5V))
  (wire (path TOP 0.2530 101.0750 17.7500 99.0900 17.7500) (net D+))
  (via VIA 99.0900 17.7500 (net D+))
  (wire (path BOTTOM 0.2530 99.0900 17.7500 97.1250 17.7500 95.2500 15.8750
    91.4400 15.8750 90.1700 17.1450 90.1700 18.0822 90.2193 18.1315 90.2193
    18.6985 90.1700 18.7478 90.1700 20.9550 88.9000 22.2250 83.8200 22.2250
    81.2800 24.7650) (net D+))
  (wire (path TOP 0.2530 94.6150 24.7650 92.7100 24.7650 90.8050 22.8600
    88.9000 22.8600 87.6300 24.1300 87.6300 34.2900 88.2650 34.9250 89.5350
    34.9250) (net 'D-'))
  (via VIA 94.6150 24.7650 (net 'D-'))
  (wire (path BOTTOM 0.2530 99.0600 19.6850 97.7900 20.9550 97.7900 24.1300
    97.1550 24.7650 94.6150 24.7650) (net 'D-'))
  (via VIA 99.0600 19.6850 (net 'D-'))
  (wire (path TOP 0.2530 99.0600 19.6850 100.8936 19.6850 101.0750 19.5036
    101.0750 19.0500) (net 'D-'))
  (via VIA 31.1150 29.8450 (net N03527))
  (wire (path TOP 0.2530 31.1150 29.8450 31.1150 29.3072 30.7492 28.9414
    30.6309 28.9414 30.2900 28.6005 30.2900 27.9400) (net N03527))
  (wire (path BOTTOM 0.2530 31.1150 29.8450 30.4800 29.2100 28.9078 29.2100
    28.8585 29.1607 28.2915 29.1607 28.2422 29.2100 26.6700 29.2100 22.8600
    25.4000 22.8600 20.4006 22.8913 20.3693 23.1435 20.3693 23.5443 19.9685
    23.5443 19.4015 23.4950 19.3522 23.4950 16.5100 21.5900 14.6050 18.4150
    14.6050 12.7000 8.8900 8.2550 8.8900) (net N03527))
  (wire (path TOP 0.2530 41.2750 36.1950 41.2750 33.6550 40.6400 33.0200) (net
    N02615))
  (wire (path TOP 0.2530 91.4400 34.9250 91.4400 25.4000 90.8050 24.7650
    89.5350 24.7650) (net N02615))
  (via VIA 91.4400 34.9250 (net N02615))
  (wire (path BOTTOM 0.2530 41.2750 36.1950 41.9100 36.8300 90.8050 36.8300
    91.4400 36.1950 91.4400 34.9250) (net N02615))
  (via VIA 41.2750 36.1950 (net N02615))
  (via VIA 40.6400 33.0200 (net N02615))
  (wire (path BOTTOM 0.2530 27.9400 31.7500 28.5750 32.3850 29.2100 32.3850
    29.8450 31.7500 33.0200 31.7500 33.6550 31.1150 39.3700 31.1150 40.6400
    32.3850 40.6400 33.0200) (net N02615))
  (via VIA 27.9400 31.7500 (net N02615))
  (wire (path TOP 0.2530 28.5750 27.9400 26.8489 29.6661 26.8489 30.0239
    27.9400 31.1150 27.9400 31.7500) (net N02615))
  (wire (path TOP 0.2530 81.2800 34.9250 78.7400 34.9250 78.1050 35.5600) (net
    N02483))
  (wire (path TOP 0.2530 85.7250 34.9250 81.2800 34.9250) (net N02483))
  (via VIA 78.1050 35.5600 (net N02483))
  (via VIA 28.5750 29.8450 (net N02483))
  (wire (path TOP 0.2530 28.5750 29.8450 28.5750 29.3962 29.0298 28.9414
    29.1481 28.9414 29.4890 28.6005 29.4890 27.9400) (net N02483))
  (wire (path BOTTOM 0.2530 78.1050 35.5600 60.3743 35.5600 58.7715 33.9572
    55.8800 33.9572 54.7832 35.0540 41.8174 35.0540 41.7681 35.0047 40.7819
    35.0047 40.7326 35.0540 28.0690 35.0540 27.3050 34.2900 27.3050 32.0828
    27.2557 32.0335 27.2557 31.4665 27.3050 31.4172 27.3050 31.1150 28.5750
    29.8450) (net N02483))
  (wire (path BOTTOM 0.2530 90.1700 8.8900 90.1700 6.3500) (net GND))
  (wire (path BOTTOM 0.2530 78.7400 24.7650 78.7400 23.4950 79.3750 22.8600)
   (net GND))
  (wire (path TOP 0.2530 78.7400 24.7650 78.7400 28.5750 77.4700 29.8450
    77.4700 32.3850) (net GND))
  (via VIA 78.7400 24.7650 (net GND))
  (via VIA 79.3750 22.8600 (net GND))
  (wire (path TOP 0.2530 79.3750 22.8600 79.7050 22.5300 79.7050 21.1960) (net
    GND))
  (via VIA 88.2650 15.8750 (net GND))
  (wire (path BOTTOM 0.2530 85.7250 11.4300 87.6300 11.4300 88.2650 12.0650
    88.2650 15.8750) (net GND))
  (via VIA 85.7250 11.4300 (net GND))
  (wire (path TOP 0.2530 85.7250 11.4300 84.4550 12.7000 83.7060 12.7000) (net
    GND))
  (wire (path TOP 0.2530 90.1700 8.8900 89.5350 9.5250 87.6300 9.5250 85.7250
    11.4300) (net GND))
  (via VIA 90.1700 8.8900 (net GND))
  (via VIA 90.1700 6.3500 (net GND))
  (wire (path TOP 0.2530 90.1700 6.3500 87.6300 6.3500) (net GND))
  (wire (path TOP 0.2530 87.6300 6.3500 86.9950 6.3500) (net GND))
  (wire (path TOP 0.2530 87.6300 6.3500 88.9000 5.0800 93.9800 5.0800) (net
    GND))
  (wire (path TOP 0.2530 86.9950 6.3500 85.0900 4.4450 82.5500 4.4450 80.0100
    6.9850 76.8350 6.9850) (net GND))
  (wire (path BOTTOM 0.2530 97.7900 4.4450 100.3300 6.9850) (net GND))
  (wire (path TOP 0.2530 93.9800 5.0800 97.1550 5.0800 97.7900 4.4450) (net
    GND))
  (via VIA 97.7900 4.4450 (net GND))
  (via VIA 100.3300 6.9850 (net GND))
  (wire (path TOP 0.2530 100.3300 6.9850 100.9650 7.6200 103.5050 7.6200) (net
    GND))
  (wire (path TOP 0.2540 101.0750 16.4500 101.7351 16.4500 102.2350 15.9501
    102.2350 15.8750 103.5050 14.6050 103.5050 7.6200) (net GND))
  (wire (path TOP 0.2530 59.6900 7.6200 62.8650 7.6200 63.5000 6.9850 63.5000
    5.7150) (net GND))
  (via VIA 59.6900 7.6200 (net GND))
  (wire (path BOTTOM 0.2530 47.6250 20.9550 50.1650 18.4150 50.5470 18.4150
    50.8000 18.1620 50.8000 8.8900 52.0700 7.6200 59.6900 7.6200) (net GND))
  (via VIA 47.6250 20.9550 (net GND))
  (wire (path TOP 0.2530 47.6250 20.9550 46.9900 21.5900 45.0850 21.5900) (net
    GND))
  (wire (path TOP 0.2530 63.5000 5.7150 65.4050 3.8100 74.9300 3.8100 76.8350
    5.7150 76.8350 6.9850) (net GND))
  (wire (path TOP 0.2530 98.4250 29.2100 98.4250 20.0178 98.3757 19.9685
    98.3757 19.4015 98.4250 19.3522 98.4250 18.0528 98.4057 18.0335 98.4057
    17.4665 98.4250 17.4472 98.4250 14.6050 99.7455 13.2845 99.7455 13.1442
    100.3300 12.5597 100.3300 6.9850) (net GND))
  (wire (path TOP 0.2530 88.2650 15.8750 88.2650 18.0822 88.3143 18.1315
    88.3143 18.6985 88.2650 18.7478 88.2650 21.5900 86.9950 22.8600 86.0578
    22.8600 86.0085 22.8107 85.4415 22.8107 85.3922 22.8600 79.3750 22.8600)
   (net GND))
  (wire (path BOTTOM 0.2530 33.0200 17.7800 30.8128 17.7800 30.5735 18.0193
    30.0065 18.0193 29.7672 17.7800 28.5750 17.7800) (net GND))
  (wire (path TOP 0.2530 8.2550 11.4300 6.3500 11.4300 5.0800 12.7000) (net
    GND))
  (wire (path BOTTOM 0.2530 5.0800 26.6700 5.7982 27.3882 5.7982 30.3968
    5.7150 30.4800 5.7150 31.1150 7.6200 33.0200) (net GND))
  (wire (path TOP 0.2530 8.2550 11.4300 5.0800 14.6050 4.4450 14.6050 3.8100
    15.2400 3.8100 25.4000 5.0800 26.6700) (net GND))
  (via VIA 5.0800 12.7000 (net GND))
  (wire (path BOTTOM 0.2530 17.7800 19.0500 15.2400 19.0500 12.0650 15.8750
    7.6200 15.8750 5.0800 13.3350 5.0800 12.7000) (net GND))
  (wire (path TOP 0.2530 28.5750 17.7800 26.6700 17.7800 25.4000 19.0500
    25.4000 20.9550 24.1300 22.2250 22.2250 22.2250 21.5900 22.8600 19.0500
    22.8600 17.7800 21.5900 17.7800 19.0500) (net GND))
  (wire (path TOP 0.2530 33.0200 15.8750 33.0200 17.7800) (net GND))
  (via VIA 33.0200 17.7800 (net GND))
  (via VIA 28.5750 17.7800 (net GND))
  (wire (path TOP 0.2530 28.5750 17.7800 28.5750 19.3300 28.6890 19.4440) (net
    GND))
  (wire (path TOP 0.2530 82.9060 12.7000 82.9060 12.0395 82.5500 11.6835
    82.5500 11.0480 82.8030 10.7950 83.8200 10.7950 84.4550 10.1600 85.7250
    10.1600 86.9950 8.8900 88.2650 8.8900 89.5350 7.6200 93.9800 7.6200) (net
    VCC))
  (wire (path TOP 0.2530 31.8900 27.9400 32.6900 27.9400) (net VCC))
  (wire (path TOP 0.2530 32.6900 27.9400 32.6900 24.1978 34.7366 22.1512
    34.7366 22.0329 35.0775 21.6920 35.7380 21.6920) (net VCC))
  (wire (path TOP 0.2530 93.9800 34.9250 93.9800 35.8392 93.6242 36.1950
    78.4378 36.1950 78.3885 36.2443 77.8215 36.2443 77.7722 36.1950 74.9300
    36.1950 72.3900 33.6550 72.3900 32.6380 72.6430 32.3850 74.9300 32.3850)
   (net VCC))
  (wire (path BOTTOM 0.2530 17.7800 5.7150 16.1542 5.7150 15.5192 5.0800
    14.6050 5.0800) (net VCC))
  (wire (path BOTTOM 0.2530 24.7650 22.8600 25.4000 22.2250 25.4000 15.8750
    27.3050 13.9700 27.6870 13.9700 27.9400 13.7170 27.9400 8.8900 27.3050
    8.2550 18.4150 8.2550 17.7800 7.6200 17.7800 5.7150) (net VCC))
  (via VIA 24.7650 22.8600 (net VCC))
  (wire (path TOP 0.2530 24.7650 22.8600 25.1970 23.2920 27.2420 23.2920) (net
    VCC))
  (wire (path BOTTOM 0.2530 33.0200 13.3350 35.5600 13.3350 36.8300 14.6050
    37.5143 14.6050 38.1493 13.9700 38.1493 12.4165 37.2351 11.5023 37.2351
    9.7291 36.1950 8.6890 36.1950 6.3500) (net F_SCK))
  (wire (path TOP 0.2530 87.6300 18.4150 86.9950 19.0500 86.9950 20.9550
    86.7540 21.1960 83.7060 21.1960) (net F_MOSI))
  (via VIA 87.6300 18.4150 (net F_MOSI))
  (wire (path BOTTOM 0.2530 87.6300 18.4150 89.5350 18.4150) (net F_MOSI))
  (via VIA 89.5350 18.4150 (net F_MOSI))
  (wire (path TOP 0.2530 91.4400 21.5900 91.4400 19.0500 90.8050 18.4150
    89.5350 18.4150) (net F_MOSI))
  (via VIA 91.4400 21.5900 (net F_MOSI))
  (wire (path BOTTOM 0.2530 37.4650 12.7000 33.9994 12.7000 33.4929 12.1935
    32.5471 12.1935 32.0406 12.7000 31.3680 12.7000 30.4800 11.8120 30.4800
    8.8900) (net F_MOSI))
  (wire (path TOP 0.2530 36.1950 10.1600 37.4650 11.4300 37.4650 12.7000) (net
    F_MOSI))
  (via VIA 37.4650 12.7000 (net F_MOSI))
  (via VIA 30.4800 8.8900 (net F_MOSI))
  (wire (path TOP 0.2530 30.4800 8.8900 31.1150 8.2550 33.0200 8.2550) (net
    F_MOSI))
  (wire (path TOP 0.2530 49.5300 13.9700 49.5300 14.3520 49.2770 14.6050
    39.3700 14.6050 37.4650 12.7000) (net F_MOSI))
  (via VIA 49.5300 13.9700 (net F_MOSI))
  (wire (path BOTTOM 0.2530 47.6250 19.6850 49.5300 17.7800 49.5300 13.9700)
   (net F_MOSI))
  (via VIA 47.6250 19.6850 (net F_MOSI))
  (wire (path TOP 0.2530 74.2950 24.7650 73.6600 24.1300 50.1650 24.1300
    49.5300 23.4950 49.5300 21.5900 47.6250 19.6850) (net F_MOSI))
  (via VIA 74.2950 24.7650 (net F_MOSI))
  (wire (path BOTTOM 0.2530 91.4400 21.5900 92.7100 22.8600 92.7100 25.4000
    92.0750 26.0350 78.7400 26.0350 77.4700 24.7650 74.2950 24.7650) (net
    F_MOSI))
  (wire (path BOTTOM 0.2530 38.7350 23.4950 38.7350 25.4000 38.1000 26.0350)
   (net N49165))
  (wire (path BOTTOM 0.2530 11.4300 30.4800 8.8900 27.9400) (net N49165))
  (wire (path TOP 0.2530 10.1600 33.0200 10.1600 31.7500 11.4300 30.4800) (net
    N49165))
  (wire (path BOTTOM 0.2530 4.4450 5.0800 4.4450 12.3672 4.3957 12.4165 4.3957
    12.9835 4.4450 13.0328 4.4450 13.9700 3.1750 15.2400 3.1750 27.9400 3.8100
    28.5750 3.8100 34.9250 5.0800 36.1950 10.7950 36.1950 11.4300 35.5600
    11.4300 33.9080 11.1770 33.6550 10.7950 33.6550 10.1600 33.0200) (net
    N49165))
  (via VIA 11.4300 30.4800 (net N49165))
  (via VIA 8.8900 27.9400 (net N49165))
  (wire (path TOP 0.2530 38.7350 23.4950 40.0050 22.2250 40.0050 19.0500
    35.5600 14.6050 31.7500 14.6050 31.1150 13.9700 31.1150 10.7950 29.8450
    9.5250 29.2100 9.5250 28.9801 9.7549 28.7791 9.7549 28.1699 10.3641
    28.1699 11.8351 26.6700 13.3350 21.5900 13.3350 8.8900 26.0350 8.8900
    27.9400) (net N49165))
  (via VIA 38.7350 23.4950 (net N49165))
  (via VIA 38.1000 26.0350 (net N49165))
  (wire (path TOP 0.2530 38.1000 26.0350 37.4232 26.0350 36.8064 25.4182
    36.8064 25.2999 36.3985 24.8920 35.7380 24.8920) (net N49165))
  (wire (path TOP 0.2530 39.7380 24.3970 40.0051 24.1299) (net N41098))
  (wire (path TOP 0.2530 40.0051 24.1299 40.6400 24.7648 40.6400 26.6700
    39.3700 27.9400 36.8300 27.9400 36.2415 27.3515 35.2553 27.3515 34.5955
    26.6917 34.5955 23.0923 34.8778 22.8100 35.4200 22.8100 35.7380 22.4920)
   (net N41098))
  (wire (path TOP 0.2530 40.0051 24.1299 40.6400 23.4950 40.6400 17.1450
    41.9100 15.8750 69.2150 15.8750 74.9300 10.1600 83.1850 10.1600 84.4550
    8.8900 84.4550 6.3500) (net N41098))
  (via VIA 39.3700 26.0350 (net Orphan_net) (type route)))
 (colors
  (color 16 color16 149 0 74)
  (color 17 color17 255 255 0)
  (color 18 color18 88 88 88)
  (color 19 color19 135 113 95)
  (color 20 color20 172 94 64)
  (color 21 color21 216 5 21)
  (color 22 color22 226 128 18)
  (color 23 color23 181 181 0)
  (color 24 color24 99 139 58)
  (color 25 color25 0 162 0)
  (color 26 color26 0 170 123)
  (color 27 color27 0 151 183)
  (color 28 color28 0 112 223)
  (color 29 color29 0 0 227)
  (color 30 color30 141 0 217)
  (color 31 color31 191 0 191)
  (color 32 color32 215 0 107)
  (color 33 color33 0 255 0)
  (color 34 color34 131 131 131)
  (color 35 color35 156 134 114)
  (color 36 color36 202 133 106)
  (color 37 color37 252 78 90)
  (color 38 color38 239 155 63)
  (color 39 color39 215 215 0)
  (color 40 color40 129 180 78)
  (color 41 color41 0 221 0)
  (color 42 color42 0 215 155)
  (color 43 color43 1 192 233)
  (color 44 color44 51 152 255)
  (color 45 color45 100 100 255)
  (color 46 color46 189 66 255)
  (color 47 color47 242 0 242)
  (color 48 color48 255 51 153)
  (color 49 color49 0 0 255)
  (color 50 color50 172 172 172)
  (color 51 color51 169 149 131)
  (color 52 color52 216 160 139)
  (color 53 color53 252 122 132)
  (color 54 color54 242 176 104)
  (color 55 color55 240 240 0)
  (color 56 color56 157 197 118)
  (color 57 color57 38 255 38)
  (color 58 color58 0 244 177)
  (color 59 color59 17 214 255)
  (color 60 color60 98 176 254)
  (color 61 color61 130 130 255)
  (color 62 color62 206 115 255)
  (color 63 color63 255 111 255)
  (color 64 color64 255 119 187)
  (color 65 color65 255 0 255)
  (color 66 color66 217 217 217)
  (color 67 color67 186 169 154)
  (color 68 color68 231 182 169)
  (color 69 color69 253 162 168)
  (color 70 color70 247 199 147)
  (color 71 color71 255 255 140)
  (color 72 color72 192 218 167)
  (color 73 color73 138 255 138)
  (color 74 color74 117 255 217)
  (color 75 color75 145 236 255)
  (color 76 color76 151 203 255)
  (color 77 color77 176 176 255)
  (color 78 color78 223 164 255)
  (color 79 color79 255 168 255)
  (color 80 color80 255 176 216)
  (color 81 color81 0 255 255)
  (color 82 color82 255 255 255)
  (color 83 color83 202 189 170)
  (color 84 color84 235 199 190)
  (color 85 color85 254 197 201)
  (color 86 color86 251 216 181)
  (color 87 color87 255 255 187)
  (color 88 color88 213 231 194)
  (color 89 color89 189 255 189)
  (color 90 color90 176 255 230)
  (color 91 color91 185 241 255)
  (color 92 color92 191 223 255)
  (color 93 color93 198 198 255)
  (color 94 color94 233 191 255)
  (color 95 color95 255 198 255)
  (color 96 color96 255 198 255)
  (color 97 color97 255 0 0)
  (color 98 color98 250 120 120)
  (color 0 background 170 210 255)
  (color 1 blue 0 0 255)
  (color 2 green 0 255 0)
  (color 3 violet 175 0 175)
  (color 4 red 255 0 0)
  (color 5 magenta 125 0 125)
  (color 6 white 255 255 255)
  (color 7 lgtgray 180 180 180)
  (color 8 drkgray 120 120 120)
  (color 9 drkblue 0 0 170)
  (color 10 drkgreen 0 170 0)
  (color 11 coral 255 127 0)
  (color 12 drkred 170 0 0)
  (color 13 lgtmgnta 255 0 255)
  (color 14 yellow 255 255 0)
  (color 15 black 0 0 0)
  (set_color background black)
  (set_color via drkgreen)
  (set_color thru drkgray)
  (set_color select color82)
  (set_color highlight color58)
  (set_color antipad white)
  (set_color guide color59)
  (set_color histogram grid color82)
  (set_color histogram segment red)
  (set_color histogram peak red)
  (set_color grid via color82)
  (set_color grid wiring color82)
  (set_color grid place color82)
  (set_color grid manuf color82)
  (set_color grid major route color82)
  (set_color grid major place color82)
  (set_color error clearance yellow)
  (set_color error length yellow)
  (set_color error crosstalk white)
  (set_color error balance white)
  (set_color error placement white)
  (set_color routability min green)
  (set_color routability max red)
  (set_color iroute target white)
  (set_color testpoint color24)
  (set_color protect white)
  (set_color fix component lgtmgnta)
  (set_color component front color74)
  (set_color component back magenta)
  (set_color site white)
  (set_color ruler drkgray)
  (set_color rowcolumn white)
  (set_color viakeepouts color35)
  (set_color signal 1 color57)
  (set_color signal 2 color17)))
