Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 11 11:26:20 2019
| Host         : xirengvm095090 running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
| Design       : base_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 153
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                                | 8          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain             | 2          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree          | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks              | 1          |
| TIMING-7  | Warning  | No common node between related clocks                       | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay                               | 86         |
| TIMING-20 | Warning  | Non-clocked latch                                           | 48         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                   | 1          |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
| TIMING-36 | Warning  | Invalid Generated Clock due to missing edge propagation     | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                 | 2          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[23]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[0]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[10]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[11]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[12]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[13]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[14]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[15]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[16]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[17]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[18]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[19]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[1]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[20]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[21]/CLR, base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[22]/CLR (the first 15 of 48 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 in site SLICE_X57Y16 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell base_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 in site SLICE_X60Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell base_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock base_i/clk_wiz_10MHz/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_3]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_3 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_3]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_iic_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_iic_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_spi_io0_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_spi_io1_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_spi_sck_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on arduino_direct_spi_ss_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on arduino_gpio_tri_io[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_scl_io relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_sda_io relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[0] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[1] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[2] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[3] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[4] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[5] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[6] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on pmoda_rpi_gpio_tri_io[7] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[0] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[1] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[2] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[3] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[4] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[5] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[6] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on pmodb_gpio_tri_io[7] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[0] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[10] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[11] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[12] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[13] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[14] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[15] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[16] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[17] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[18] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[19] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[1] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[2] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[3] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[4] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[5] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[6] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[7] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[8] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on rpi_gpio_tri_io[9] relative to clock(s) clk_fpga_0, clk_fpga_3
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on sdata_i relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on bclk relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on hdmi_in_hpd[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_hpd[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on lrclk relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on rgbleds_6bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on sdata_o relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[0] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[10] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[11] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[12] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[13] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[14] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[15] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[16] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[17] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[18] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[19] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[1] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[20] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[21] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[22] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[23] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[2] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[3] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[4] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[5] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[6] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[7] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[8] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[9] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempL_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[0] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[10] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[11] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[12] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[13] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[14] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[15] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[16] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[17] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[18] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[19] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[1] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[20] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[21] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[22] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[23] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[2] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[3] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[4] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[5] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[6] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[7] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[8] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[9] cannot be properly analyzed as its control pin base_i/adau1761_0/inst/adau1761_v1_0_S_AXI_inst/tempR_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock base_i/clk_wiz_10MHz/inst/clk_in1 is created on an inappropriate internal pin base_i/clk_wiz_10MHz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-36#1 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock axi_dynclk_0_PXL_CLK_O to generated clock base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ */SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/src/dvi2rgb.xdc (Line: 13)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '73' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


