

================================================================
== Vitis HLS Report for 'xFFindmax3x3_3_0_12_s'
================================================================
* Date:           Sun Feb 25 01:46:24 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.356 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.35>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_high_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_high_threshold" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 3 'read' 'p_high_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_low_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_low_threshold" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 4 'read' 'p_low_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%angle_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %angle" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 5 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_i22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i22" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 6 'read' 'p_i22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_i21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i21" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 7 'read' 'p_i21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_i20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i20" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 8 'read' 'p_i20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_i12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 9 'read' 'p_i12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_i11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i11" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 10 'read' 'p_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i10" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 11 'read' 'p_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_i02_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i02" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 12 'read' 'p_i02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_i01_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i01" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 13 'read' 'p_i01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_i00_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i00" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:38]   --->   Operation 14 'read' 'p_i00_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i8 %p_low_threshold_read"   --->   Operation 15 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.42ns)   --->   "%icmp_ln886 = icmp_slt  i16 %zext_ln886, i16 %p_i11_read"   --->   Operation 16 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln870 = icmp_eq  i8 %angle_read, i8 0"   --->   Operation 17 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln886_1 = icmp_sgt  i16 %p_i11_read, i16 %p_i10_read"   --->   Operation 18 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.42ns)   --->   "%icmp_ln882 = icmp_slt  i16 %p_i11_read, i16 %p_i12_read"   --->   Operation 19 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%xor_ln882 = xor i1 %icmp_ln882, i1 1"   --->   Operation 20 'xor' 'xor_ln882' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln870_5 = icmp_eq  i8 %angle_read, i8 45"   --->   Operation 21 'icmp' 'icmp_ln870_5' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i8 %p_high_threshold_read"   --->   Operation 22 'zext' 'zext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.42ns)   --->   "%icmp_ln886_2 = icmp_slt  i16 %zext_ln886_1, i16 %p_i11_read"   --->   Operation 23 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln298 = select i1 %icmp_ln886_2, i2 3, i2 1"   --->   Operation 24 'select' 'select_ln298' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln886_3 = icmp_sgt  i16 %p_i11_read, i16 %p_i02_read"   --->   Operation 25 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.42ns)   --->   "%icmp_ln886_4 = icmp_sgt  i16 %p_i11_read, i16 %p_i20_read"   --->   Operation 26 'icmp' 'icmp_ln886_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln870_6 = icmp_eq  i8 %angle_read, i8 90"   --->   Operation 27 'icmp' 'icmp_ln870_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln886_5 = icmp_sgt  i16 %p_i11_read, i16 %p_i01_read"   --->   Operation 28 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.42ns)   --->   "%icmp_ln882_1 = icmp_slt  i16 %p_i11_read, i16 %p_i21_read"   --->   Operation 29 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_1, i1 1"   --->   Operation 30 'xor' 'xor_ln882_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln870_7 = icmp_eq  i8 %angle_read, i8 135"   --->   Operation 31 'icmp' 'icmp_ln870_7' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.42ns)   --->   "%icmp_ln886_6 = icmp_sgt  i16 %p_i11_read, i16 %p_i00_read"   --->   Operation 32 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.42ns)   --->   "%icmp_ln886_7 = icmp_sgt  i16 %p_i11_read, i16 %p_i22_read"   --->   Operation 33 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln870)   --->   "%xor_ln870 = xor i1 %icmp_ln870, i1 1"   --->   Operation 34 'xor' 'xor_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln870 = and i1 %icmp_ln886, i1 %xor_ln870"   --->   Operation 35 'and' 'and_ln870' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln870_1)   --->   "%xor_ln870_1 = xor i1 %icmp_ln870_5, i1 1"   --->   Operation 36 'xor' 'xor_ln870_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln870_1 = and i1 %and_ln870, i1 %xor_ln870_1"   --->   Operation 37 'and' 'and_ln870_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln870_2)   --->   "%xor_ln870_2 = xor i1 %icmp_ln870_6, i1 1"   --->   Operation 38 'xor' 'xor_ln870_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln870_2 = and i1 %and_ln870_1, i1 %xor_ln870_2"   --->   Operation 39 'and' 'and_ln870_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%and_ln105 = and i1 %and_ln870_2, i1 %icmp_ln870_7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:105]   --->   Operation 40 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%and_ln105_1 = and i1 %icmp_ln886_7, i1 %icmp_ln886_6" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:105]   --->   Operation 41 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln105)   --->   "%and_ln105_2 = and i1 %and_ln105_1, i1 %and_ln105" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:105]   --->   Operation 42 'and' 'and_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln105 = select i1 %and_ln105_2, i2 %select_ln298, i2 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:105]   --->   Operation 43 'select' 'select_ln105' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln870_3 = and i1 %and_ln870_1, i1 %icmp_ln870_6"   --->   Operation 44 'and' 'and_ln870_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%and_ln870_4 = and i1 %and_ln870, i1 %icmp_ln870_5"   --->   Operation 45 'and' 'and_ln870_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln870_5 = and i1 %icmp_ln886, i1 %icmp_ln870"   --->   Operation 46 'and' 'and_ln870_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%and_ln46_2 = and i1 %icmp_ln886_1, i1 %xor_ln882" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 47 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%xor_ln46 = xor i1 %and_ln46_2, i1 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 48 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%and_ln46_3 = and i1 %and_ln870_5, i1 %xor_ln46" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 49 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%and_ln65_2 = and i1 %icmp_ln886_3, i1 %icmp_ln886_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 50 'and' 'and_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%xor_ln65 = xor i1 %and_ln65_2, i1 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 51 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln65)   --->   "%and_ln65_3 = and i1 %and_ln870_4, i1 %xor_ln65" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 52 'and' 'and_ln65_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln65 = or i1 %and_ln65_3, i1 %and_ln46_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 53 'or' 'or_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%and_ln85_2 = and i1 %icmp_ln886_5, i1 %xor_ln882_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 54 'and' 'and_ln85_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%xor_ln85 = xor i1 %and_ln85_2, i1 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 55 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%and_ln85_3 = and i1 %and_ln870_3, i1 %xor_ln85" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 56 'and' 'and_ln85_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%xor_ln870_3 = xor i1 %icmp_ln870_7, i1 1"   --->   Operation 57 'xor' 'xor_ln870_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%and_ln870_6 = and i1 %and_ln870_2, i1 %xor_ln870_3"   --->   Operation 58 'and' 'and_ln870_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln870_1)   --->   "%or_ln870 = or i1 %and_ln870_6, i1 %and_ln85_3"   --->   Operation 59 'or' 'or_ln870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln870_1 = or i1 %or_ln870, i1 %or_ln65"   --->   Operation 60 'or' 'or_ln870_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%and_ln85 = and i1 %xor_ln882_1, i1 %and_ln870_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 61 'and' 'and_ln85' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln85)   --->   "%and_ln85_1 = and i1 %and_ln85, i1 %icmp_ln886_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 62 'and' 'and_ln85_1' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln85 = select i1 %and_ln85_1, i2 %select_ln298, i2 %select_ln105" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:85]   --->   Operation 63 'select' 'select_ln85' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%and_ln65 = and i1 %icmp_ln886_4, i1 %and_ln870_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 64 'and' 'and_ln65' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%and_ln65_1 = and i1 %and_ln65, i1 %icmp_ln886_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 65 'and' 'and_ln65_1' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %and_ln65_1, i2 %select_ln298, i2 %select_ln85" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:65]   --->   Operation 66 'select' 'select_ln65' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln886)   --->   "%and_ln46 = and i1 %xor_ln882, i1 %and_ln870_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 67 'and' 'and_ln46' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln886)   --->   "%and_ln46_1 = and i1 %and_ln46, i1 %icmp_ln886_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 68 'and' 'and_ln46_1' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln886)   --->   "%select_ln46 = select i1 %and_ln46_1, i2 %select_ln298, i2 %select_ln65" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:46]   --->   Operation 69 'select' 'select_ln46' <Predicate = (icmp_ln886 & !or_ln870_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln886 = select i1 %icmp_ln886, i2 %select_ln46, i2 0"   --->   Operation 70 'select' 'select_ln886' <Predicate = (!or_ln870_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln870 = select i1 %or_ln870_1, i2 0, i2 %select_ln886"   --->   Operation 71 'select' 'select_ln870' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i2 %select_ln870" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:125]   --->   Operation 72 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_i00]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i02]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_low_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_high_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_high_threshold_read (read  ) [ 000]
p_low_threshold_read  (read  ) [ 000]
angle_read            (read  ) [ 000]
p_i22_read            (read  ) [ 000]
p_i21_read            (read  ) [ 000]
p_i20_read            (read  ) [ 000]
p_i12_read            (read  ) [ 000]
p_i11_read            (read  ) [ 000]
p_i10_read            (read  ) [ 000]
p_i02_read            (read  ) [ 000]
p_i01_read            (read  ) [ 000]
p_i00_read            (read  ) [ 000]
zext_ln886            (zext  ) [ 000]
icmp_ln886            (icmp  ) [ 011]
icmp_ln870            (icmp  ) [ 000]
icmp_ln886_1          (icmp  ) [ 011]
icmp_ln882            (icmp  ) [ 000]
xor_ln882             (xor   ) [ 011]
icmp_ln870_5          (icmp  ) [ 000]
zext_ln886_1          (zext  ) [ 000]
icmp_ln886_2          (icmp  ) [ 000]
select_ln298          (select) [ 011]
icmp_ln886_3          (icmp  ) [ 011]
icmp_ln886_4          (icmp  ) [ 011]
icmp_ln870_6          (icmp  ) [ 000]
icmp_ln886_5          (icmp  ) [ 011]
icmp_ln882_1          (icmp  ) [ 000]
xor_ln882_1           (xor   ) [ 011]
icmp_ln870_7          (icmp  ) [ 000]
icmp_ln886_6          (icmp  ) [ 000]
icmp_ln886_7          (icmp  ) [ 000]
xor_ln870             (xor   ) [ 000]
and_ln870             (and   ) [ 000]
xor_ln870_1           (xor   ) [ 000]
and_ln870_1           (and   ) [ 000]
xor_ln870_2           (xor   ) [ 000]
and_ln870_2           (and   ) [ 000]
and_ln105             (and   ) [ 000]
and_ln105_1           (and   ) [ 000]
and_ln105_2           (and   ) [ 000]
select_ln105          (select) [ 011]
and_ln870_3           (and   ) [ 011]
and_ln870_4           (and   ) [ 011]
and_ln870_5           (and   ) [ 011]
and_ln46_2            (and   ) [ 000]
xor_ln46              (xor   ) [ 000]
and_ln46_3            (and   ) [ 000]
and_ln65_2            (and   ) [ 000]
xor_ln65              (xor   ) [ 000]
and_ln65_3            (and   ) [ 000]
or_ln65               (or    ) [ 000]
and_ln85_2            (and   ) [ 000]
xor_ln85              (xor   ) [ 000]
and_ln85_3            (and   ) [ 000]
xor_ln870_3           (xor   ) [ 000]
and_ln870_6           (and   ) [ 000]
or_ln870              (or    ) [ 000]
or_ln870_1            (or    ) [ 011]
and_ln85              (and   ) [ 000]
and_ln85_1            (and   ) [ 000]
select_ln85           (select) [ 000]
and_ln65              (and   ) [ 000]
and_ln65_1            (and   ) [ 000]
select_ln65           (select) [ 000]
and_ln46              (and   ) [ 000]
and_ln46_1            (and   ) [ 000]
select_ln46           (select) [ 000]
select_ln886          (select) [ 000]
select_ln870          (select) [ 000]
ret_ln125             (ret   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_i00">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i00"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_i01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_i02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_i10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_i11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_i12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_i20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_i21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_i22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="angle">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_low_threshold">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_low_threshold"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_high_threshold">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_high_threshold"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_high_threshold_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_high_threshold_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_low_threshold_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_low_threshold_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="angle_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="angle_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_i22_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i22_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_i21_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i21_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_i20_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i20_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_i12_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i12_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_i11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_i10_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i10_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_i02_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i02_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_i01_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i01_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_i00_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i00_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln886_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln886_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln870_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln886_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln882_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="xor_ln882_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln882/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln870_5_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln886_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln886_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln298_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln298/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln886_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln886_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln870_6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln886_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln882_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln882_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln882_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln870_7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln886_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln886_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xor_ln870_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln870/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln870_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln870_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln870_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln870_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln870_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln870_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln870_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln105_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln105_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln105_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln105_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln870_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln870_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln870_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln46_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln46_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln46_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln65_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln65_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln65_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_3/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln65_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln85_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln85_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln85_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="xor_ln870_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln870_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln870_6_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln870_6/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln870_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln870_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln870_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln85_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="1" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="and_ln85_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln85_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="1"/>
<pin id="404" dir="0" index="2" bw="2" slack="1"/>
<pin id="405" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln65_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="1"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln65_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln65_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="1"/>
<pin id="419" dir="0" index="2" bw="2" slack="0"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln46_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="1" slack="1"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln46_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln46_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="1"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln886_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln886/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln870_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln870/2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="icmp_ln886_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln886_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="xor_ln882_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln882 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln298_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln298 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln886_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln886_4_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_4 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln886_5_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln886_5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="xor_ln882_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln882_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="select_ln105_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="1"/>
<pin id="497" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="500" class="1005" name="and_ln870_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln870_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="and_ln870_4_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln870_4 "/>
</bind>
</comp>

<comp id="510" class="1005" name="and_ln870_5_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln870_5 "/>
</bind>
</comp>

<comp id="515" class="1005" name="or_ln870_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln870_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="50" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="86" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="56" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="86" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="80" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="56" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="44" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="86" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="86" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="98" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="86" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="74" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="56" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="104" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="86" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="68" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="56" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="86" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="110" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="86" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="62" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="126" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="120" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="150" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="186" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="246" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="210" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="222" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="216" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="166" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="246" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="186" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="234" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="150" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="120" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="126" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="132" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="144" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="302" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="174" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="180" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="296" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="320" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="192" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="204" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="290" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="210" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="258" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="362" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="344" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="401" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="416" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="439" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="120" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="461"><net_src comp="132" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="466"><net_src comp="144" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="471"><net_src comp="166" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="478"><net_src comp="174" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="483"><net_src comp="180" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="488"><net_src comp="192" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="493"><net_src comp="204" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="498"><net_src comp="282" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="503"><net_src comp="290" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="508"><net_src comp="296" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="513"><net_src comp="302" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="518"><net_src comp="386" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="446" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFFindmax3x3<3, 0, 12> : p_i00 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i01 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i02 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i10 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i11 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i12 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i20 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i21 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_i22 | {1 }
	Port: xFFindmax3x3<3, 0, 12> : angle | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_low_threshold | {1 }
	Port: xFFindmax3x3<3, 0, 12> : p_high_threshold | {1 }
  - Chain level:
	State 1
		icmp_ln886 : 1
		xor_ln882 : 1
		icmp_ln886_2 : 1
		select_ln298 : 2
		xor_ln882_1 : 1
		xor_ln870 : 1
		and_ln870 : 1
		xor_ln870_1 : 1
		and_ln870_1 : 1
		xor_ln870_2 : 1
		and_ln870_2 : 1
		and_ln105 : 1
		and_ln105_1 : 1
		and_ln105_2 : 1
		select_ln105 : 1
		and_ln870_3 : 1
		and_ln870_4 : 1
		and_ln870_5 : 2
		and_ln46_2 : 1
		xor_ln46 : 1
		and_ln46_3 : 1
		and_ln65_2 : 1
		xor_ln65 : 1
		and_ln65_3 : 1
		or_ln65 : 1
		and_ln85_2 : 1
		xor_ln85 : 1
		and_ln85_3 : 1
		xor_ln870_3 : 1
		and_ln870_6 : 1
		or_ln870 : 1
		or_ln870_1 : 1
	State 2
		select_ln65 : 1
		select_ln46 : 2
		select_ln886 : 3
		select_ln870 : 4
		ret_ln125 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln886_fu_120        |    0    |    13   |
|          |         icmp_ln870_fu_126        |    0    |    11   |
|          |        icmp_ln886_1_fu_132       |    0    |    13   |
|          |         icmp_ln882_fu_138        |    0    |    13   |
|          |        icmp_ln870_5_fu_150       |    0    |    11   |
|          |        icmp_ln886_2_fu_160       |    0    |    13   |
|   icmp   |        icmp_ln886_3_fu_174       |    0    |    13   |
|          |        icmp_ln886_4_fu_180       |    0    |    13   |
|          |        icmp_ln870_6_fu_186       |    0    |    11   |
|          |        icmp_ln886_5_fu_192       |    0    |    13   |
|          |        icmp_ln882_1_fu_198       |    0    |    13   |
|          |        icmp_ln870_7_fu_210       |    0    |    11   |
|          |        icmp_ln886_6_fu_216       |    0    |    13   |
|          |        icmp_ln886_7_fu_222       |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |         and_ln870_fu_234         |    0    |    2    |
|          |        and_ln870_1_fu_246        |    0    |    2    |
|          |        and_ln870_2_fu_258        |    0    |    2    |
|          |         and_ln105_fu_264         |    0    |    2    |
|          |        and_ln105_1_fu_270        |    0    |    2    |
|          |        and_ln105_2_fu_276        |    0    |    2    |
|          |        and_ln870_3_fu_290        |    0    |    2    |
|          |        and_ln870_4_fu_296        |    0    |    2    |
|          |        and_ln870_5_fu_302        |    0    |    2    |
|          |         and_ln46_2_fu_308        |    0    |    2    |
|    and   |         and_ln46_3_fu_320        |    0    |    2    |
|          |         and_ln65_2_fu_326        |    0    |    2    |
|          |         and_ln65_3_fu_338        |    0    |    2    |
|          |         and_ln85_2_fu_350        |    0    |    2    |
|          |         and_ln85_3_fu_362        |    0    |    2    |
|          |        and_ln870_6_fu_374        |    0    |    2    |
|          |          and_ln85_fu_392         |    0    |    2    |
|          |         and_ln85_1_fu_396        |    0    |    2    |
|          |          and_ln65_fu_407         |    0    |    2    |
|          |         and_ln65_1_fu_411        |    0    |    2    |
|          |          and_ln46_fu_423         |    0    |    2    |
|          |         and_ln46_1_fu_427        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |         xor_ln882_fu_144         |    0    |    2    |
|          |        xor_ln882_1_fu_204        |    0    |    2    |
|          |         xor_ln870_fu_228         |    0    |    2    |
|          |        xor_ln870_1_fu_240        |    0    |    2    |
|    xor   |        xor_ln870_2_fu_252        |    0    |    2    |
|          |          xor_ln46_fu_314         |    0    |    2    |
|          |          xor_ln65_fu_332         |    0    |    2    |
|          |          xor_ln85_fu_356         |    0    |    2    |
|          |        xor_ln870_3_fu_368        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |        select_ln298_fu_166       |    0    |    2    |
|          |        select_ln105_fu_282       |    0    |    2    |
|          |        select_ln85_fu_401        |    0    |    2    |
|  select  |        select_ln65_fu_416        |    0    |    2    |
|          |        select_ln46_fu_432        |    0    |    2    |
|          |        select_ln886_fu_439       |    0    |    2    |
|          |        select_ln870_fu_446       |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          or_ln65_fu_344          |    0    |    2    |
|    or    |          or_ln870_fu_380         |    0    |    2    |
|          |         or_ln870_1_fu_386        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | p_high_threshold_read_read_fu_44 |    0    |    0    |
|          |  p_low_threshold_read_read_fu_50 |    0    |    0    |
|          |       angle_read_read_fu_56      |    0    |    0    |
|          |       p_i22_read_read_fu_62      |    0    |    0    |
|          |       p_i21_read_read_fu_68      |    0    |    0    |
|   read   |       p_i20_read_read_fu_74      |    0    |    0    |
|          |       p_i12_read_read_fu_80      |    0    |    0    |
|          |       p_i11_read_read_fu_86      |    0    |    0    |
|          |       p_i10_read_read_fu_92      |    0    |    0    |
|          |       p_i02_read_read_fu_98      |    0    |    0    |
|          |      p_i01_read_read_fu_104      |    0    |    0    |
|          |      p_i00_read_read_fu_110      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln886_fu_116        |    0    |    0    |
|          |        zext_ln886_1_fu_156       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   256   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln870_3_reg_500|    1   |
| and_ln870_4_reg_505|    1   |
| and_ln870_5_reg_510|    1   |
|icmp_ln886_1_reg_458|    1   |
|icmp_ln886_3_reg_475|    1   |
|icmp_ln886_4_reg_480|    1   |
|icmp_ln886_5_reg_485|    1   |
| icmp_ln886_reg_453 |    1   |
| or_ln870_1_reg_515 |    1   |
|select_ln105_reg_495|    2   |
|select_ln298_reg_468|    2   |
| xor_ln882_1_reg_490|    1   |
|  xor_ln882_reg_463 |    1   |
+--------------------+--------+
|        Total       |   15   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   256  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   256  |
+-----------+--------+--------+
