#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026469823ca0 .scope module, "testbench_pipeline" "testbench_pipeline" 2 7;
 .timescale -9 -12;
v00000264699410e0_0 .var "clock", 0 0;
v0000026469941ae0_0 .var/i "i", 31 0;
v0000026469940aa0_0 .var "reset", 0 0;
S_00000264698c02f0 .scope module, "DUT" "processador_pipeline_modular" 2 15, 3 6 0, S_0000026469823ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_00000264698bc900 .functor AND 1, v00000264698b2cc0_0, v000002646989fd00_0, C4<1>, C4<1>;
v000002646993da80_0 .net "clock", 0 0, v00000264699410e0_0;  1 drivers
v000002646993e200_0 .net "reset", 0 0, v0000026469940aa0_0;  1 drivers
v000002646993ee80_0 .net "w_branch_taken", 0 0, L_00000264698bc900;  1 drivers
v000002646993cfe0_0 .net "w_ex_alu_result", 31 0, v00000264699320d0_0;  1 drivers
v000002646993db20_0 .net "w_ex_branch_target_addr", 31 0, L_000002646999a530;  1 drivers
v000002646993e2a0_0 .net "w_ex_mem_alu_result", 31 0, v00000264698b2c20_0;  1 drivers
v000002646993e340_0 .net "w_ex_mem_branch", 0 0, v00000264698b2cc0_0;  1 drivers
v000002646993e480_0 .net "w_ex_mem_memread", 0 0, v00000264698b3940_0;  1 drivers
v000002646993ede0_0 .net "w_ex_mem_memtoreg", 0 0, v00000264698b2e00_0;  1 drivers
v000002646993e520_0 .net "w_ex_mem_memwrite", 0 0, v00000264698b3800_0;  1 drivers
v000002646993e5c0_0 .net "w_ex_mem_rd", 4 0, v00000264698b3a80_0;  1 drivers
v000002646993ea20_0 .net "w_ex_mem_regwrite", 0 0, v00000264698b3b20_0;  1 drivers
v000002646993e700_0 .net "w_ex_mem_write_data_mem", 31 0, v00000264698b3bc0_0;  1 drivers
v000002646993e7a0_0 .net "w_ex_mem_zero_flag", 0 0, v000002646989fd00_0;  1 drivers
v000002646993d300_0 .net "w_ex_write_data_mem", 31 0, L_00000264698bcb30;  1 drivers
v000002646993d8a0_0 .net "w_ex_zero_flag", 0 0, v0000026469932350_0;  1 drivers
v000002646993e840_0 .net "w_forward_a", 1 0, v00000264698b3ee0_0;  1 drivers
v000002646993d3a0_0 .net "w_forward_b", 1 0, v00000264698b3c60_0;  1 drivers
v000002646993e8e0_0 .net "w_id_aluop", 1 0, v0000026469933750_0;  1 drivers
v000002646993e980_0 .net "w_id_alusrc", 0 0, v0000026469938910_0;  1 drivers
v000002646993d440_0 .net "w_id_branch", 0 0, v00000264699393b0_0;  1 drivers
v000002646993eb60_0 .net "w_id_ex_aluop", 1 0, v0000026469930480_0;  1 drivers
v000002646993d120_0 .net "w_id_ex_alusrc", 0 0, v0000026469931920_0;  1 drivers
v000002646993d760_0 .net "w_id_ex_branch", 0 0, v0000026469930520_0;  1 drivers
v000002646993d1c0_0 .net "w_id_ex_bubble", 0 0, v00000264698b2180_0;  1 drivers
v000002646993d260_0 .net "w_id_ex_funct3", 2 0, v0000026469931600_0;  1 drivers
v000002646993d580_0 .net "w_id_ex_funct7", 6 0, v0000026469931380_0;  1 drivers
v000002646993d620_0 .net "w_id_ex_immediate", 31 0, v00000264699311a0_0;  1 drivers
v0000026469940280_0 .net "w_id_ex_memread", 0 0, v0000026469931b00_0;  1 drivers
v0000026469940d20_0 .net "w_id_ex_memtoreg", 0 0, v0000026469930c00_0;  1 drivers
v00000264699400a0_0 .net "w_id_ex_memwrite", 0 0, v00000264699305c0_0;  1 drivers
v00000264699419a0_0 .net "w_id_ex_pc", 31 0, v0000026469931d80_0;  1 drivers
v0000026469941ea0_0 .net "w_id_ex_rd", 4 0, v0000026469930fc0_0;  1 drivers
v0000026469940640_0 .net "w_id_ex_read_data_1", 31 0, v0000026469931240_0;  1 drivers
v0000026469941680_0 .net "w_id_ex_read_data_2", 31 0, v00000264699319c0_0;  1 drivers
v0000026469941040_0 .net "w_id_ex_regwrite", 0 0, v0000026469930660_0;  1 drivers
v0000026469940fa0_0 .net "w_id_ex_rs1", 4 0, v0000026469930020_0;  1 drivers
v00000264699406e0_0 .net "w_id_ex_rs2", 4 0, v0000026469930a20_0;  1 drivers
v0000026469940be0_0 .net "w_id_funct3", 2 0, L_00000264699414a0;  1 drivers
v0000026469940140_0 .net "w_id_funct7", 6 0, L_0000026469940460;  1 drivers
v0000026469940a00_0 .net "w_id_immediate", 31 0, L_000002646999a3f0;  1 drivers
v0000026469940dc0_0 .net "w_id_memread", 0 0, v0000026469938190_0;  1 drivers
v0000026469941220_0 .net "w_id_memtoreg", 0 0, v0000026469938230_0;  1 drivers
v0000026469941720_0 .net "w_id_memwrite", 0 0, v0000026469939090_0;  1 drivers
v0000026469940320_0 .net "w_id_rd", 4 0, L_00000264699403c0;  1 drivers
v00000264699405a0_0 .net "w_id_read_data_1", 31 0, L_000002646999ac10;  1 drivers
v0000026469941c20_0 .net "w_id_read_data_2", 31 0, L_000002646999ae90;  1 drivers
v0000026469940500_0 .net "w_id_regwrite", 0 0, v0000026469938af0_0;  1 drivers
v0000026469941cc0_0 .net "w_id_rs1", 4 0, L_0000026469941860;  1 drivers
v0000026469940960_0 .net "w_id_rs2", 4 0, L_0000026469941a40;  1 drivers
v00000264699415e0_0 .net "w_if_id_instruction", 31 0, v0000026469930700_0;  1 drivers
v0000026469940820_0 .net "w_if_id_pc", 31 0, v00000264699307a0_0;  1 drivers
v00000264699408c0_0 .net "w_if_id_stall", 0 0, v00000264698b2400_0;  1 drivers
v00000264699417c0_0 .net "w_if_instruction", 31 0, L_00000264698bc6d0;  1 drivers
v0000026469940c80_0 .net "w_if_pc", 31 0, v000002646993a9c0_0;  1 drivers
v0000026469940000_0 .net "w_mem_read_data", 31 0, L_00000264698bc970;  1 drivers
v0000026469941e00_0 .net "w_mem_wb_alu_result", 31 0, v0000026469931f90_0;  1 drivers
v0000026469941540_0 .net "w_mem_wb_mem_read_data", 31 0, v00000264699337f0_0;  1 drivers
v00000264699412c0_0 .net "w_mem_wb_memtoreg", 0 0, v0000026469932b70_0;  1 drivers
v0000026469940f00_0 .net "w_mem_wb_rd", 4 0, v0000026469932530_0;  1 drivers
v0000026469940e60_0 .net "w_mem_wb_regwrite", 0 0, v0000026469932030_0;  1 drivers
v0000026469941d60_0 .net "w_pc_stall", 0 0, v00000264698b3440_0;  1 drivers
v0000026469940780_0 .net "w_wb_write_data_to_regfile", 31 0, v000002646993e020_0;  1 drivers
S_00000264698c5ac0 .scope module, "u_forwarding" "Forwarding_Unit" 3 73, 4 9 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 5 "ID_EX_rs1";
    .port_info 5 /INPUT 5 "ID_EX_rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v00000264698b27c0_0 .net "EX_MEM_RegWrite", 0 0, v00000264698b3b20_0;  alias, 1 drivers
v00000264698b2d60_0 .net "EX_MEM_rd", 4 0, v00000264698b3a80_0;  alias, 1 drivers
v00000264698b3ee0_0 .var "ForwardA", 1 0;
v00000264698b3c60_0 .var "ForwardB", 1 0;
v00000264698b3d00_0 .net "ID_EX_rs1", 4 0, v0000026469930020_0;  alias, 1 drivers
v00000264698b3300_0 .net "ID_EX_rs2", 4 0, v0000026469930a20_0;  alias, 1 drivers
v00000264698b2f40_0 .net "MEM_WB_RegWrite", 0 0, v0000026469932030_0;  alias, 1 drivers
v00000264698b20e0_0 .net "MEM_WB_rd", 4 0, v0000026469932530_0;  alias, 1 drivers
E_000002646989b7a0/0 .event anyedge, v00000264698b27c0_0, v00000264698b2d60_0, v00000264698b3d00_0, v00000264698b2f40_0;
E_000002646989b7a0/1 .event anyedge, v00000264698b20e0_0, v00000264698b3300_0;
E_000002646989b7a0 .event/or E_000002646989b7a0/0, E_000002646989b7a0/1;
S_00000264698c67c0 .scope module, "u_hazard_detection" "Hazard_Detection_Unit" 3 65, 5 10 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IF_ID_rs1";
    .port_info 1 /INPUT 5 "IF_ID_rs2";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /OUTPUT 1 "PC_Stall";
    .port_info 5 /OUTPUT 1 "IF_ID_Stall";
    .port_info 6 /OUTPUT 1 "ID_EX_Bubble";
v00000264698b2180_0 .var "ID_EX_Bubble", 0 0;
v00000264698b22c0_0 .net "ID_EX_MemRead", 0 0, v0000026469931b00_0;  alias, 1 drivers
v00000264698b2360_0 .net "ID_EX_rd", 4 0, v0000026469930fc0_0;  alias, 1 drivers
v00000264698b2400_0 .var "IF_ID_Stall", 0 0;
v00000264698b39e0_0 .net "IF_ID_rs1", 4 0, L_0000026469941860;  alias, 1 drivers
v00000264698b2900_0 .net "IF_ID_rs2", 4 0, L_0000026469941a40;  alias, 1 drivers
v00000264698b3440_0 .var "PC_Stall", 0 0;
E_000002646989c320 .event anyedge, v00000264698b22c0_0, v00000264698b2360_0, v00000264698b39e0_0, v00000264698b2900_0;
S_00000264698c1bd0 .scope module, "u_reg_ex_mem" "reg_ex_mem" 3 155, 6 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_alu_result";
    .port_info 3 /INPUT 32 "in_write_data_mem";
    .port_info 4 /INPUT 5 "in_rd";
    .port_info 5 /INPUT 1 "in_zero_flag";
    .port_info 6 /INPUT 1 "in_regwrite";
    .port_info 7 /INPUT 1 "in_memtoreg";
    .port_info 8 /INPUT 1 "in_memread";
    .port_info 9 /INPUT 1 "in_memwrite";
    .port_info 10 /INPUT 1 "in_branch";
    .port_info 11 /OUTPUT 32 "out_alu_result";
    .port_info 12 /OUTPUT 32 "out_write_data_mem";
    .port_info 13 /OUTPUT 5 "out_rd";
    .port_info 14 /OUTPUT 1 "out_zero_flag";
    .port_info 15 /OUTPUT 1 "out_regwrite";
    .port_info 16 /OUTPUT 1 "out_memtoreg";
    .port_info 17 /OUTPUT 1 "out_memread";
    .port_info 18 /OUTPUT 1 "out_memwrite";
    .port_info 19 /OUTPUT 1 "out_branch";
v00000264698b2a40_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v00000264698b2fe0_0 .net "in_alu_result", 31 0, v00000264699320d0_0;  alias, 1 drivers
v00000264698b2ea0_0 .net "in_branch", 0 0, v0000026469930520_0;  alias, 1 drivers
v00000264698b3120_0 .net "in_memread", 0 0, v0000026469931b00_0;  alias, 1 drivers
v00000264698b3620_0 .net "in_memtoreg", 0 0, v0000026469930c00_0;  alias, 1 drivers
v00000264698b3760_0 .net "in_memwrite", 0 0, v00000264699305c0_0;  alias, 1 drivers
v00000264698b31c0_0 .net "in_rd", 4 0, v0000026469930fc0_0;  alias, 1 drivers
v00000264698b3260_0 .net "in_regwrite", 0 0, v0000026469930660_0;  alias, 1 drivers
v00000264698b3da0_0 .net "in_write_data_mem", 31 0, L_00000264698bcb30;  alias, 1 drivers
v00000264698b2b80_0 .net "in_zero_flag", 0 0, v0000026469932350_0;  alias, 1 drivers
v00000264698b2c20_0 .var "out_alu_result", 31 0;
v00000264698b2cc0_0 .var "out_branch", 0 0;
v00000264698b3940_0 .var "out_memread", 0 0;
v00000264698b2e00_0 .var "out_memtoreg", 0 0;
v00000264698b3800_0 .var "out_memwrite", 0 0;
v00000264698b3a80_0 .var "out_rd", 4 0;
v00000264698b3b20_0 .var "out_regwrite", 0 0;
v00000264698b3bc0_0 .var "out_write_data_mem", 31 0;
v000002646989fd00_0 .var "out_zero_flag", 0 0;
v00000264698a08e0_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
E_000002646989bca0 .event posedge, v00000264698a08e0_0, v00000264698b2a40_0;
S_00000264698c9fd0 .scope module, "u_reg_id_ex" "reg_id_ex" 3 120, 7 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 1 "id_ex_bubble";
    .port_info 4 /INPUT 32 "in_pc";
    .port_info 5 /INPUT 32 "in_read_data_1";
    .port_info 6 /INPUT 32 "in_read_data_2";
    .port_info 7 /INPUT 32 "in_immediate";
    .port_info 8 /INPUT 5 "in_rs1";
    .port_info 9 /INPUT 5 "in_rs2";
    .port_info 10 /INPUT 5 "in_rd";
    .port_info 11 /INPUT 3 "in_funct3";
    .port_info 12 /INPUT 7 "in_funct7";
    .port_info 13 /INPUT 1 "in_regwrite";
    .port_info 14 /INPUT 1 "in_alusrc";
    .port_info 15 /INPUT 1 "in_memtoreg";
    .port_info 16 /INPUT 1 "in_memread";
    .port_info 17 /INPUT 1 "in_memwrite";
    .port_info 18 /INPUT 1 "in_branch";
    .port_info 19 /INPUT 2 "in_aluop";
    .port_info 20 /OUTPUT 32 "out_pc";
    .port_info 21 /OUTPUT 32 "out_read_data_1";
    .port_info 22 /OUTPUT 32 "out_read_data_2";
    .port_info 23 /OUTPUT 32 "out_immediate";
    .port_info 24 /OUTPUT 5 "out_rs1";
    .port_info 25 /OUTPUT 5 "out_rs2";
    .port_info 26 /OUTPUT 5 "out_rd";
    .port_info 27 /OUTPUT 3 "out_funct3";
    .port_info 28 /OUTPUT 7 "out_funct7";
    .port_info 29 /OUTPUT 1 "out_regwrite";
    .port_info 30 /OUTPUT 1 "out_alusrc";
    .port_info 31 /OUTPUT 1 "out_memtoreg";
    .port_info 32 /OUTPUT 1 "out_memread";
    .port_info 33 /OUTPUT 1 "out_memwrite";
    .port_info 34 /OUTPUT 1 "out_branch";
    .port_info 35 /OUTPUT 2 "out_aluop";
v0000026469930ca0_0 .net "branch_taken", 0 0, L_00000264698bc900;  alias, 1 drivers
v0000026469930980_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v00000264699317e0_0 .net "id_ex_bubble", 0 0, v00000264698b2180_0;  alias, 1 drivers
v00000264699316a0_0 .net "in_aluop", 1 0, v0000026469933750_0;  alias, 1 drivers
v0000026469931060_0 .net "in_alusrc", 0 0, v0000026469938910_0;  alias, 1 drivers
v00000264699314c0_0 .net "in_branch", 0 0, v00000264699393b0_0;  alias, 1 drivers
v0000026469931420_0 .net "in_funct3", 2 0, L_00000264699414a0;  alias, 1 drivers
v0000026469931740_0 .net "in_funct7", 6 0, L_0000026469940460;  alias, 1 drivers
v00000264699303e0_0 .net "in_immediate", 31 0, L_000002646999a3f0;  alias, 1 drivers
v00000264699302a0_0 .net "in_memread", 0 0, v0000026469938190_0;  alias, 1 drivers
v0000026469930d40_0 .net "in_memtoreg", 0 0, v0000026469938230_0;  alias, 1 drivers
v0000026469930e80_0 .net "in_memwrite", 0 0, v0000026469939090_0;  alias, 1 drivers
v0000026469931ce0_0 .net "in_pc", 31 0, v00000264699307a0_0;  alias, 1 drivers
v0000026469931560_0 .net "in_rd", 4 0, L_00000264699403c0;  alias, 1 drivers
v0000026469930160_0 .net "in_read_data_1", 31 0, L_000002646999ac10;  alias, 1 drivers
v0000026469931100_0 .net "in_read_data_2", 31 0, L_000002646999ae90;  alias, 1 drivers
v0000026469930200_0 .net "in_regwrite", 0 0, v0000026469938af0_0;  alias, 1 drivers
v00000264699312e0_0 .net "in_rs1", 4 0, L_0000026469941860;  alias, 1 drivers
v0000026469931880_0 .net "in_rs2", 4 0, L_0000026469941a40;  alias, 1 drivers
v0000026469930480_0 .var "out_aluop", 1 0;
v0000026469931920_0 .var "out_alusrc", 0 0;
v0000026469930520_0 .var "out_branch", 0 0;
v0000026469931600_0 .var "out_funct3", 2 0;
v0000026469931380_0 .var "out_funct7", 6 0;
v00000264699311a0_0 .var "out_immediate", 31 0;
v0000026469931b00_0 .var "out_memread", 0 0;
v0000026469930c00_0 .var "out_memtoreg", 0 0;
v00000264699305c0_0 .var "out_memwrite", 0 0;
v0000026469931d80_0 .var "out_pc", 31 0;
v0000026469930fc0_0 .var "out_rd", 4 0;
v0000026469931240_0 .var "out_read_data_1", 31 0;
v00000264699319c0_0 .var "out_read_data_2", 31 0;
v0000026469930660_0 .var "out_regwrite", 0 0;
v0000026469930020_0 .var "out_rs1", 4 0;
v0000026469930a20_0 .var "out_rs2", 4 0;
v0000026469930de0_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
S_0000026469848460 .scope module, "u_reg_if_id" "reg_if_id" 3 93, 8 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "if_id_stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "in_instruction";
    .port_info 5 /INPUT 32 "in_pc";
    .port_info 6 /OUTPUT 32 "out_instruction";
    .port_info 7 /OUTPUT 32 "out_pc";
v0000026469930340_0 .net "branch_taken", 0 0, L_00000264698bc900;  alias, 1 drivers
v0000026469931a60_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v0000026469930ac0_0 .net "if_id_stall", 0 0, v00000264698b2400_0;  alias, 1 drivers
v0000026469931ba0_0 .net "in_instruction", 31 0, L_00000264698bc6d0;  alias, 1 drivers
v0000026469930840_0 .net "in_pc", 31 0, v000002646993a9c0_0;  alias, 1 drivers
v0000026469930700_0 .var "out_instruction", 31 0;
v00000264699307a0_0 .var "out_pc", 31 0;
v0000026469931e20_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
S_00000264698485f0 .scope module, "u_reg_mem_wb" "reg_mem_wb" 3 178, 9 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_mem_read_data";
    .port_info 3 /INPUT 32 "in_alu_result";
    .port_info 4 /INPUT 5 "in_rd";
    .port_info 5 /INPUT 1 "in_regwrite";
    .port_info 6 /INPUT 1 "in_memtoreg";
    .port_info 7 /OUTPUT 32 "out_mem_read_data";
    .port_info 8 /OUTPUT 32 "out_alu_result";
    .port_info 9 /OUTPUT 5 "out_rd";
    .port_info 10 /OUTPUT 1 "out_regwrite";
    .port_info 11 /OUTPUT 1 "out_memtoreg";
v0000026469931c40_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v0000026469930f20_0 .net "in_alu_result", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v000002646992ff80_0 .net "in_mem_read_data", 31 0, L_00000264698bc970;  alias, 1 drivers
v00000264699308e0_0 .net "in_memtoreg", 0 0, v00000264698b2e00_0;  alias, 1 drivers
v0000026469930b60_0 .net "in_rd", 4 0, v00000264698b3a80_0;  alias, 1 drivers
v00000264699300c0_0 .net "in_regwrite", 0 0, v00000264698b3b20_0;  alias, 1 drivers
v0000026469931f90_0 .var "out_alu_result", 31 0;
v00000264699337f0_0 .var "out_mem_read_data", 31 0;
v0000026469932b70_0 .var "out_memtoreg", 0 0;
v0000026469932530_0 .var "out_rd", 4 0;
v0000026469932030_0 .var "out_regwrite", 0 0;
v0000026469933e30_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
S_0000026469833110 .scope module, "u_stage_ex" "stage_ex" 3 141, 10 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_read_data_1";
    .port_info 2 /INPUT 32 "id_ex_read_data_2";
    .port_info 3 /INPUT 32 "id_ex_immediate";
    .port_info 4 /INPUT 2 "forward_a";
    .port_info 5 /INPUT 2 "forward_b";
    .port_info 6 /INPUT 1 "id_ex_alusrc";
    .port_info 7 /INPUT 2 "id_ex_aluop";
    .port_info 8 /INPUT 7 "id_ex_funct7";
    .port_info 9 /INPUT 3 "id_ex_funct3";
    .port_info 10 /INPUT 32 "ex_mem_alu_result_fwd";
    .port_info 11 /INPUT 32 "wb_write_data_fwd";
    .port_info 12 /OUTPUT 32 "ex_alu_result";
    .port_info 13 /OUTPUT 1 "ex_zero_flag";
    .port_info 14 /OUTPUT 32 "ex_branch_target_addr";
    .port_info 15 /OUTPUT 32 "ex_write_data_mem";
L_00000264698bcb30 .functor BUFZ 32, v00000264699325d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026469932e90_0 .net "alu_input_1", 31 0, v0000026469932c10_0;  1 drivers
v0000026469933bb0_0 .net "alu_input_2_final", 31 0, v0000026469933b10_0;  1 drivers
v0000026469933890_0 .net "alu_input_2_forwarded", 31 0, v00000264699325d0_0;  1 drivers
v0000026469933930_0 .net "ex_alu_result", 31 0, v00000264699320d0_0;  alias, 1 drivers
v0000026469933570_0 .net "ex_branch_target_addr", 31 0, L_000002646999a530;  alias, 1 drivers
v00000264699323f0_0 .net "ex_mem_alu_result_fwd", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v0000026469932d50_0 .net "ex_write_data_mem", 31 0, L_00000264698bcb30;  alias, 1 drivers
v0000026469932710_0 .net "ex_zero_flag", 0 0, v0000026469932350_0;  alias, 1 drivers
v0000026469933c50_0 .net "final_alu_control", 3 0, v0000026469932170_0;  1 drivers
v00000264699336b0_0 .net "forward_a", 1 0, v00000264698b3ee0_0;  alias, 1 drivers
v0000026469933390_0 .net "forward_b", 1 0, v00000264698b3c60_0;  alias, 1 drivers
v0000026469933430_0 .net "id_ex_aluop", 1 0, v0000026469930480_0;  alias, 1 drivers
v00000264699327b0_0 .net "id_ex_alusrc", 0 0, v0000026469931920_0;  alias, 1 drivers
v0000026469932850_0 .net "id_ex_funct3", 2 0, v0000026469931600_0;  alias, 1 drivers
v00000264699328f0_0 .net "id_ex_funct7", 6 0, v0000026469931380_0;  alias, 1 drivers
v0000026469932990_0 .net "id_ex_immediate", 31 0, v00000264699311a0_0;  alias, 1 drivers
v0000026469932a30_0 .net "id_ex_pc", 31 0, v0000026469931d80_0;  alias, 1 drivers
v0000026469932ad0_0 .net "id_ex_read_data_1", 31 0, v0000026469931240_0;  alias, 1 drivers
v0000026469932f30_0 .net "id_ex_read_data_2", 31 0, v00000264699319c0_0;  alias, 1 drivers
v0000026469933250_0 .net "wb_write_data_fwd", 31 0, v000002646993e020_0;  alias, 1 drivers
L_000002646999a530 .arith/sum 32, v0000026469931d80_0, v00000264699311a0_0;
S_00000264698332a0 .scope module, "u_alu" "ULA" 10 62, 11 8 0, S_0000026469833110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "ula_control";
    .port_info 3 /OUTPUT 32 "ula_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0000026469933a70_0 .net "in1", 31 0, v0000026469932c10_0;  alias, 1 drivers
v0000026469933cf0_0 .net "in2", 31 0, v0000026469933b10_0;  alias, 1 drivers
v0000026469932490_0 .net "ula_control", 3 0, v0000026469932170_0;  alias, 1 drivers
v00000264699320d0_0 .var "ula_result", 31 0;
v0000026469932350_0 .var "zero_flag", 0 0;
E_0000026469897020 .event anyedge, v0000026469932490_0, v0000026469933a70_0, v0000026469933cf0_0, v00000264698b2fe0_0;
S_0000026469838f30 .scope module, "u_alu_control" "Unidade_Controle_ULA" 10 55, 12 8 0, S_0000026469833110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control_out";
P_00000264698ac3e0 .param/l "ALU_ADD" 1 12 14, C4<0010>;
P_00000264698ac418 .param/l "ALU_AND" 1 12 14, C4<0000>;
P_00000264698ac450 .param/l "ALU_OR" 1 12 14, C4<0001>;
P_00000264698ac488 .param/l "ALU_SRL" 1 12 14, C4<0101>;
P_00000264698ac4c0 .param/l "ALU_SUB" 1 12 14, C4<0100>;
v0000026469933d90_0 .net "ALUOp", 1 0, v0000026469930480_0;  alias, 1 drivers
v0000026469932170_0 .var "alu_control_out", 3 0;
v0000026469933610_0 .net "funct3", 2 0, v0000026469931600_0;  alias, 1 drivers
v0000026469932df0_0 .net "funct7", 6 0, v0000026469931380_0;  alias, 1 drivers
E_0000026469896a60 .event anyedge, v0000026469930480_0, v0000026469931600_0, v0000026469931380_0;
S_00000264698390c0 .scope module, "u_mux_alusrc" "mux2_1" 10 48, 13 3 0, S_0000026469833110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026469897120 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v0000026469932210_0 .net "in0", 31 0, v00000264699325d0_0;  alias, 1 drivers
v0000026469932fd0_0 .net "in1", 31 0, v00000264699311a0_0;  alias, 1 drivers
v0000026469933b10_0 .var "out", 31 0;
v00000264699332f0_0 .net "sel", 0 0, v0000026469931920_0;  alias, 1 drivers
E_0000026469897260 .event anyedge, v0000026469931920_0, v0000026469932210_0, v00000264699311a0_0;
S_0000026469842630 .scope module, "u_mux_fwd_a" "mux3_1" 10 28, 14 3 0, S_0000026469833110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_00000264698963a0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0000026469933070_0 .net "in0", 31 0, v0000026469931240_0;  alias, 1 drivers
v00000264699339d0_0 .net "in1", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v0000026469933110_0 .net "in2", 31 0, v000002646993e020_0;  alias, 1 drivers
v0000026469932c10_0 .var "out", 31 0;
v0000026469932670_0 .net "sel", 1 0, v00000264698b3ee0_0;  alias, 1 drivers
E_0000026469896de0 .event anyedge, v00000264698b3ee0_0, v0000026469931240_0, v00000264698b2c20_0, v0000026469933110_0;
S_00000264698427c0 .scope module, "u_mux_fwd_b" "mux3_1" 10 37, 14 3 0, S_0000026469833110;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0000026469896820 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v00000264699322b0_0 .net "in0", 31 0, v00000264699319c0_0;  alias, 1 drivers
v0000026469932cb0_0 .net "in1", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v00000264699331b0_0 .net "in2", 31 0, v000002646993e020_0;  alias, 1 drivers
v00000264699325d0_0 .var "out", 31 0;
v00000264699334d0_0 .net "sel", 1 0, v00000264698b3c60_0;  alias, 1 drivers
E_00000264698967e0 .event anyedge, v00000264698b3c60_0, v00000264699319c0_0, v00000264698b2c20_0, v0000026469933110_0;
S_000002646982c000 .scope module, "u_stage_id" "stage_id" 3 104, 15 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "if_id_instruction";
    .port_info 3 /INPUT 1 "mem_wb_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 32 "wb_write_data";
    .port_info 6 /OUTPUT 5 "id_rs1";
    .port_info 7 /OUTPUT 5 "id_rs2";
    .port_info 8 /OUTPUT 32 "id_read_data_1";
    .port_info 9 /OUTPUT 32 "id_read_data_2";
    .port_info 10 /OUTPUT 32 "id_immediate";
    .port_info 11 /OUTPUT 1 "id_regwrite";
    .port_info 12 /OUTPUT 1 "id_alusrc";
    .port_info 13 /OUTPUT 1 "id_memtoreg";
    .port_info 14 /OUTPUT 1 "id_memread";
    .port_info 15 /OUTPUT 1 "id_memwrite";
    .port_info 16 /OUTPUT 1 "id_branch";
    .port_info 17 /OUTPUT 2 "id_aluop";
    .port_info 18 /OUTPUT 5 "id_rd";
    .port_info 19 /OUTPUT 3 "id_funct3";
    .port_info 20 /OUTPUT 7 "id_funct7";
L_0000026469942208 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000026469939310_0 .net/2u *"_ivl_12", 6 0, L_0000026469942208;  1 drivers
v0000026469938b90_0 .net *"_ivl_14", 0 0, L_000002646999af30;  1 drivers
v0000026469939e50_0 .net *"_ivl_17", 0 0, L_000002646999be30;  1 drivers
v0000026469939590_0 .net *"_ivl_18", 19 0, L_000002646999bd90;  1 drivers
v00000264699382d0_0 .net *"_ivl_21", 6 0, L_000002646999b610;  1 drivers
v0000026469939810_0 .net *"_ivl_23", 4 0, L_000002646999b890;  1 drivers
v0000026469938f50_0 .net *"_ivl_24", 31 0, L_000002646999bbb0;  1 drivers
L_0000026469942250 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000026469938ff0_0 .net/2u *"_ivl_26", 6 0, L_0000026469942250;  1 drivers
v00000264699398b0_0 .net *"_ivl_28", 0 0, L_000002646999a0d0;  1 drivers
v0000026469938730_0 .net *"_ivl_31", 0 0, L_000002646999aad0;  1 drivers
v0000026469939950_0 .net *"_ivl_32", 19 0, L_000002646999a710;  1 drivers
v00000264699399f0_0 .net *"_ivl_35", 0 0, L_000002646999adf0;  1 drivers
v0000026469939a90_0 .net *"_ivl_37", 5 0, L_000002646999ad50;  1 drivers
v0000026469939c70_0 .net *"_ivl_39", 3 0, L_000002646999b6b0;  1 drivers
L_0000026469942298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000264699380f0_0 .net/2u *"_ivl_40", 0 0, L_0000026469942298;  1 drivers
v0000026469938410_0 .net *"_ivl_42", 31 0, L_000002646999aa30;  1 drivers
v0000026469938690_0 .net *"_ivl_45", 0 0, L_000002646999a170;  1 drivers
v00000264699387d0_0 .net *"_ivl_46", 19 0, L_000002646999b750;  1 drivers
v0000026469938a50_0 .net *"_ivl_49", 11 0, L_000002646999b7f0;  1 drivers
v000002646993b6e0_0 .net *"_ivl_50", 31 0, L_000002646999b930;  1 drivers
v000002646993b460_0 .net *"_ivl_52", 31 0, L_000002646999ab70;  1 drivers
v0000026469939fc0_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v000002646993a240_0 .net "id_aluop", 1 0, v0000026469933750_0;  alias, 1 drivers
v000002646993a880_0 .net "id_alusrc", 0 0, v0000026469938910_0;  alias, 1 drivers
v000002646993b820_0 .net "id_branch", 0 0, v00000264699393b0_0;  alias, 1 drivers
v000002646993bdc0_0 .net "id_funct3", 2 0, L_00000264699414a0;  alias, 1 drivers
v000002646993be60_0 .net "id_funct7", 6 0, L_0000026469940460;  alias, 1 drivers
v000002646993a060_0 .net "id_immediate", 31 0, L_000002646999a3f0;  alias, 1 drivers
v000002646993ac40_0 .net "id_memread", 0 0, v0000026469938190_0;  alias, 1 drivers
v000002646993b960_0 .net "id_memtoreg", 0 0, v0000026469938230_0;  alias, 1 drivers
v000002646993b8c0_0 .net "id_memwrite", 0 0, v0000026469939090_0;  alias, 1 drivers
v000002646993b140_0 .net "id_rd", 4 0, L_00000264699403c0;  alias, 1 drivers
v000002646993bd20_0 .net "id_read_data_1", 31 0, L_000002646999ac10;  alias, 1 drivers
v000002646993a920_0 .net "id_read_data_2", 31 0, L_000002646999ae90;  alias, 1 drivers
v000002646993bb40_0 .net "id_regwrite", 0 0, v0000026469938af0_0;  alias, 1 drivers
v000002646993a100_0 .net "id_rs1", 4 0, L_0000026469941860;  alias, 1 drivers
v000002646993a1a0_0 .net "id_rs2", 4 0, L_0000026469941a40;  alias, 1 drivers
v000002646993a7e0_0 .net "if_id_instruction", 31 0, v0000026469930700_0;  alias, 1 drivers
v000002646993ba00_0 .net "mem_wb_rd", 4 0, v0000026469932530_0;  alias, 1 drivers
v000002646993a2e0_0 .net "mem_wb_regwrite", 0 0, v0000026469932030_0;  alias, 1 drivers
v000002646993baa0_0 .net "opcode", 6 0, L_0000026469941400;  1 drivers
v000002646993b780_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
v000002646993b0a0_0 .net "wb_write_data", 31 0, v000002646993e020_0;  alias, 1 drivers
L_0000026469941400 .part v0000026469930700_0, 0, 7;
L_0000026469941860 .part v0000026469930700_0, 15, 5;
L_0000026469941a40 .part v0000026469930700_0, 20, 5;
L_00000264699403c0 .part v0000026469930700_0, 7, 5;
L_0000026469940460 .part v0000026469930700_0, 25, 7;
L_00000264699414a0 .part v0000026469930700_0, 12, 3;
L_000002646999af30 .cmp/eq 7, L_0000026469941400, L_0000026469942208;
L_000002646999be30 .part v0000026469930700_0, 31, 1;
LS_000002646999bd90_0_0 .concat [ 1 1 1 1], L_000002646999be30, L_000002646999be30, L_000002646999be30, L_000002646999be30;
LS_000002646999bd90_0_4 .concat [ 1 1 1 1], L_000002646999be30, L_000002646999be30, L_000002646999be30, L_000002646999be30;
LS_000002646999bd90_0_8 .concat [ 1 1 1 1], L_000002646999be30, L_000002646999be30, L_000002646999be30, L_000002646999be30;
LS_000002646999bd90_0_12 .concat [ 1 1 1 1], L_000002646999be30, L_000002646999be30, L_000002646999be30, L_000002646999be30;
LS_000002646999bd90_0_16 .concat [ 1 1 1 1], L_000002646999be30, L_000002646999be30, L_000002646999be30, L_000002646999be30;
LS_000002646999bd90_1_0 .concat [ 4 4 4 4], LS_000002646999bd90_0_0, LS_000002646999bd90_0_4, LS_000002646999bd90_0_8, LS_000002646999bd90_0_12;
LS_000002646999bd90_1_4 .concat [ 4 0 0 0], LS_000002646999bd90_0_16;
L_000002646999bd90 .concat [ 16 4 0 0], LS_000002646999bd90_1_0, LS_000002646999bd90_1_4;
L_000002646999b610 .part v0000026469930700_0, 25, 7;
L_000002646999b890 .part v0000026469930700_0, 7, 5;
L_000002646999bbb0 .concat [ 5 7 20 0], L_000002646999b890, L_000002646999b610, L_000002646999bd90;
L_000002646999a0d0 .cmp/eq 7, L_0000026469941400, L_0000026469942250;
L_000002646999aad0 .part v0000026469930700_0, 31, 1;
LS_000002646999a710_0_0 .concat [ 1 1 1 1], L_000002646999aad0, L_000002646999aad0, L_000002646999aad0, L_000002646999aad0;
LS_000002646999a710_0_4 .concat [ 1 1 1 1], L_000002646999aad0, L_000002646999aad0, L_000002646999aad0, L_000002646999aad0;
LS_000002646999a710_0_8 .concat [ 1 1 1 1], L_000002646999aad0, L_000002646999aad0, L_000002646999aad0, L_000002646999aad0;
LS_000002646999a710_0_12 .concat [ 1 1 1 1], L_000002646999aad0, L_000002646999aad0, L_000002646999aad0, L_000002646999aad0;
LS_000002646999a710_0_16 .concat [ 1 1 1 1], L_000002646999aad0, L_000002646999aad0, L_000002646999aad0, L_000002646999aad0;
LS_000002646999a710_1_0 .concat [ 4 4 4 4], LS_000002646999a710_0_0, LS_000002646999a710_0_4, LS_000002646999a710_0_8, LS_000002646999a710_0_12;
LS_000002646999a710_1_4 .concat [ 4 0 0 0], LS_000002646999a710_0_16;
L_000002646999a710 .concat [ 16 4 0 0], LS_000002646999a710_1_0, LS_000002646999a710_1_4;
L_000002646999adf0 .part v0000026469930700_0, 7, 1;
L_000002646999ad50 .part v0000026469930700_0, 25, 6;
L_000002646999b6b0 .part v0000026469930700_0, 8, 4;
LS_000002646999aa30_0_0 .concat [ 1 4 6 1], L_0000026469942298, L_000002646999b6b0, L_000002646999ad50, L_000002646999adf0;
LS_000002646999aa30_0_4 .concat [ 20 0 0 0], L_000002646999a710;
L_000002646999aa30 .concat [ 12 20 0 0], LS_000002646999aa30_0_0, LS_000002646999aa30_0_4;
L_000002646999a170 .part v0000026469930700_0, 31, 1;
LS_000002646999b750_0_0 .concat [ 1 1 1 1], L_000002646999a170, L_000002646999a170, L_000002646999a170, L_000002646999a170;
LS_000002646999b750_0_4 .concat [ 1 1 1 1], L_000002646999a170, L_000002646999a170, L_000002646999a170, L_000002646999a170;
LS_000002646999b750_0_8 .concat [ 1 1 1 1], L_000002646999a170, L_000002646999a170, L_000002646999a170, L_000002646999a170;
LS_000002646999b750_0_12 .concat [ 1 1 1 1], L_000002646999a170, L_000002646999a170, L_000002646999a170, L_000002646999a170;
LS_000002646999b750_0_16 .concat [ 1 1 1 1], L_000002646999a170, L_000002646999a170, L_000002646999a170, L_000002646999a170;
LS_000002646999b750_1_0 .concat [ 4 4 4 4], LS_000002646999b750_0_0, LS_000002646999b750_0_4, LS_000002646999b750_0_8, LS_000002646999b750_0_12;
LS_000002646999b750_1_4 .concat [ 4 0 0 0], LS_000002646999b750_0_16;
L_000002646999b750 .concat [ 16 4 0 0], LS_000002646999b750_1_0, LS_000002646999b750_1_4;
L_000002646999b7f0 .part v0000026469930700_0, 20, 12;
L_000002646999b930 .concat [ 12 20 0 0], L_000002646999b7f0, L_000002646999b750;
L_000002646999ab70 .functor MUXZ 32, L_000002646999b930, L_000002646999aa30, L_000002646999a0d0, C4<>;
L_000002646999a3f0 .functor MUXZ 32, L_000002646999ab70, L_000002646999bbb0, L_000002646999af30, C4<>;
S_000002646982c190 .scope module, "u_main_control" "Unidade_Controle_Principal" 15 38, 16 10 0, S_000002646982c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000026469933750_0 .var "ALUOp", 1 0;
v0000026469938910_0 .var "ALUSrc", 0 0;
v00000264699393b0_0 .var "Branch", 0 0;
v0000026469938190_0 .var "MemRead", 0 0;
v0000026469938230_0 .var "MemToReg", 0 0;
v0000026469939090_0 .var "MemWrite", 0 0;
v0000026469938af0_0 .var "RegWrite", 0 0;
v0000026469939770_0 .net "opcode", 6 0, L_0000026469941400;  alias, 1 drivers
E_0000026469896c20 .event anyedge, v0000026469939770_0;
S_0000026469812f30 .scope module, "u_regfile" "REG_FILE" 15 45, 17 7 0, S_000002646982c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_0000026469942058 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026469938370_0 .net/2u *"_ivl_0", 4 0, L_0000026469942058;  1 drivers
L_00000264699420e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026469938c30_0 .net *"_ivl_11", 1 0, L_00000264699420e8;  1 drivers
L_0000026469942130 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026469939b30_0 .net/2u *"_ivl_14", 4 0, L_0000026469942130;  1 drivers
v00000264699384b0_0 .net *"_ivl_16", 0 0, L_000002646999b9d0;  1 drivers
L_0000026469942178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026469939db0_0 .net/2u *"_ivl_18", 31 0, L_0000026469942178;  1 drivers
v0000026469937fb0_0 .net *"_ivl_2", 0 0, L_0000026469941900;  1 drivers
v0000026469939130_0 .net *"_ivl_20", 31 0, L_000002646999a490;  1 drivers
v00000264699391d0_0 .net *"_ivl_22", 6 0, L_000002646999bed0;  1 drivers
L_00000264699421c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000264699385f0_0 .net *"_ivl_25", 1 0, L_00000264699421c0;  1 drivers
L_00000264699420a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026469939bd0_0 .net/2u *"_ivl_4", 31 0, L_00000264699420a0;  1 drivers
v0000026469939270_0 .net *"_ivl_6", 31 0, L_0000026469941b80;  1 drivers
v00000264699396d0_0 .net *"_ivl_8", 6 0, L_000002646999a030;  1 drivers
v0000026469938eb0_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v00000264699394f0_0 .var/i "i", 31 0;
v0000026469938550_0 .net "read_data1", 31 0, L_000002646999ac10;  alias, 1 drivers
v0000026469938cd0_0 .net "read_data2", 31 0, L_000002646999ae90;  alias, 1 drivers
v0000026469938d70_0 .net "read_reg_num1", 4 0, L_0000026469941860;  alias, 1 drivers
v0000026469938870_0 .net "read_reg_num2", 4 0, L_0000026469941a40;  alias, 1 drivers
v00000264699389b0 .array "reg_memory", 31 0, 31 0;
v0000026469939630_0 .net "regwrite", 0 0, v0000026469932030_0;  alias, 1 drivers
v0000026469938e10_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
v0000026469938050_0 .net "write_data", 31 0, v000002646993e020_0;  alias, 1 drivers
v0000026469939d10_0 .net "write_reg", 4 0, v0000026469932530_0;  alias, 1 drivers
L_0000026469941900 .cmp/eq 5, L_0000026469941860, L_0000026469942058;
L_0000026469941b80 .array/port v00000264699389b0, L_000002646999a030;
L_000002646999a030 .concat [ 5 2 0 0], L_0000026469941860, L_00000264699420e8;
L_000002646999ac10 .functor MUXZ 32, L_0000026469941b80, L_00000264699420a0, L_0000026469941900, C4<>;
L_000002646999b9d0 .cmp/eq 5, L_0000026469941a40, L_0000026469942130;
L_000002646999a490 .array/port v00000264699389b0, L_000002646999bed0;
L_000002646999bed0 .concat [ 5 2 0 0], L_0000026469941a40, L_00000264699421c0;
L_000002646999ae90 .functor MUXZ 32, L_000002646999a490, L_0000026469942178, L_000002646999b9d0, C4<>;
S_000002646993c7a0 .scope module, "u_stage_if" "stage_if" 3 83, 18 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "branch_target_addr";
    .port_info 5 /OUTPUT 32 "instruction";
    .port_info 6 /OUTPUT 32 "pc_current";
L_0000026469941fc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002646993a600_0 .net/2u *"_ivl_2", 31 0, L_0000026469941fc8;  1 drivers
v000002646993b320_0 .net "branch_taken", 0 0, L_00000264698bc900;  alias, 1 drivers
v000002646993b3c0_0 .net "branch_target_addr", 31 0, L_000002646999a530;  alias, 1 drivers
v000002646993aa60_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v000002646993a740_0 .net "instruction", 31 0, L_00000264698bc6d0;  alias, 1 drivers
v000002646993aba0_0 .net "pc_current", 31 0, v000002646993a9c0_0;  alias, 1 drivers
v000002646993b1e0_0 .net "pc_stall", 0 0, v00000264698b3440_0;  alias, 1 drivers
v000002646993a9c0_0 .var "r_pc_current", 31 0;
v000002646993ab00_0 .net "reset", 0 0, v0000026469940aa0_0;  alias, 1 drivers
v000002646993ae20_0 .net "w_pc_next", 31 0, v000002646993a6a0_0;  1 drivers
v000002646993aec0_0 .net "w_pc_plus_4", 31 0, L_0000026469940b40;  1 drivers
L_0000026469940b40 .arith/sum 32, v000002646993a9c0_0, L_0000026469941fc8;
S_000002646993c930 .scope module, "u_imem" "Memoria_Instrucao" 18 36, 19 7 0, S_000002646993c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_00000264698bc6d0 .functor BUFZ 32, L_0000026469941180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002646993bbe0_0 .net *"_ivl_0", 31 0, L_0000026469941180;  1 drivers
v000002646993b500_0 .net *"_ivl_3", 7 0, L_0000026469941360;  1 drivers
v000002646993ad80_0 .net *"_ivl_4", 9 0, L_00000264699401e0;  1 drivers
L_0000026469942010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002646993ace0_0 .net *"_ivl_7", 1 0, L_0000026469942010;  1 drivers
v000002646993bc80_0 .net "address", 31 0, v000002646993a9c0_0;  alias, 1 drivers
v000002646993a380_0 .net "instruction", 31 0, L_00000264698bc6d0;  alias, 1 drivers
v000002646993a420 .array "rom_memory", 255 0, 31 0;
L_0000026469941180 .array/port v000002646993a420, L_00000264699401e0;
L_0000026469941360 .part v000002646993a9c0_0, 2, 8;
L_00000264699401e0 .concat [ 8 2 0 0], L_0000026469941360, L_0000026469942010;
S_000002646993c480 .scope module, "u_mux_pc" "mux2_1" 18 29, 13 3 0, S_000002646993c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000264698965e0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000002646993b280_0 .net "in0", 31 0, L_0000026469940b40;  alias, 1 drivers
v000002646993a4c0_0 .net "in1", 31 0, L_000002646999a530;  alias, 1 drivers
v000002646993a6a0_0 .var "out", 31 0;
v000002646993a560_0 .net "sel", 0 0, L_00000264698bc900;  alias, 1 drivers
E_00000264698969a0 .event anyedge, v0000026469930ca0_0, v000002646993b280_0, v0000026469933570_0;
S_000002646993cc50 .scope module, "u_stage_mem" "stage_mem" 3 168, 20 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ex_mem_memwrite";
    .port_info 2 /INPUT 1 "ex_mem_memread";
    .port_info 3 /INPUT 32 "ex_mem_alu_result";
    .port_info 4 /INPUT 32 "ex_mem_write_data_mem";
    .port_info 5 /OUTPUT 32 "mem_read_data";
v000002646993d800_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v000002646993dbc0_0 .net "ex_mem_alu_result", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v000002646993dd00_0 .net "ex_mem_memread", 0 0, v00000264698b3940_0;  alias, 1 drivers
v000002646993d6c0_0 .net "ex_mem_memwrite", 0 0, v00000264698b3800_0;  alias, 1 drivers
v000002646993dc60_0 .net "ex_mem_write_data_mem", 31 0, v00000264698b3bc0_0;  alias, 1 drivers
v000002646993dda0_0 .net "mem_read_data", 31 0, L_00000264698bc970;  alias, 1 drivers
S_000002646993c2f0 .scope module, "u_dmem" "Memoria_Dados" 20 14, 21 6 0, S_000002646993cc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_00000264698bc970 .functor BUFZ 32, L_000002646999ba70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002646993af60_0 .net "MemRead", 0 0, v00000264698b3940_0;  alias, 1 drivers
v000002646993b000_0 .net "MemWrite", 0 0, v00000264698b3800_0;  alias, 1 drivers
v000002646993b5a0_0 .net *"_ivl_0", 31 0, L_000002646999ba70;  1 drivers
v000002646993b640_0 .net *"_ivl_3", 9 0, L_000002646999afd0;  1 drivers
v000002646993dee0_0 .net *"_ivl_4", 11 0, L_000002646999b070;  1 drivers
L_00000264699422e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002646993e660_0 .net *"_ivl_7", 1 0, L_00000264699422e0;  1 drivers
v000002646993ec00_0 .net "address", 31 0, v00000264698b2c20_0;  alias, 1 drivers
v000002646993e0c0_0 .net "clock", 0 0, v00000264699410e0_0;  alias, 1 drivers
v000002646993d080 .array "data_memory", 0 1023, 31 0;
v000002646993eca0_0 .var/i "i", 31 0;
v000002646993d9e0_0 .net "read_data", 31 0, L_00000264698bc970;  alias, 1 drivers
v000002646993d940_0 .net "write_data", 31 0, v00000264698b3bc0_0;  alias, 1 drivers
E_00000264698972a0 .event posedge, v00000264698b2a40_0;
L_000002646999ba70 .array/port v000002646993d080, L_000002646999b070;
L_000002646999afd0 .part v00000264698b2c20_0, 2, 10;
L_000002646999b070 .concat [ 10 2 0 0], L_000002646999afd0, L_00000264699422e0;
S_000002646993cac0 .scope module, "u_stage_wb" "stage_wb" 3 193, 22 2 0, S_00000264698c02f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_wb_memtoreg";
    .port_info 1 /INPUT 32 "mem_wb_mem_read_data";
    .port_info 2 /INPUT 32 "mem_wb_alu_result";
    .port_info 3 /OUTPUT 32 "wb_write_data_to_regfile";
v000002646993eac0_0 .net "mem_wb_alu_result", 31 0, v0000026469931f90_0;  alias, 1 drivers
v000002646993de40_0 .net "mem_wb_mem_read_data", 31 0, v00000264699337f0_0;  alias, 1 drivers
v000002646993ed40_0 .net "mem_wb_memtoreg", 0 0, v0000026469932b70_0;  alias, 1 drivers
v000002646993e3e0_0 .net "wb_write_data_to_regfile", 31 0, v000002646993e020_0;  alias, 1 drivers
S_000002646993cde0 .scope module, "u_mux_wb" "mux2_1" 22 13, 13 3 0, S_000002646993cac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026469896da0 .param/l "WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000002646993d4e0_0 .net "in0", 31 0, v0000026469931f90_0;  alias, 1 drivers
v000002646993df80_0 .net "in1", 31 0, v00000264699337f0_0;  alias, 1 drivers
v000002646993e020_0 .var "out", 31 0;
v000002646993e160_0 .net "sel", 0 0, v0000026469932b70_0;  alias, 1 drivers
E_0000026469897160 .event anyedge, v0000026469932b70_0, v0000026469931f90_0, v00000264699337f0_0;
    .scope S_00000264698c67c0;
T_0 ;
    %wait E_000002646989c320;
    %load/vec4 v00000264698b22c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v00000264698b2360_0;
    %load/vec4 v00000264698b39e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_0.4, 4;
    %load/vec4 v00000264698b2360_0;
    %load/vec4 v00000264698b2900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v00000264698b2360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264698b3440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264698b2400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264698b2180_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264698b3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264698b2400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264698b2180_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000264698c5ac0;
T_1 ;
    %wait E_000002646989b7a0;
    %load/vec4 v00000264698b27c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v00000264698b2d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v00000264698b2d60_0;
    %load/vec4 v00000264698b3d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000264698b3ee0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000264698b2f40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v00000264698b20e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v00000264698b20e0_0;
    %load/vec4 v00000264698b3d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000264698b3ee0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000264698b3ee0_0, 0, 2;
T_1.5 ;
T_1.1 ;
    %load/vec4 v00000264698b27c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v00000264698b2d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v00000264698b2d60_0;
    %load/vec4 v00000264698b3300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000264698b3c60_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000264698b2f40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v00000264698b20e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v00000264698b20e0_0;
    %load/vec4 v00000264698b3300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000264698b3c60_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000264698b3c60_0, 0, 2;
T_1.13 ;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002646993c480;
T_2 ;
    %wait E_00000264698969a0;
    %load/vec4 v000002646993a560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002646993a6a0_0, 0, 32;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000002646993b280_0;
    %store/vec4 v000002646993a6a0_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000002646993a4c0_0;
    %store/vec4 v000002646993a6a0_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002646993c930;
T_3 ;
    %pushi/vec4 5379, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 4199811, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 1085605427, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 11888307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 8746771, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 1398707, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 10945123, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 12592163, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993a420, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002646993c7a0;
T_4 ;
    %wait E_000002646989bca0;
    %load/vec4 v000002646993ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002646993a9c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002646993b1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002646993ae20_0;
    %assign/vec4 v000002646993a9c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026469848460;
T_5 ;
    %wait E_000002646989bca0;
    %load/vec4 v0000026469931e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000026469930700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000264699307a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026469930ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000026469930340_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0000026469931ba0_0;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0000026469930700_0, 0;
    %load/vec4 v0000026469930840_0;
    %assign/vec4 v00000264699307a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002646982c190;
T_6 ;
    %wait E_0000026469896c20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %load/vec4 v0000026469939770_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938910_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000026469938230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469938190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469939090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264699393b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026469933750_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026469812f30;
T_7 ;
    %wait E_000002646989bca0;
    %load/vec4 v0000026469938e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264699394f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000264699394f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v00000264699394f0_0;
    %ix/getv/s 3, v00000264699394f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264699389b0, 0, 4;
    %load/vec4 v00000264699394f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264699394f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026469939630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0000026469939d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000026469938050_0;
    %load/vec4 v0000026469939d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000264699389b0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000264698c9fd0;
T_8 ;
    %wait E_000002646989bca0;
    %load/vec4 v0000026469930de0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.3, 8;
    %load/vec4 v0000026469930ca0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.3;
    %jmp/1 T_8.2, 8;
    %load/vec4 v00000264699317e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469930660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469931920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469930c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469931b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264699305c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469930520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026469930480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026469930fc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026469931ce0_0;
    %assign/vec4 v0000026469931d80_0, 0;
    %load/vec4 v0000026469930160_0;
    %assign/vec4 v0000026469931240_0, 0;
    %load/vec4 v0000026469931100_0;
    %assign/vec4 v00000264699319c0_0, 0;
    %load/vec4 v00000264699303e0_0;
    %assign/vec4 v00000264699311a0_0, 0;
    %load/vec4 v00000264699312e0_0;
    %assign/vec4 v0000026469930020_0, 0;
    %load/vec4 v0000026469931880_0;
    %assign/vec4 v0000026469930a20_0, 0;
    %load/vec4 v0000026469931560_0;
    %assign/vec4 v0000026469930fc0_0, 0;
    %load/vec4 v0000026469931420_0;
    %assign/vec4 v0000026469931600_0, 0;
    %load/vec4 v0000026469931740_0;
    %assign/vec4 v0000026469931380_0, 0;
    %load/vec4 v0000026469930200_0;
    %assign/vec4 v0000026469930660_0, 0;
    %load/vec4 v0000026469931060_0;
    %assign/vec4 v0000026469931920_0, 0;
    %load/vec4 v0000026469930d40_0;
    %assign/vec4 v0000026469930c00_0, 0;
    %load/vec4 v00000264699302a0_0;
    %assign/vec4 v0000026469931b00_0, 0;
    %load/vec4 v0000026469930e80_0;
    %assign/vec4 v00000264699305c0_0, 0;
    %load/vec4 v00000264699314c0_0;
    %assign/vec4 v0000026469930520_0, 0;
    %load/vec4 v00000264699316a0_0;
    %assign/vec4 v0000026469930480_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026469842630;
T_9 ;
    %wait E_0000026469896de0;
    %load/vec4 v0000026469932670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000026469932c10_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000026469933070_0;
    %store/vec4 v0000026469932c10_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v00000264699339d0_0;
    %store/vec4 v0000026469932c10_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000026469933110_0;
    %store/vec4 v0000026469932c10_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000264698427c0;
T_10 ;
    %wait E_00000264698967e0;
    %load/vec4 v00000264699334d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000264699325d0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000264699322b0_0;
    %store/vec4 v00000264699325d0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000026469932cb0_0;
    %store/vec4 v00000264699325d0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000264699331b0_0;
    %store/vec4 v00000264699325d0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000264698390c0;
T_11 ;
    %wait E_0000026469897260;
    %load/vec4 v00000264699332f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000026469933b10_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0000026469932210_0;
    %store/vec4 v0000026469933b10_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0000026469932fd0_0;
    %store/vec4 v0000026469933b10_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026469838f30;
T_12 ;
    %wait E_0000026469896a60;
    %load/vec4 v0000026469933d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0000026469933610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0000026469932df0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_12.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.12;
T_12.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
T_12.12 ;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0000026469932df0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_12.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000026469932170_0, 0, 4;
T_12.14 ;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000264698332a0;
T_13 ;
    %wait E_0000026469897020;
    %load/vec4 v0000026469932490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %and;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %or;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %add;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %sub;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0000026469933a70_0;
    %ix/getv 4, v0000026469933cf0_0;
    %shiftr 4;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0000026469933a70_0;
    %ix/getv 4, v0000026469933cf0_0;
    %shiftl 4;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %mul;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %xor;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0000026469933a70_0;
    %load/vec4 v0000026469933cf0_0;
    %cmp/u;
    %jmp/0xz  T_13.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000264699320d0_0, 0, 32;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264699320d0_0, 0, 32;
T_13.12 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %load/vec4 v00000264699320d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469932350_0, 0, 1;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469932350_0, 0, 1;
T_13.14 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000264698c1bd0;
T_14 ;
    %wait E_000002646989bca0;
    %load/vec4 v00000264698a08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264698b3b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264698b2e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264698b3940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264698b3800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264698b2cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000264698b3a80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000264698b2fe0_0;
    %assign/vec4 v00000264698b2c20_0, 0;
    %load/vec4 v00000264698b3da0_0;
    %assign/vec4 v00000264698b3bc0_0, 0;
    %load/vec4 v00000264698b31c0_0;
    %assign/vec4 v00000264698b3a80_0, 0;
    %load/vec4 v00000264698b2b80_0;
    %assign/vec4 v000002646989fd00_0, 0;
    %load/vec4 v00000264698b3260_0;
    %assign/vec4 v00000264698b3b20_0, 0;
    %load/vec4 v00000264698b3620_0;
    %assign/vec4 v00000264698b2e00_0, 0;
    %load/vec4 v00000264698b3120_0;
    %assign/vec4 v00000264698b3940_0, 0;
    %load/vec4 v00000264698b3760_0;
    %assign/vec4 v00000264698b3800_0, 0;
    %load/vec4 v00000264698b2ea0_0;
    %assign/vec4 v00000264698b2cc0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002646993c2f0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002646993eca0_0, 0, 32;
T_15.0 ;
    %load/vec4 v000002646993eca0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002646993eca0_0;
    %store/vec4a v000002646993d080, 4, 0;
    %load/vec4 v000002646993eca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002646993eca0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_000002646993c2f0;
T_16 ;
    %wait E_00000264698972a0;
    %load/vec4 v000002646993b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002646993d940_0;
    %load/vec4 v000002646993ec00_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002646993d080, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000264698485f0;
T_17 ;
    %wait E_000002646989bca0;
    %load/vec4 v0000026469933e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469932030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026469932b70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026469932530_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002646992ff80_0;
    %assign/vec4 v00000264699337f0_0, 0;
    %load/vec4 v0000026469930f20_0;
    %assign/vec4 v0000026469931f90_0, 0;
    %load/vec4 v0000026469930b60_0;
    %assign/vec4 v0000026469932530_0, 0;
    %load/vec4 v00000264699300c0_0;
    %assign/vec4 v0000026469932030_0, 0;
    %load/vec4 v00000264699308e0_0;
    %assign/vec4 v0000026469932b70_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002646993cde0;
T_18 ;
    %wait E_0000026469897160;
    %load/vec4 v000002646993e160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002646993e020_0, 0, 32;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000002646993d4e0_0;
    %store/vec4 v000002646993e020_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000002646993df80_0;
    %store/vec4 v000002646993e020_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000026469823ca0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264699410e0_0, 0, 1;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v00000264699410e0_0;
    %inv;
    %store/vec4 v00000264699410e0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0000026469823ca0;
T_20 ;
    %vpi_call 2 28 "$dumpfile", "../sim/waveform_pipeline.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000264698c02f0 {0 0 0};
    %vpi_call 2 31 "$display", "\012Iniciando simulacao do processador RISC-V com PIPELINE - Grupo 12" {0 0 0};
    %vpi_call 2 32 "$display", "Instrucoes suportadas: lh, sh, sub, or, andi, srl, beq\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026469940aa0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026469940aa0_0, 0, 1;
    %vpi_call 2 40 "$display", "--- INICIALIZANDO MEMORIA DE DADOS ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993d080, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002646993d080, 4, 0;
    %vpi_call 2 44 "$display", "Mem[0] = 10, Mem[4] = 3\012" {0 0 0};
    %vpi_call 2 46 "$display", "\012--- INICIO DA EXECUCAO DO PROGRAMA ---\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "--- Ciclo 1 ---" {0 0 0};
    %vpi_call 2 50 "$display", "  IF : Buscando instrucao em 0x00 (lh x10, 0(x0))" {0 0 0};
    %vpi_call 2 51 "$display", "  ID/EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "--- Ciclo 2 ---" {0 0 0};
    %vpi_call 2 53 "$display", "  IF : Buscando instrucao em 0x04 (lh x11, 4(x0))" {0 0 0};
    %vpi_call 2 54 "$display", "  ID : Decodificando lh x10" {0 0 0};
    %vpi_call 2 55 "$display", "  EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "--- Ciclo 3 ---" {0 0 0};
    %vpi_call 2 57 "$display", "  IF : Buscando instrucao em 0x08 (sub x12, x10, x11)" {0 0 0};
    %vpi_call 2 58 "$display", "  ID : Decodificando lh x11" {0 0 0};
    %vpi_call 2 59 "$display", "  EX : Executando lh x10 (Calculando endereco 0+x0)" {0 0 0};
    %vpi_call 2 60 "$display", "  MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 61 "$display", "--- Ciclo 4 ---" {0 0 0};
    %vpi_call 2 62 "$display", "  IF : Buscando instrucao em 0x0C (or x13, x10, x11)" {0 0 0};
    %vpi_call 2 63 "$display", "  ID : Decodificando sub x12, x10, x11" {0 0 0};
    %vpi_call 2 64 "$display", "  EX : Executando lh x11 (Calculando endereco 4+x0)" {0 0 0};
    %vpi_call 2 65 "$display", "  MEM: Acessando Mem[0] para lh x10" {0 0 0};
    %vpi_call 2 66 "$display", "  WB : <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "--- Ciclo 5 ---" {0 0 0};
    %vpi_call 2 70 "$display", "  IF : Buscando instrucao em 0x10 (andi x14, x10, 8)" {0 0 0};
    %vpi_call 2 71 "$display", "  ID : Decodificando or x13, x10, x11" {0 0 0};
    %vpi_call 2 72 "$display", "  EX : Executando sub x12 (Operandos adiantados de MEM e WB!)" {0 0 0};
    %vpi_call 2 73 "$display", "  MEM: Acessando Mem[4] para lh x11" {0 0 0};
    %vpi_call 2 75 "$display", "  WB : Escrevendo resultado de lh x10 em x10. Resultado: x10 = %d\012", &A<v00000264699389b0, 10> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 78 "$display", "--- Ciclo 6 ---" {0 0 0};
    %vpi_call 2 79 "$display", "  IF : Buscando instrucao em 0x14 (srl x15, x10, 1)" {0 0 0};
    %vpi_call 2 80 "$display", "  ID : Decodificando andi x14, x10, 8" {0 0 0};
    %vpi_call 2 81 "$display", "  EX : Executando or x13" {0 0 0};
    %vpi_call 2 82 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 84 "$display", "  WB : Escrevendo resultado de lh x11 em x11. Resultado: x11 = %d\012", &A<v00000264699389b0, 11> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 87 "$display", "--- Ciclo 7 ---" {0 0 0};
    %vpi_call 2 88 "$display", "  IF : Buscando instrucao em 0x18 (beq x14, x10, 4)" {0 0 0};
    %vpi_call 2 89 "$display", "  ID : Decodificando srl x15, x10, 1" {0 0 0};
    %vpi_call 2 90 "$display", "  EX : Executando andi x14" {0 0 0};
    %vpi_call 2 91 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 93 "$display", "  WB : Escrevendo resultado de sub em x12. Resultado: x12 = %d\012", v0000026469940780_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 96 "$display", "--- Ciclo 8 ---" {0 0 0};
    %vpi_call 2 97 "$display", "  IF : Buscando instrucao em 0x1C (sh x12, 8(x0))" {0 0 0};
    %vpi_call 2 98 "$display", "  ID : Decodificando beq x14, x10, 4" {0 0 0};
    %vpi_call 2 99 "$display", "  EX : Executando srl x15" {0 0 0};
    %vpi_call 2 100 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 102 "$display", "  WB : Escrevendo resultado de or em x13. Resultado: x13 = %d\012", v0000026469940780_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "--- Ciclo 9 ---" {0 0 0};
    %vpi_call 2 106 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0)" {0 0 0};
    %vpi_call 2 107 "$display", "  ID : Decodificando sh x12, 8(x0)" {0 0 0};
    %vpi_call 2 109 "$display", "  EX : Executando beq x14, x10 (Comparando %d e %d). Desvio NAO sera tomado.", &A<v00000264699389b0, 14>, &A<v00000264699389b0, 10> {0 0 0};
    %vpi_call 2 110 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 112 "$display", "  WB : Escrevendo resultado de andi em x14. Resultado: x14 = %d\012", v0000026469940780_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 115 "$display", "--- Ciclo 10 ---" {0 0 0};
    %vpi_call 2 116 "$display", "  IF : Buscando proxima instrucao... (PC continua em +4)" {0 0 0};
    %vpi_call 2 117 "$display", "  ID : Decodificando beq x0, x0, 0" {0 0 0};
    %vpi_call 2 118 "$display", "  EX : Executando sh x12 (Calculando endereco 8+x0)" {0 0 0};
    %vpi_call 2 119 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 121 "$display", "  WB : Escrevendo resultado de srl em x15. Resultado: x15 = %d\012", v0000026469940780_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 124 "$display", "--- Ciclo 11 ---" {0 0 0};
    %vpi_call 2 125 "$display", "  ID : <Instrucao apos o beq sendo anulada (flush)>" {0 0 0};
    %vpi_call 2 126 "$display", "  EX : Executando beq x0, x0. Desvio SERA tomado! PC sera 0x20." {0 0 0};
    %vpi_call 2 128 "$display", "  MEM: Escrevendo valor de x12 (%d) em Mem[8] para sh", v000002646993e700_0 {0 0 0};
    %vpi_call 2 129 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 132 "$display", "--- Ciclo 12 ---" {0 0 0};
    %vpi_call 2 133 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0) - Loop iniciado." {0 0 0};
    %vpi_call 2 134 "$display", "  ID : <bolha>" {0 0 0};
    %vpi_call 2 135 "$display", "  EX : <bolha>" {0 0 0};
    %vpi_call 2 136 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 137 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 142 "$display", "\012================ ESTADO FINAL ================" {0 0 0};
    %vpi_call 2 143 "$display", "\012--- Registradores ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026469941ae0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000026469941ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0000026469941ae0_0;
    %addi 1, 0, 32;
    %load/vec4 v0000026469941ae0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000264699389b0, 4;
    %load/vec4 v0000026469941ae0_0;
    %addi 2, 0, 32;
    %load/vec4 v0000026469941ae0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000264699389b0, 4;
    %load/vec4 v0000026469941ae0_0;
    %addi 3, 0, 32;
    %load/vec4 v0000026469941ae0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000264699389b0, 4;
    %vpi_call 2 146 "$display", "x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h", v0000026469941ae0_0, &A<v00000264699389b0, v0000026469941ae0_0 >, S<5,vec4,s32>, S<4,vec4,u32>, S<3,vec4,s32>, S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {6 0 0};
    %load/vec4 v0000026469941ae0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000026469941ae0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 2 151 "$display", "\012--- Memoria de Dados (enderecos 0-36) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026469941ae0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000026469941ae0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_20.3, 5;
    %load/vec4 v0000026469941ae0_0;
    %muli 4, 0, 32;
    %vpi_call 2 154 "$display", "Mem[%d]: 0x%h (%d)", S<0,vec4,s32>, &A<v000002646993d080, v0000026469941ae0_0 >, &A<v000002646993d080, v0000026469941ae0_0 > {1 0 0};
    %load/vec4 v0000026469941ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026469941ae0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 157 "$display", "\012==========================================" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "tb/testbench_pipeline.v";
    "core/processador_pipeline_modular.v";
    "execution/forwarding_unit.v";
    "execution/hazard_detection_unit.v";
    "core/reg_ex_mem.v";
    "core/reg_id_ex.v";
    "core/reg_if_id.v";
    "core/reg_mem_wb.v";
    "core/stage_ex.v";
    "execution/ula.v";
    "control/alu_control.v";
    "components/mux2_1.v";
    "components/mux3_1.v";
    "core/stage_id.v";
    "control/main_control.v";
    "memory/banco_registradores.v";
    "core/stage_if.v";
    "memory/memoria_instrucao.v";
    "core/stage_mem.v";
    "memory/memoria_dados.v";
    "core/stage_wb.v";
