Pequeno RISC-V CPU & SoC - Directory Tree
=========================================
|
ğŸ“ assembler - Assembler related
â”œâ”€â”€ ğŸ“ example_programs - Contains example programs for testing, and used by regressions
â”œâ”€â”€ ğŸ“„ pqr5asm.py - pqr5asm Assembler for Pequeno (PQR5)
â”œâ”€â”€ ğŸ“„ sample.* - [BUILD GENERATED] Assembler-generated files during build
â”œâ”€â”€ ğŸ“„ asm_pgm_info.txt - [BUILD GENERATED] ASM program info
â””â”€â”€ ğŸ“ asm_pgm_dump_ref - [BUILD GENERATED] Golden reference dump for simulation verification
|
ğŸ“ doc - All documentations
â”œâ”€â”€ ğŸ“ synth_reports - Contains synthesis reports
â”œâ”€â”€ ğŸ“„ pequeno_riscv_v1_0_ug.pdf - PQR5 v1.0 User Guide (YET TO BE RELEASED)
â”œâ”€â”€ ğŸ“„ pqr5asm_imanual.pdf - pqr5asm Assembler Instruction Manual
â””â”€â”€ ğŸ“„ Programming_Pequeno_with_peqFlash.pdf - peqFlash User Guide
|
ğŸ“ dump [RUN-TIME GENERATED]
â”œâ”€â”€ ğŸ“„ *_dump.txt - IMEM/DMEM/Regfile dumps
â””â”€â”€ ğŸ“„ sim.vcd - VCD dump of Subsystem
|
ğŸ“ filelist
â””â”€â”€ ğŸ“„ all_design_src_files.txt - Full list of RTL source files
|
ğŸ“ peqFlash
â””â”€â”€ ğŸ“„ peqflash.py - Flasher tool for PQR5 Subsystem
|
ğŸ“ scripts - All scripts used by the Makefile ecosystem
â”œâ”€â”€ ğŸ§· pqr5genram.py - Generates IRAM and DRAM from binary
â”œâ”€â”€ ğŸ§· pqr5genwrap.py - Generates wrapper for memory
â”œâ”€â”€ ğŸ§· opserial.py - Opens debug UART serial port
â”œâ”€â”€ ğŸ§· opserial.sh - Runs opserial.py
â”œâ”€â”€ ğŸ§· regress_run.sh - Runs regression tests
â”œâ”€â”€ ğŸ§· run.do - Used for simulation in VSIM (Linux)
â”œâ”€â”€ ğŸ§· decode_baseaddr.py - Decodes base address from binary
â”œâ”€â”€ ğŸ§· bin2pqr5bin.py - Converts GCC binary to PQR5 format
â””â”€â”€ ğŸ§· bin2hextxt.sh - Generates Hex Text from GCC binary
|
ğŸ“ sim [RUN-TIME GENERATED] - Simulation-related files, logs, libs
|
ğŸ“ synth [SYNTH-TIME GENERATED]
â”œâ”€â”€ ğŸ“ rtl_src - Synthesis-specific RTL mods
â”œâ”€â”€ ğŸ“ xdc - For XDC constraint files
â”œâ”€â”€ ğŸ“„ run_synth.tcl - Synthesis + bitfile generation (Vivado)
â””â”€â”€ ğŸ“„ write_bitstream.tcl - Burns bitfile to FPGA (Vivado HW Manager)
|
ğŸ“ src - All RTL source files of the CPU & Subsystem
â”œâ”€â”€ ğŸ“ common
â”‚ â”œâ”€â”€ ğŸ“„ areset_sync.sv - Async Reset Synchronizer
â”‚ â”œâ”€â”€ ğŸ“„ cdc_sync.sv - CDC Synchronizer
â”‚ â”œâ”€â”€ ğŸ“„ pqr5_core_pkg.sv - PQR5 Core package
â”‚ â””â”€â”€ ğŸ“„ pqr5_subsystem_pkg.sv - PQR5 Subsystem package
â”‚
â”œâ”€â”€ ğŸ“ core
â”‚ â”œâ”€â”€ ğŸ“„ alu.sv - ALU
â”‚ â”œâ”€â”€ ğŸ“„ bram_dp_r2w1.sv - Dual-port BRAM
â”‚ â”œâ”€â”€ ğŸ“„ decode_unit.sv - Decode Unit (DU)
â”‚ â”œâ”€â”€ ğŸ“„ execution_unit.sv - Execution Unit (EXU)
â”‚ â”œâ”€â”€ ğŸ“„ exu_branch_unit.sv - EXU Branch Unit (EXU-BU)
â”‚ â”œâ”€â”€ ğŸ“„ fetch_unit.sv - Fetch Unit (FU)
â”‚ â”œâ”€â”€ ğŸ“„ loadstore_unit.sv - Load-Store Unit (LSU)
â”‚ â”œâ”€â”€ ğŸ“„ memory_access_unit.sv - Memory Access Unit (MACCU)
â”‚ â”œâ”€â”€ ğŸ“„ opfwd_control.sv - Operand Forward Control
â”‚ â”œâ”€â”€ ğŸ“„ pqr5_core_top.sv - PQR5 Core Top // TOP FILE //
â”‚ â”œâ”€â”€ ğŸ“„ regfile.sv - Register File
â”‚ â”œâ”€â”€ ğŸ“„ static_bpredictor.sv - Static Branch Predictor
â”‚ â””â”€â”€ ğŸ“„ writeback_unit.sv - Writeback Unit (WBU)
â”‚
â”œâ”€â”€ ğŸ“ include
â”‚ â”œâ”€â”€ ğŸ“„ pqr5_core_macros.svh - PQR5 Core macros
â”‚ â””â”€â”€ ğŸ“„ pqr5_subsystem_macros.svh - PQR5 Subsystem macros
â”‚
â”œâ”€â”€ ğŸ“ memory
â”‚ â””â”€â”€ ğŸ“„ *.sv - [MAKEFILE GENERATED] Synthesizable RAM with bootable binary
â”‚
â””â”€â”€ ğŸ“ subsystem
â”œâ”€â”€ ğŸ“„ pqr5_subsystem_top.sv - PQR5 Subsystem Top // TOP FILE //
â””â”€â”€ ğŸ“„ reset_ctl.sv - Reset Controller
|
ğŸ“ coremark - All source files to build CoreMark benchmark for the CPU
|
ğŸ“ dhrystone - All source files to build Dhrystone benchmark for the CPU
|
ğŸ“ riscv_tests - All RISC-V Test Programs in C from riscv.org
|
ğŸ“„ LICENSE - License info
ğŸ“„ release_notes.txt - IP release notes
ğŸ“„ build_notes.txt - Build, simulate, synthesize notes
ğŸ“„ Makefile - Automates build/sim/synthesis
