0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/weibc/Desktop/EDA1/EDA1.sim/sim_1/synth/func/xsim/Calculator_total_wrapper_tb_func_synth.v,1637390242,verilog,,C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Calculator_total_wrapper_tb.v,,Adder_1__xdcDup__1;Adder_1__xdcDup__10;Adder_1__xdcDup__11;Adder_1__xdcDup__12;Adder_1__xdcDup__13;Adder_1__xdcDup__14;Adder_1__xdcDup__15;Adder_1__xdcDup__16;Adder_1__xdcDup__17;Adder_1__xdcDup__18;Adder_1__xdcDup__19;Adder_1__xdcDup__2;Adder_1__xdcDup__3;Adder_1__xdcDup__4;Adder_1__xdcDup__5;Adder_1__xdcDup__6;Adder_1__xdcDup__7;Adder_1__xdcDup__8;Adder_1__xdcDup__9;Adder_1_xup_nor2_0_0__20;Adder_1_xup_nor2_0_0__21;Adder_1_xup_nor2_0_0__22;Adder_1_xup_nor2_0_0__23;Adder_1_xup_nor2_0_0__25;Adder_1_xup_nor2_0_0__26;Adder_1_xup_nor2_0_0__27;Adder_1_xup_nor2_0_0__28;Adder_1_xup_nor2_0_0__30;Adder_1_xup_nor2_0_0__31;Adder_1_xup_nor2_0_0__32;Adder_1_xup_nor2_0_0__33;Adder_1_xup_nor2_0_0__35;Adder_1_xup_nor2_0_0__36;Adder_1_xup_nor2_0_0__37;Adder_1_xup_nor2_0_2__20;Adder_1_xup_nor2_0_2__21;Adder_1_xup_nor2_0_2__22;Adder_1_xup_nor2_0_2__23;Adder_1_xup_nor2_0_2__25;Adder_1_xup_nor2_0_2__26;Adder_1_xup_nor2_0_2__27;Adder_1_xup_nor2_0_2__28;Adder_1_xup_nor2_0_2__30;Adder_1_xup_nor2_0_2__31;Adder_1_xup_nor2_0_2__32;Adder_1_xup_nor2_0_2__33;Adder_1_xup_nor2_0_2__35;Adder_1_xup_nor2_0_2__36;Adder_1_xup_nor2_0_2__37;Adder_1_xup_nor2_0_3__20;Adder_1_xup_nor2_0_3__21;Adder_1_xup_nor2_0_3__22;Adder_1_xup_nor2_0_3__23;Adder_1_xup_nor2_0_3__25;Adder_1_xup_nor2_0_3__26;Adder_1_xup_nor2_0_3__27;Adder_1_xup_nor2_0_3__28;Adder_1_xup_nor2_0_3__30;Adder_1_xup_nor2_0_3__31;Adder_1_xup_nor2_0_3__32;Adder_1_xup_nor2_0_3__33;Adder_1_xup_nor2_0_3__35;Adder_1_xup_nor2_0_3__36;Adder_1_xup_nor2_0_3__37;Adder_1_xup_nor3_0_0__20;Adder_1_xup_nor3_0_0__21;Adder_1_xup_nor3_0_0__22;Adder_1_xup_nor3_0_0__23;Adder_1_xup_nor3_0_0__25;Adder_1_xup_nor3_0_0__26;Adder_1_xup_nor3_0_0__27;Adder_1_xup_nor3_0_0__28;Adder_1_xup_nor3_0_0__30;Adder_1_xup_nor3_0_0__31;Adder_1_xup_nor3_0_0__32;Adder_1_xup_nor3_0_0__33;Adder_1_xup_nor3_0_0__35;Adder_1_xup_nor3_0_0__36;Adder_1_xup_nor3_0_0__37;Adder_1_xup_xor2_0_0__20;Adder_1_xup_xor2_0_0__21;Adder_1_xup_xor2_0_0__22;Adder_1_xup_xor2_0_0__23;Adder_1_xup_xor2_0_0__24;Adder_1_xup_xor2_0_0__25;Adder_1_xup_xor2_0_0__26;Adder_1_xup_xor2_0_0__27;Adder_1_xup_xor2_0_0__28;Adder_1_xup_xor2_0_0__29;Adder_1_xup_xor2_0_0__30;Adder_1_xup_xor2_0_0__31;Adder_1_xup_xor2_0_0__32;Adder_1_xup_xor2_0_0__33;Adder_1_xup_xor2_0_0__34;Adder_1_xup_xor2_0_0__35;Adder_1_xup_xor2_0_0__36;Adder_1_xup_xor2_0_0__37;Adder_1_xup_xor2_0_0__38;Adder_1_xup_xor2_0_1__20;Adder_1_xup_xor2_0_1__21;Adder_1_xup_xor2_0_1__22;Adder_1_xup_xor2_0_1__23;Adder_1_xup_xor2_0_1__24;Adder_1_xup_xor2_0_1__25;Adder_1_xup_xor2_0_1__26;Adder_1_xup_xor2_0_1__27;Adder_1_xup_xor2_0_1__28;Adder_1_xup_xor2_0_1__29;Adder_1_xup_xor2_0_1__30;Adder_1_xup_xor2_0_1__31;Adder_1_xup_xor2_0_1__32;Adder_1_xup_xor2_0_1__33;Adder_1_xup_xor2_0_1__34;Adder_1_xup_xor2_0_1__35;Adder_1_xup_xor2_0_1__36;Adder_1_xup_xor2_0_1__37;Adder_1_xup_xor2_0_1__38;Adder_5;Adder_5_Adder_1_0_1;Adder_5_Adder_1_0_2;Adder_5_Adder_1_0_3;Adder_5_Adder_1_0_4;Adder_5_Adder_1_0_5;Calculator_total;Calculator_total_Signed_calculator_0_0;Calculator_total_binary_2_segment_0_0;Calculator_total_clock_divider_0_0;Calculator_total_ring_counter_0_0;Calculator_total_wrapper;Calculator_total_xlslice_0_0;Calculator_total_xlslice_0_1;Calculator_total_xlslice_2_0;Calculator_total_xlslice_3_0;Calculator_total_xup_inv_7_0;Calculator_total_xup_inv_7_1;Calculator_total_xup_inv_8_0;Calculator_total_xup_inv_9_0;Decoder7448;Decoder7448_7;Decoder7448_8;Signed_calculator;Signed_calculator_Adder_5_0_0;Signed_calculator_input_5_complementor_0_0;Signed_calculator_input_5_complementor_0_1;Signed_calculator_input_5_complementor_0_2;binary_2_segment;binary_2_segment_Decoder7448_0_0;binary_2_segment_Decoder7448_1_0;binary_2_segment_Decoder7448_2_1;binary_2_segment_Decoder7448_3_0;binary_2_segment_display_select_0_6;binary_2_segment_display_select_1_2;binary_2_segment_display_select_2_0;binary_2_segment_display_select_3_0;binary_2_segment_display_select_4_0;binary_2_segment_display_select_5_0;binary_2_segment_display_select_6_0;binary_2_segment_xup_and2_0_2;binary_2_segment_xup_and2_1_2;binary_2_segment_xup_and2_2_0;binary_2_segment_xup_and2_3_1;binary_2_segment_xup_and2_4_0;binary_2_segment_xup_and3_0_2;binary_2_segment_xup_and3_1_0;binary_2_segment_xup_inv_0_3;binary_2_segment_xup_inv_1_0;binary_2_segment_xup_inv_2_0;binary_2_segment_xup_or2_0_2;binary_2_segment_xup_or2_1_1;binary_2_segment_xup_or2_2_0;clock_divider;display_select;display_select__xdcDup__1;display_select__xdcDup__2;display_select__xdcDup__3;display_select__xdcDup__4;display_select__xdcDup__5;display_select__xdcDup__6;display_select_xup_and2_0_0;display_select_xup_and2_0_0__10;display_select_xup_and2_0_0__11;display_select_xup_and2_0_0__12;display_select_xup_and2_0_0__7;display_select_xup_and2_0_0__8;display_select_xup_and2_0_0__9;display_select_xup_and2_0_1__10;display_select_xup_and2_0_1__11;display_select_xup_and2_0_1__12;display_select_xup_and2_0_1__7;display_select_xup_and2_0_1__9;display_select_xup_and2_0_2;display_select_xup_and2_0_2__10;display_select_xup_and2_0_2__11;display_select_xup_and2_0_2__12;display_select_xup_and2_0_2__7;display_select_xup_and2_0_2__8;display_select_xup_and2_0_2__9;display_select_xup_and2_0_3;display_select_xup_and2_0_3__10;display_select_xup_and2_0_3__11;display_select_xup_and2_0_3__12;display_select_xup_and2_0_3__7;display_select_xup_and2_0_3__8;display_select_xup_and2_0_3__9;display_select_xup_inv_0_0;display_select_xup_inv_0_0__10;display_select_xup_inv_0_0__11;display_select_xup_inv_0_0__12;display_select_xup_inv_0_0__7;display_select_xup_inv_0_0__8;display_select_xup_inv_0_0__9;display_select_xup_inv_0_1__10;display_select_xup_inv_0_1__11;display_select_xup_inv_0_1__12;display_select_xup_inv_0_1__7;display_select_xup_inv_0_1__9;display_select_xup_inv_0_2;display_select_xup_inv_0_2__10;display_select_xup_inv_0_2__11;display_select_xup_inv_0_2__12;display_select_xup_inv_0_2__7;display_select_xup_inv_0_2__8;display_select_xup_inv_0_2__9;display_select_xup_inv_0_3;display_select_xup_inv_0_3__10;display_select_xup_inv_0_3__11;display_select_xup_inv_0_3__12;display_select_xup_inv_0_3__7;display_select_xup_inv_0_3__8;display_select_xup_inv_0_3__9;display_select_xup_or4_0_0;display_select_xup_or4_0_0__10;display_select_xup_or4_0_0__11;display_select_xup_or4_0_0__12;display_select_xup_or4_0_0__7;display_select_xup_or4_0_0__8;display_select_xup_or4_0_0__9;glbl;input_5_complementor;input_5_complementor_Adder_1_0_0;input_5_complementor_Adder_1_0_0__xdcDup__1;input_5_complementor_Adder_1_0_0__xdcDup__2;input_5_complementor_Adder_1_0_1;input_5_complementor_Adder_1_0_1__xdcDup__1;input_5_complementor_Adder_1_0_1__xdcDup__2;input_5_complementor_Adder_1_1_0;input_5_complementor_Adder_1_1_0__xdcDup__1;input_5_complementor_Adder_1_1_0__xdcDup__2;input_5_complementor_Adder_1_1_1;input_5_complementor_Adder_1_1_1__xdcDup__1;input_5_complementor_Adder_1_1_1__xdcDup__2;input_5_complementor_Adder_1_3_0__xdcDup__1;input_5_complementor_Adder_1_3_0__xdcDup__2;input_5_complementor__xdcDup__1;input_5_complementor__xdcDup__2;input_5_complementor_xup_xor2_0_0;input_5_complementor_xup_xor2_0_0__3;input_5_complementor_xup_xor2_0_0__4;input_5_complementor_xup_xor2_0_1;input_5_complementor_xup_xor2_0_1__3;input_5_complementor_xup_xor2_0_1__4;input_5_complementor_xup_xor2_0_2;input_5_complementor_xup_xor2_0_2__3;input_5_complementor_xup_xor2_0_2__4;input_5_complementor_xup_xor2_0_3;input_5_complementor_xup_xor2_0_3__3;input_5_complementor_xup_xor2_0_3__4;input_5_complementor_xup_xor2_0_4__3;input_5_complementor_xup_xor2_0_4__4;ring_counter;xup_and3;xup_and3_0;xup_nor3;xup_nor3_10;xup_nor3_11;xup_nor3_12;xup_nor3_13;xup_nor3_14;xup_nor3_15;xup_nor3_16;xup_nor3_17;xup_nor3_18;xup_nor3_19;xup_nor3_20;xup_nor3_21;xup_nor3_22;xup_nor3_9;xup_or4;xup_or4_1;xup_or4_2;xup_or4_3;xup_or4_4;xup_or4_5;xup_or4_6,,,,,,,,
C:/Users/weibc/Desktop/EDA1/EDA1.srcs/sim_1/new/Calculator_total_wrapper_tb.v,1637194424,verilog,,,,Calculator_total_wrapper_tb,,,,,,,,
