// Seed: 3054325176
module module_0;
  wire id_1;
  module_4 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_3.id_1 = 0;
endmodule
module module_1;
  wire id_1 = id_1;
  wire id_2;
  logic [7:0] id_3, id_4;
  assign id_4[1 : (1)] = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  always $display(id_1);
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_3;
  assign id_1 = id_1 !== id_1;
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_3 ? id_3 : (1);
endmodule
