##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyMASTER_CLK
		4.3::Critical Path Report for Pixy_UART_IntClock
		4.4::Critical Path Report for pan_reset_clk
		4.5::Critical Path Report for tilt_reset_clk
		4.6::Critical Path Report for timer_clock
		4.7::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (tilt_reset_clk:R vs. timer_clock_1:R)
		5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (pan_reset_clk:R vs. timer_clock:R)
		5.5::Critical Path Report for (Pixy_UART_IntClock:R vs. Pixy_UART_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Pixy_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_Ext_CP_Clk          | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)  | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_theACLK             | N/A                   | Target: 0.13 MHz   | 
Clock: Clock_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(routed)         | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK               | Frequency: 43.43 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK            | Frequency: 42.07 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT               | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_clk                 | N/A                   | Target: 8.00 MHz   | 
Clock: Pixy_UART_IntClock      | Frequency: 43.43 MHz  | Target: 0.15 MHz   | 
Clock: pan_reset_clk           | Frequency: 42.07 MHz  | Target: 1.00 MHz   | 
Clock: tilt_reset_clk          | Frequency: 46.35 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock             | Frequency: 36.11 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_1           | Frequency: 33.05 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           Pixy_UART_IntClock  41666.7          18639       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           timer_clock         41666.7          20502       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           timer_clock_1       41666.7          20875       N/A              N/A         N/A              N/A         N/A              N/A         
Pixy_UART_IntClock  Pixy_UART_IntClock  6.5e+006         6484794     N/A              N/A         N/A              N/A         N/A              N/A         
pan_reset_clk       timer_clock         41666.7          17899       N/A              N/A         N/A              N/A         N/A              N/A         
tilt_reset_clk      timer_clock_1       41666.7          20093       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock         timer_clock         1e+006           972305      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1       timer_clock_1       1e+006           969744      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 43.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 18639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                                iocell_ireg     6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/main_0         macrocell22     5445  11605  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/q              macrocell22     3350  14955  18639  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2863  17818  18639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 42.07 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17899p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6388   8968  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18678  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18678  17899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Pixy_UART_IntClock
************************************************
Clock: Pixy_UART_IntClock
Frequency: 43.43 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 18639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                                iocell_ireg     6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/main_0         macrocell22     5445  11605  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/q              macrocell22     3350  14955  18639  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2863  17818  18639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pan_reset_clk
*******************************************
Clock: pan_reset_clk
Frequency: 42.07 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17899p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6388   8968  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18678  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18678  17899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for tilt_reset_clk
********************************************
Clock: tilt_reset_clk
Frequency: 46.35 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20093p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4    2580   2580  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4194   6774  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  16484  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16484  20093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 36.11 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972305p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell13     3106   5686  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell13     3350   9036  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3858  12895  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  22605  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  22605  972305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 33.05 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 969744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25166
-------------------------------------   ----- 
End-of-path arrival time (ps)           25166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q             macrocell35     1250   1250  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_1            macrocell38     5337   6587  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell38     3350   9937  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5520  15456  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  25166  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  25166  969744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (tilt_reset_clk:R vs. timer_clock_1:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20093p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4    2580   2580  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4194   6774  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  16484  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16484  20093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 969744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25166
-------------------------------------   ----- 
End-of-path arrival time (ps)           25166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q             macrocell35     1250   1250  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_1            macrocell38     5337   6587  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell38     3350   9937  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5520  15456  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  25166  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  25166  969744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972305p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22605
-------------------------------------   ----- 
End-of-path arrival time (ps)           22605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell13     3106   5686  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell13     3350   9036  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3858  12895  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell1   9710  22605  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell2      0  22605  972305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (pan_reset_clk:R vs. timer_clock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17899p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6388   8968  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18678  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18678  17899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Pixy_UART_IntClock:R vs. Pixy_UART_IntClock:R)
*****************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_0\/q
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6484794p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -5210
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6494790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_0\/q              macrocell15     1250   1250  6484794  RISE       1
\Pixy_UART:BUART:rx_postpoll\/main_2         macrocell22     2533   3783  6484794  RISE       1
\Pixy_UART:BUART:rx_postpoll\/q              macrocell22     3350   7133  6484794  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2863   9996  6484794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 20875p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell3    2294   9634  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell3    3910  13544  20875  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_0               macrocell35     3737  17282  20875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20502p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -1930
---------------------------------------------------   ----- 
End-of-path required time (ps)                        39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19235
-------------------------------------   ----- 
End-of-path arrival time (ps)           19235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg     6160   6160  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/main_0    macrocell3      6911  13071  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/q         macrocell3      3350  16421  20502  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2814  19235  20502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Pixy_UART_IntClock:R)
********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 18639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                                iocell_ireg     6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/main_0         macrocell22     5445  11605  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/q              macrocell22     3350  14955  18639  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2863  17818  18639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 17899p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6388   8968  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  18678  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  18678  17899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 18639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17818
-------------------------------------   ----- 
End-of-path arrival time (ps)           17818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                                iocell_ireg     6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/main_0         macrocell22     5445  11605  18639  RISE       1
\Pixy_UART:BUART:rx_postpoll\/q              macrocell22     3350  14955  18639  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2863  17818  18639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20093p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16484
-------------------------------------   ----- 
End-of-path arrival time (ps)           16484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4    2580   2580  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4194   6774  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  16484  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16484  20093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20502p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -1930
---------------------------------------------------   ----- 
End-of-path required time (ps)                        39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19235
-------------------------------------   ----- 
End-of-path arrival time (ps)           19235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg     6160   6160  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/main_0    macrocell3      6911  13071  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/q         macrocell3      3350  16421  20502  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell1   2814  19235  20502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20511p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -1930
---------------------------------------------------   ----- 
End-of-path required time (ps)                        39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19226
-------------------------------------   ----- 
End-of-path arrival time (ps)           19226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg     6160   6160  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/main_0    macrocell3      6911  13071  20502  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/q         macrocell3      3350  16421  20502  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell2   2805  19226  20511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20752p

Capture Clock Arrival Time                                                                0
+ Clock path delay                                                                        0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)    41667
- Setup time                                                                         -11520
----------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                        30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell2   6815   9395  20752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 20875p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell3    2294   9634  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell3    3910  13544  20875  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_0               macrocell35     3737  17282  20875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:trig_disable\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 20875p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell3    2294   9634  20875  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell3    3910  13544  20875  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_0               macrocell36     3737  17282  20875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21179p

Capture Clock Arrival Time                                                                0
+ Clock path delay                                                                        0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)    41667
- Setup time                                                                         -11520
----------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                        30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8968
-------------------------------------   ---- 
End-of-path arrival time (ps)           8968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2    2580   2580  17899  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell1   6388   8968  21179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21461p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -1930
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                               iocell_ireg     6160   6160  21461  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/main_0    macrocell30     6151  12311  21461  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/q         macrocell30     3350  15661  21461  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   2615  18276  21461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21462p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -1930
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18275
-------------------------------------   ----- 
End-of-path arrival time (ps)           18275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                               iocell_ireg     6160   6160  21461  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/main_0    macrocell30     6151  12311  21461  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/q         macrocell30     3350  15661  21461  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   2614  18275  21462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 21684p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16473
-------------------------------------   ----- 
End-of-path arrival time (ps)           16473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21684  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  21684  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  21684  RISE       1
\PanTime:TimerUDB:timer_enable\/main_0               macrocell10     2933  16473  21684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:trig_disable\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 21684p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16473
-------------------------------------   ----- 
End-of-path arrival time (ps)           16473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell2   7340   7340  21684  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2289   9629  21684  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13539  21684  RISE       1
\PanTime:TimerUDB:trig_disable\/main_0               macrocell11     2933  16473  21684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23373p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)    41667
- Setup time                                                                            -11520
-------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4    2580   2580  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4194   6774  23373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23989p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)    41667
- Setup time                                                                            -11520
-------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6158
-------------------------------------   ---- 
End-of-path arrival time (ps)           6158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4    2580   2580  20093  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   3578   6158  23989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25086p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13071
-------------------------------------   ----- 
End-of-path arrival time (ps)           13071
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_0  macrocell7    6911  13071  25086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 25088p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb   iocell_ireg   6160   6160  21461  RISE       1
MODIN1_0/main_0  macrocell1    6909  13069  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 25845p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                                 iocell_ireg   6160   6160  21461  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_0  macrocell37   6151  12311  25845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 25845p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12311
-------------------------------------   ----- 
End-of-path arrival time (ps)           12311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                                 iocell_ireg   6160   6160  21461  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_0  macrocell39   6151  12311  25845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:capture_last\/main_0
Capture Clock  : \PanTime:TimerUDB:capture_last\/clock_0
Path slack     : 25993p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12163
-------------------------------------   ----- 
End-of-path arrival time (ps)           12163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                           iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:capture_last\/main_0  macrocell5    6003  12163  25993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 25993p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12163
-------------------------------------   ----- 
End-of-path arrival time (ps)           12163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                                 iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_0  macrocell12   6003  12163  25993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 25993p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12163
-------------------------------------   ----- 
End-of-path arrival time (ps)           12163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                                 iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_0  macrocell14   6003  12163  25993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:rx_last\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_last\/clock_0
Path slack     : 26533p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                     iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_last\/main_0  macrocell20   5464  11624  26533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_last\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 26533p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                        iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_0  macrocell24   5464  11624  26533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Pixy_UART:BUART:pollcount_0\/clock_0
Path slack     : 26552p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                         iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:pollcount_0\/main_0  macrocell15   5445  11605  26552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Pixy_UART:BUART:pollcount_1\/clock_0
Path slack     : 26552p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                         iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:pollcount_1\/main_0  macrocell16   5445  11605  26552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26598p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11559
-------------------------------------   ----- 
End-of-path arrival time (ps)           11559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_0  macrocell6    5399  11559  26598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26615p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                            iocell_ireg   6160   6160  20502  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_0  macrocell4    5381  11541  26615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 26675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                        iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_0  macrocell23   5322  11482  26675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx(0)/fb
Path End       : \Pixy_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 26675p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Pixy_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx(0)/fb                         iocell_ireg   6160   6160  18639  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_0  macrocell27   5322  11482  26675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26729p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                            iocell_ireg   6160   6160  21461  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_0  macrocell31   5268  11428  26729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:capture_last\/main_0
Capture Clock  : \TiltTime:TimerUDB:capture_last\/clock_0
Path slack     : 26729p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                           iocell_ireg   6160   6160  21461  RISE       1
\TiltTime:TimerUDB:capture_last\/main_0  macrocell32   5268  11428  26729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26754p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb   iocell_ireg   6160   6160  21461  RISE       1
MODIN1_1/main_0  macrocell2    5242  11402  26754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 29252p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0         controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_1  macrocell7     6324   8904  29252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_1  macrocell12    5576   8156  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8156
-------------------------------------   ---- 
End-of-path arrival time (ps)           8156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_1  macrocell14    5576   8156  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30271p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0  controlcell4   2580   2580  20093  RISE       1
MODIN1_1/main_3                       macrocell2     5306   7886  30271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30281p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0      controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_3  macrocell31    5296   7876  30281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:timer_enable\/main_1
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:timer_enable\/main_1  macrocell10    4602   7182  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_disable\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:trig_disable\/main_1  macrocell11    4602   7182  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31368p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_3  macrocell37    4209   6789  31368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31368p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_3  macrocell39    4209   6789  31368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 31715p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Recovery time                                                                          0
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9951
-------------------------------------   ---- 
End-of-path arrival time (ps)           9951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/reset  statusicell1   7371   9951  31715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32561p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0         controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_1  macrocell6     3016   5596  32561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32574p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0      controlcell2   2580   2580  17899  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_1  macrocell4     3002   5582  32574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 32624p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0  controlcell4   2580   2580  20093  RISE       1
MODIN1_0/main_3                       macrocell1     2953   5533  32624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:timer_enable\/main_6
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_6  macrocell35    2943   5523  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_disable\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 32633p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_5  macrocell36    2943   5523  32633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34921p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Recovery time                                                                             0
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell4   2580   2580  20093  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/reset  statusicell3   4166   6746  34921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 973006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15474
-------------------------------------   ----- 
End-of-path arrival time (ps)           15474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q             macrocell35     1250   1250  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_1            macrocell38     5337   6587  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell38     3350   9937  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   5537  15474  973006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 973024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15456
-------------------------------------   ----- 
End-of-path arrival time (ps)           15456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q             macrocell35     1250   1250  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_1            macrocell38     5337   6587  969744  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell38     3350   9937  969744  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   5520  15456  973024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 975035p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell13     3106   5686  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell13     3350   9036  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   4408  13445  975035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 975585p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell13     3106   5686  972305  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell13     3350   9036  972305  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3858  12895  975585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980270p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8210
-------------------------------------   ---- 
End-of-path arrival time (ps)           8210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2930   8210  980270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980271p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2929   8209  980271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2917   8197  980283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2916   8196  980284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16691
-------------------------------------   ----- 
End-of-path arrival time (ps)           16691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  977003  RISE       1
\TiltTime:TimerUDB:status_tc\/main_2         macrocell34     3539   8819  981739  RISE       1
\TiltTime:TimerUDB:status_tc\/q              macrocell34     3350  12169  981739  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_0   statusicell3    4522  16691  981739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981836p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16594
-------------------------------------   ----- 
End-of-path arrival time (ps)           16594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976991  RISE       1
\PanTime:TimerUDB:status_tc\/main_2         macrocell9      3553   8833  981836  RISE       1
\PanTime:TimerUDB:status_tc\/q              macrocell9      3350  12183  981836  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_0   statusicell1    4411  16594  981836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 987449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9041
-------------------------------------   ---- 
End-of-path arrival time (ps)           9041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q        macrocell35   1250   1250  969744  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_2  macrocell31   7791   9041  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:timer_enable\/main_6
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 987657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976991  RISE       1
\PanTime:TimerUDB:timer_enable\/main_6      macrocell10     3553   8833  987657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:trig_disable\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 987657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8833
-------------------------------------   ---- 
End-of-path arrival time (ps)           8833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  976991  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  976991  RISE       1
\PanTime:TimerUDB:trig_disable\/main_5      macrocell11     3553   8833  987657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:timer_enable\/main_5
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 987671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  977003  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_5      macrocell35     3539   8819  987671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:trig_disable\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 987671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  977003  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  977003  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_4      macrocell36     3539   8819  987671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 988020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q  macrocell35   1250   1250  969744  RISE       1
MODIN1_1/main_2                     macrocell2    7220   8470  988020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:timer_enable\/main_2
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 988309p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  988309  RISE       1
\PanTime:TimerUDB:timer_enable\/main_2                 macrocell10    5601   8181  988309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 988396p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  988396  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_2             macrocell6     5514   8094  988396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 988868p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  988868  RISE       1
MODIN1_1/main_5  macrocell2    6372   7622  988868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988975p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  988396  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_2                macrocell4     4935   7515  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_8
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 989034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q  macrocell39   1250   1250  970990  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_8   macrocell35   6206   7456  989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_7
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 989034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q  macrocell39   1250   1250  970990  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_7   macrocell36   6206   7456  989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 989331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  989331  RISE       1
MODIN1_0/main_6                                         macrocell1     4579   7159  989331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  988868  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_5  macrocell31   5819   7069  989421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_3
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 989445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q       macrocell35   1250   1250  969744  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_3  macrocell35   5795   7045  989445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 989445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q       macrocell35   1250   1250  969744  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_2  macrocell36   5795   7045  989445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 989671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  989671  RISE       1
MODIN1_0/main_7                                         macrocell1     4239   6819  989671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:run_mode\/main_0
Capture Clock  : \PanTime:TimerUDB:run_mode\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  988309  RISE       1
\PanTime:TimerUDB:run_mode\/main_0                     macrocell8     4210   6790  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  988309  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_2           macrocell12    4210   6790  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989700p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  988309  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_2           macrocell14    4210   6790  989700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989749p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q       macrocell7    1250   1250  989749  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_6  macrocell6    5491   6741  989749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989750p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  989750  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_3                macrocell4     4160   6740  989750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989760p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  989750  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_3             macrocell6     4150   6730  989760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:run_mode\/main_0
Capture Clock  : \TiltTime:TimerUDB:run_mode\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  989923  RISE       1
\TiltTime:TimerUDB:run_mode\/main_0                     macrocell33    3987   6567  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:timer_enable\/main_1
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  989923  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_1                 macrocell35    3987   6567  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:timer_enable\/main_2
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 990103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   2580   2580  970865  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_2                 macrocell35    3807   6387  990103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_disable\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 990103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   2580   2580  970865  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_1                 macrocell36    3807   6387  990103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990317p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q    macrocell7    1250   1250  989749  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_6  macrocell4    4923   6173  990317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990390p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q       macrocell6    1250   1250  990390  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_7  macrocell7    4850   6100  990390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 990622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  990622  RISE       1
MODIN1_0/main_4  macrocell1    4618   5868  990622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 990628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q  macrocell32   1250   1250  987153  RISE       1
MODIN1_0/main_1                     macrocell1    4612   5862  990628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  989923  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_1           macrocell37    3232   5812  990678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  989923  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_1           macrocell39    3232   5812  990678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_3           macrocell12    3117   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 990793p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_3           macrocell14    3117   5697  990793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  989331  RISE       1
MODIN1_1/main_6                                         macrocell2     3112   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  989331  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_6                macrocell31    3110   5690  990800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:timer_enable\/main_3
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 990804p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972305  RISE       1
\PanTime:TimerUDB:timer_enable\/main_3                 macrocell10    3106   5686  990804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_disable\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 990804p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972305  RISE       1
\PanTime:TimerUDB:trig_disable\/main_2                 macrocell11    3106   5686  990804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 990840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q  macrocell35   1250   1250  969744  RISE       1
MODIN1_0/main_2                     macrocell1    4400   5650  990840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  988868  RISE       1
MODIN1_0/main_5  macrocell1    4227   5477  991013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   2580   2580  970865  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_2           macrocell37    2885   5465  991025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   2580   2580  970865  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_2           macrocell39    2885   5465  991025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991056p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q    macrocell6    1250   1250  990390  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_7  macrocell4    4184   5434  991056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell39   1250   1250  970990  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_5  macrocell39   4090   5340  991150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 991267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  989671  RISE       1
MODIN1_1/main_7                                         macrocell2     2643   5223  991267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  989671  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_7                macrocell31    2633   5213  991277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q             macrocell32   1250   1250  987153  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_4  macrocell37   3702   4952  991538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q             macrocell32   1250   1250  987153  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_4  macrocell39   3702   4952  991538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell39         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991594p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   2580   2580  989750  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_3             macrocell7     2316   4896  991594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991596p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   2580   2580  988396  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_2             macrocell7     2314   4894  991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991628p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q       macrocell6    1250   1250  990390  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_7  macrocell6    3612   4862  991628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q        macrocell5    1250   1250  987460  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_4  macrocell4    3396   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991852p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q           macrocell5    1250   1250  987460  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_4  macrocell6    3388   4638  991852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991854p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q        macrocell10   1250   1250  974454  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_5  macrocell4    3386   4636  991854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991867p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q           macrocell10   1250   1250  974454  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_5  macrocell6    3373   4623  991867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell6          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992044p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q           macrocell5    1250   1250  987460  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_4  macrocell7    3196   4446  992044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992049p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q           macrocell10   1250   1250  974454  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_5  macrocell7    3191   4441  992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  990622  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_4  macrocell31   3102   4352  992138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  990622  RISE       1
MODIN1_1/main_4  macrocell2    3085   4335  992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q  macrocell32   1250   1250  987153  RISE       1
MODIN1_1/main_1                     macrocell2    2803   4053  992437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992456p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q        macrocell32   1250   1250  987153  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_1  macrocell31   2784   4034  992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q       macrocell14   1250   1250  973975  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_5  macrocell14   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_8
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q  macrocell14   1250   1250  973975  RISE       1
\PanTime:TimerUDB:timer_enable\/main_8   macrocell10   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_7
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992473p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q  macrocell14   1250   1250  973975  RISE       1
\PanTime:TimerUDB:trig_disable\/main_7   macrocell11   2767   4017  992473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:run_mode\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_4
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:run_mode\/q           macrocell33   1250   1250  987000  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_4  macrocell35   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:run_mode\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:run_mode\/q           macrocell33   1250   1250  987000  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_3  macrocell36   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_fall_detected\/q
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_fall_detected\/q       macrocell12   1250   1250  992933  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_5  macrocell12   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q       macrocell7    1250   1250  989749  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_6  macrocell7    2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell7          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_fall_detected\/q
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_fall_detected\/q       macrocell37   1250   1250  992944  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_5  macrocell37   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q             macrocell5    1250   1250  987460  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_4  macrocell12   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell12         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q             macrocell5    1250   1250  987460  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_4  macrocell14   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_disable\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_7
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_disable\/q       macrocell36   1250   1250  992949  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_7  macrocell35   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_disable\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_6
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_disable\/q       macrocell36   1250   1250  992949  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_6  macrocell36   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_disable\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_7
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_disable\/q       macrocell11   1250   1250  992950  RISE       1
\PanTime:TimerUDB:timer_enable\/main_7  macrocell10   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_disable\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_6
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_disable\/q       macrocell11   1250   1250  992950  RISE       1
\PanTime:TimerUDB:trig_disable\/main_6  macrocell11   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_4
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q       macrocell10   1250   1250  974454  RISE       1
\PanTime:TimerUDB:timer_enable\/main_4  macrocell10   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q       macrocell10   1250   1250  974454  RISE       1
\PanTime:TimerUDB:trig_disable\/main_3  macrocell11   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:run_mode\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_5
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:run_mode\/q           macrocell8    1250   1250  987134  RISE       1
\PanTime:TimerUDB:timer_enable\/main_5  macrocell10   2285   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:run_mode\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992955p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:run_mode\/q           macrocell8    1250   1250  987134  RISE       1
\PanTime:TimerUDB:trig_disable\/main_4  macrocell11   2285   3535  992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capt_int_temp\/q
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993505p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell4          0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capt_int_temp\/q         macrocell4     1250   1250  993505  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_1  statusicell1   3675   4925  993505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capt_int_temp\/q
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994245p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capt_int_temp\/q         macrocell31    1250   1250  994245  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2935   4185  994245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pixy_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pixy_UART:BUART:sRX:RxSts\/clock
Path slack     : 6485186p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13244
-------------------------------------   ----- 
End-of-path arrival time (ps)           13244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  6485186  RISE       1
\Pixy_UART:BUART:rx_status_4\/main_1                 macrocell28     2303   7583  6485186  RISE       1
\Pixy_UART:BUART:rx_status_4\/q                      macrocell28     3350  10933  6485186  RISE       1
\Pixy_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2311  13244  6485186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pixy_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6485449p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q            macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_counter_load\/main_1  macrocell19   3477   4727  6485449  RISE       1
\Pixy_UART:BUART:rx_counter_load\/q       macrocell19   3350   8077  6485449  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/load   count7cell    2254  10331  6485449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488446p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  6485449  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4004   5254  6488446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488818p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q       macrocell17     1250   1250  6486215  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3632   4882  6488818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488995p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q          macrocell18     1250   1250  6488995  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3455   4705  6488995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491243p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_1  macrocell21   3997   5247  6491243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491243p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_2  macrocell24   3997   5247  6491243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491243p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/main_1  macrocell26   3997   5247  6491243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell26         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491656p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491656  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_6       macrocell21   2724   4834  6491656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pixy_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491656p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491656  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_7         macrocell24   2724   4834  6491656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pixy_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491676p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491656  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_7         macrocell23   2704   4814  6491676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pixy_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491676p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6491656  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_6         macrocell25   2704   4814  6491676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491763p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_2  macrocell23   3477   4727  6491763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491763p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_1  macrocell25   3477   4727  6491763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_0\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6491763p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  6485449  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_2  macrocell27   3477   4727  6491763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pixy_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491783  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_6         macrocell23   2597   4707  6491783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pixy_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491783p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491783  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_5         macrocell25   2597   4707  6491783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491783  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_5       macrocell21   2593   4703  6491787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pixy_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6491783  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_6         macrocell24   2593   4703  6491787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pixy_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6491791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491791  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_8         macrocell23   2589   4699  6491791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pixy_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6491791p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491791  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_7         macrocell25   2589   4699  6491791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6491793p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491791  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_7       macrocell21   2587   4697  6491793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pixy_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6491793p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491791  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_8         macrocell24   2587   4697  6491793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pixy_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492118p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6492118  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/main_2   macrocell18   2262   4372  6492118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pixy_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Pixy_UART:BUART:pollcount_0\/clock_0
Path slack     : 6492132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492132  RISE       1
\Pixy_UART:BUART:pollcount_0\/main_2        macrocell15   2248   4358  6492132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pixy_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Pixy_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492132  RISE       1
\Pixy_UART:BUART:pollcount_1\/main_2        macrocell16   2248   4358  6492132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pixy_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6492132  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/main_1   macrocell18   2248   4358  6492132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pixy_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Pixy_UART:BUART:pollcount_0\/clock_0
Path slack     : 6492134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492134  RISE       1
\Pixy_UART:BUART:pollcount_0\/main_1        macrocell15   2246   4356  6492134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pixy_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Pixy_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492134  RISE       1
\Pixy_UART:BUART:pollcount_1\/main_1        macrocell16   2246   4356  6492134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pixy_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492134p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6492134  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/main_0   macrocell18   2246   4356  6492134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_load_fifo\/q
Path End       : \Pixy_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pixy_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492495p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_load_fifo\/q            macrocell21     1250   1250  6487766  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4325   5575  6492495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492524p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q  macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_0    macrocell21   2716   3966  6492524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492524p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q  macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_1      macrocell24   2716   3966  6492524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492524p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q      macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/main_0  macrocell26   2716   3966  6492524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell26         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492527p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_4  macrocell23   2713   3963  6492527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492527p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_3  macrocell25   2713   3963  6492527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492527p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_4  macrocell27   2713   3963  6492527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492528p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q  macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_1      macrocell23   2712   3962  6492528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492528p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q  macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_0      macrocell25   2712   3962  6492528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_address_detected\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492528p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_address_detected\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_address_detected\/q  macrocell17   1250   1250  6486215  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_1     macrocell27   2712   3962  6492528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_3  macrocell21   2703   3953  6492537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_4  macrocell24   2703   3953  6492537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_3\/q
Path End       : \Pixy_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492537p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  6486213  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/main_2  macrocell26   2703   3953  6492537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q         macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_4  macrocell21   2561   3811  6492679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q       macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_5  macrocell24   2561   3811  6492679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q               macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/main_3  macrocell26   2561   3811  6492679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492682p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q       macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_5  macrocell23   2558   3808  6492682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492682p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q       macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_4  macrocell25   2558   3808  6492682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_state_2\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492682p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_state_2\/q        macrocell24   1250   1250  6486369  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_5  macrocell27   2558   3808  6492682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 6492702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q   macrocell18   1250   1250  6488995  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/main_2  macrocell21   2538   3788  6492702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_load_fifo\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  6488995  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_3   macrocell24   2538   3788  6492702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  6488995  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_3   macrocell23   2538   3788  6492702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Pixy_UART:BUART:rx_state_3\/clock_0
Path slack     : 6492702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  6488995  RISE       1
\Pixy_UART:BUART:rx_state_3\/main_2   macrocell25   2538   3788  6492702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_bitclk_enable\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492702p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_bitclk_enable\/q  macrocell18   1250   1250  6488995  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_3  macrocell27   2538   3788  6492702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_0\/q
Path End       : \Pixy_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Pixy_UART:BUART:pollcount_0\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_0\/q       macrocell15   1250   1250  6484794  RISE       1
\Pixy_UART:BUART:pollcount_0\/main_3  macrocell15   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_0\/q
Path End       : \Pixy_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Pixy_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_0\/q       macrocell15   1250   1250  6484794  RISE       1
\Pixy_UART:BUART:pollcount_1\/main_4  macrocell16   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_0\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_0\/q       macrocell15   1250   1250  6484794  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_10  macrocell23   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_0\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492707p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_0\/q       macrocell15   1250   1250  6484794  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_7  macrocell27   2533   3783  6492707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_1\/q
Path End       : \Pixy_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Pixy_UART:BUART:rx_state_0\/clock_0
Path slack     : 6492714p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_1\/q      macrocell16   1250   1250  6484801  RISE       1
\Pixy_UART:BUART:rx_state_0\/main_9  macrocell23   2526   3776  6492714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_1\/q
Path End       : \Pixy_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Pixy_UART:BUART:rx_status_3\/clock_0
Path slack     : 6492714p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_1\/q       macrocell16   1250   1250  6484801  RISE       1
\Pixy_UART:BUART:rx_status_3\/main_6  macrocell27   2526   3776  6492714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:pollcount_1\/q
Path End       : \Pixy_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Pixy_UART:BUART:pollcount_1\/clock_0
Path slack     : 6492714p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:pollcount_1\/q       macrocell16   1250   1250  6484801  RISE       1
\Pixy_UART:BUART:pollcount_1\/main_3  macrocell16   2526   3776  6492714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:pollcount_1\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_last\/q
Path End       : \Pixy_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Pixy_UART:BUART:rx_state_2\/clock_0
Path slack     : 6492994p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_last\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_last\/q          macrocell20   1250   1250  6492994  RISE       1
\Pixy_UART:BUART:rx_state_2\/main_9  macrocell24   2246   3496  6492994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pixy_UART:BUART:rx_status_3\/q
Path End       : \Pixy_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pixy_UART:BUART:sRX:RxSts\/clock
Path slack     : 6494309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Pixy_UART_IntClock:R#1 vs. Pixy_UART_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:rx_status_3\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Pixy_UART:BUART:rx_status_3\/q       macrocell27    1250   1250  6494309  RISE       1
\Pixy_UART:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  6494309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Pixy_UART:BUART:sRX:RxSts\/clock                          statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

