\documentclass[11pt]{article}
\usepackage[utf8]{inputenc}
\usepackage[margin=2.5cm]{geometry}
\usepackage{fancyhdr}
\usepackage{xcolor}
\usepackage{minted}

\title{Digital Engineering\\Lab 1}
\author{Y3890959\\Y3878784}
\date{24th January 2023}

\pagestyle{fancy}
\fancyhead{}
\setlength{\headheight}{14pt}
\fancyhead[L]{Lab 1}
\fancyhead[R]{Y3890959, Y3878784}
\fancyfoot{}
\fancyfoot[L]{Digital Engineering}
\fancyfoot[R]{\thepage}

\makeatletter
\let\ps@plain\ps@fancy 
\makeatother

\setminted {
    fontsize=\footnotesize,
    frame=single,
}

\begin{document}

\maketitle

\section*{Task 1A: Debouncer implementation and simulation by parameterization}

\subsection*{VHDL Code}

\subsubsection*{Top-Level Entity}
\inputminted{vhdl}{../../Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_sequence.vhd}

\subsubsection*{Efficient (Updated) Debouncer Entity}
\inputminted{vhdl}{../../Lab1/Lab1.srcs/sources_1/new/efficient_debouncer.vhd}

\subsubsection*{Counter Entity}
\inputminted{vhdl}{../../Lab1/Lab1.srcs/sources_1/new/parameterizable_counter.vhd}

\subsubsection*{ROM Entity}
\inputminted{vhdl}{../../Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_async_read_rom.vhd}



\subsection*{Testbenches and Simulation}

\subsubsection*{Testbech VHDL Code}
\inputminted{vhdl}{../../Lab1/Lab1.srcs/sim_1/imports/new/fibonacci_8bit_sequence_tb.vhd}

\subsubsection*{Testbench Waveforms}




\subsection*{Circuit Analysis and Synthesis}

\subsubsection*{RTL Componenet Statistics}

\subsubsection*{RTL Hierarchical Component Statistics}

\subsubsection*{Schematics}

\paragraph*{\small{RTL Top Level (ROM Expanded)}}

\paragraph*{\small{RTL Debouncer}}

\paragraph*{\small{Synthesis Top Level (ROM Expanded)}}

\end{document}
