## Boot Scratch Register Usage
On Stratix® 10 SoC, Agilex™ 7 and N5X® devices, the boot scratch registers are part of the System Manager and are used to pass values between various software components. The table below summarizes the usage.

**Note:**

* If no device is provided it means that it applies for all.
* If a cell is not specified for a device, then this could be used as a scratch memory.

| Address                      | Name                                       | Usage                                                        | SDM                                                          | U-Boot                                                       | ATF                                              | Linux               |
| :--------------------------- | :----------------------------------------- | :----------------------------------------------------------- | :----------------------------------------------------------- | :----------------------------------------------------------- | :----------------------------------------------- | :------------------ |
| 0xFFD1 2200                  | boot_scratch_cold0                         | Bits[31] N5X. DDR retention                                  | Sets this bit                                                | Read <br> (is_ddr_retention_enabled)                         |                                                  |                     |
| 0xFFD1 2200                  | boot_scratch_cold0                         | Bits[30:28] N5X, Agilex7M. DDR reset type                    | Sets this field                                              | Read <br> (get_reset_type)                                   |                                                  |                     |
| 0xFFD1 2200                  | boot_scratch_cold0                         | Bits[27:0] SOC 64-bit storing qspi ref clock(kHz)            | Sets this field                                              | Sets value cm_set_qspi_controller_clk_hz <br> Reads value cm_get_qspi_controller_clk_hz |                                                  |                     |
| 0xFFD1 2204                  | boot_scratch_cold1                         | osc1 clock freq                                              |                                                              | Sets and read(cm_get_osc_clk_hz)                             |                                                  |                     |
| 0xFFD1 2208                  | boot_scratch_cold 2                        | fpga clock freq                                              |                                                              | Sets and read (cm_get_fpga_clk_hz)                           |                                                  |                     |
| 0xFFD1 220C                  | boot_scratch_cold3                         | reserved for customer use                                    |                                                              |                                                              |                                                  |                     |
| 0xFFD1 2210 <br> 0xFFD1 2214 | boot_scratch_cold4 <br> boot_scratch_cold5 | Secondary CPU RELEASE ADDRESS                                |                                                              | Main core clears it (lowlevel_init)                          | Main CPU Write (bl31_platform_setup)             |                     |
| 0xFFD1 2218 <br> 0xFFD1 221C | boot_scratch_cold6 <br> boot_scratch_cold7 | 64-bit signature with L2 reset indication done.              | Writes signature (l2_reset_cpu) Reads the register (lowlevel_init) | Writes register (socfpga_system_reset2) Reads register (plat_get_my_entrypoint) |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[31:31] N5X, Agilex 7M. DBE status                        | Set by SDM                                                   | Check if bit is set (is_ddr_dbe_triggered)                   |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[30:30] N5X, Agilex 7M. DDR Init Progress                 |                                                              | Set and clear bit(ddr_init_inprogress) Read status (is_ddr_init_hang) |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[29:29] Agilex 7M. OCRAM_DBE  Error status                |                                                              |                                                              |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bits[28:27] Agilex 7M. Number of IO96B instances             |                                                              | Sets this field (update_io96b_assigned_to_hps)               |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[19:19] Agilex 7, Agilex 7M, S10. CPU power domain is about to be turned on. |                                                              |                                                              | Handled call under event (socfpga_pwr_domain_on) |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[18:18] Agilex 7, S10. ACF DDR Data rate                  | Set this bit                                                 | Read this value (sdram_mmr_init_full)                        |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Bit[17,16,1] ECC_DDR1 Error Flag, ECC_DDR0 Error Flag, ECC_OCRAM Error Flag |                                                              |                                                              |                                                  |                     |
| 0xFFD1 2220                  | boot_scratch_cold8                         | Checks if any of the flags are set (socfpga_system_reset2)   | Set via ATF SMC                                              |                                                              |                                                  |                     |
| 0xFFD1 2224                  | boot_scratch_cold9                         |                                                              |                                                              |                                                              |                                                  | Write (via ATF SMC) |

Links:

* [Stratix® 10 HPS Registers](https://www.intel.com/content/www/us/en/programmable/hps/stratix-10/hps.html)
* [Agilex™ 7 HPS Registers](https://www.intel.com/content/www/us/en/programmable/hps/agilex/hps.html)
* Review device-specific Boot User Guide for more information about these registers.

