# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../device/ClockDivN.vhd" \
"../../../../../device/StreamBuffer.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../device/UartReceiver.vhd" \
"../../../../../device/UartTransmitter.vhd" \
"../../../../../simulation/UartPipeline_TB.vhd" \

# Do not sort compile order
nosort
