project -load "D:/FPGA/a3p1000_spi/synthesis/top_0_syn.prj"
project -run -clean
project -save
