--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml MainAndBigButtonWrapper.twx MainAndBigButtonWrapper.ncd -o
MainAndBigButtonWrapper.twr MainAndBigButtonWrapper.pcf -ucf
MainAndBigButtonWrapper.ucf

Design file:              MainAndBigButtonWrapper.ncd
Physical constraint file: MainAndBigButtonWrapper.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
button           |    0.333(R)|      FAST  |    0.563(R)|      SLOW  |clk_BUFGP         |   0.000|
reset            |    0.725(R)|      SLOW  |    0.157(R)|      SLOW  |clk_BUFGP         |   0.000|
start            |    0.997(R)|      SLOW  |   -0.099(R)|      SLOW  |clk_BUFGP         |   0.000|
toggleTimerSerial|    0.776(R)|      SLOW  |    0.097(R)|      SLOW  |clk_BUFGP         |   0.000|
win<0>           |    2.559(R)|      SLOW  |   -1.238(R)|      FAST  |clk_BUFGP         |   0.000|
win<1>           |    2.680(R)|      SLOW  |   -0.981(R)|      FAST  |clk_BUFGP         |   0.000|
win<2>           |    2.536(R)|      SLOW  |   -1.215(R)|      FAST  |clk_BUFGP         |   0.000|
win<3>           |    2.636(R)|      SLOW  |   -1.062(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
enableGame<0>    |         6.989(R)|      SLOW  |         3.598(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<1>    |         7.123(R)|      SLOW  |         3.673(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<2>    |         7.176(R)|      SLOW  |         3.709(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<3>    |         7.310(R)|      SLOW  |         3.791(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<0>    |         7.208(R)|      SLOW  |         3.707(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<1>    |         7.208(R)|      SLOW  |         3.707(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<2>    |         7.511(R)|      SLOW  |         3.955(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<3>    |         7.373(R)|      SLOW  |         3.875(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<4>    |         7.563(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<5>    |         7.569(R)|      SLOW  |         4.039(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<0>   |         7.782(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<1>   |         7.871(R)|      SLOW  |         4.174(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<2>   |         7.577(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<3>   |         7.711(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<0>|         7.233(R)|      SLOW  |         3.776(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<1>|         7.144(R)|      SLOW  |         3.725(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<2>|         7.143(R)|      SLOW  |         3.678(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<3>|         7.391(R)|      SLOW  |         3.891(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<0>   |         7.628(R)|      SLOW  |         3.970(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<1>   |         7.715(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<2>   |         7.690(R)|      SLOW  |         4.062(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<3>   |         7.578(R)|      SLOW  |         3.993(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<4>   |         7.072(R)|      SLOW  |         3.653(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<5>   |         7.220(R)|      SLOW  |         3.743(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<6>   |         7.614(R)|      SLOW  |         4.035(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<7>   |         7.332(R)|      SLOW  |         3.880(R)|      FAST  |clk_BUFGP         |   0.000|
winLED           |         8.307(R)|      SLOW  |         4.452(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock strike<0> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.937(R)|      SLOW  |         5.764(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.822(R)|      SLOW  |         5.129(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<1> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.877(R)|      SLOW  |         5.763(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.762(R)|      SLOW  |         5.128(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<2> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.597(R)|      SLOW  |         5.530(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.482(R)|      SLOW  |         4.895(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|         9.982(R)|      SLOW  |         5.817(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         8.867(R)|      SLOW  |         5.182(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.850|         |         |         |
strike<0>      |    4.385|         |         |         |
strike<1>      |    4.385|         |         |         |
strike<2>      |    4.385|         |         |         |
strike<3>      |    4.385|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.060|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.060|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.060|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.060|         |         |         |
strike<0>      |    1.248|         |         |         |
strike<1>      |    1.248|         |         |         |
strike<2>      |    1.248|         |         |         |
strike<3>      |    1.248|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 16 12:46:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



