
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.57

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bready$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.19    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ bready$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bready$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.39    0.39 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net274 (net)
                  0.10    0.00    0.39 v _402_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.07    0.47 ^ _402_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _201_ (net)
                  0.09    0.00    0.47 ^ _404_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.52 v _404_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _136_ (net)
                  0.06    0.00    0.52 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.19    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ awaddr[22]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.19    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    0.51 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    0.77 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.34    0.23    1.01 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.01 ^ _253_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.44    0.83    0.60    1.61 ^ _253_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _155_ (net)
                  0.83    0.00    1.61 ^ _254_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.25    0.15    0.27    1.88 ^ _254_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         _156_ (net)
                  0.15    0.00    1.88 ^ _266_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.40    0.16    0.21    2.08 ^ _266_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _158_ (net)
                  0.16    0.00    2.08 ^ _271_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.31 v _271_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _047_ (net)
                  0.07    0.00    2.31 v awaddr[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.31   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.19    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ awaddr[22]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.19    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    0.51 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    0.77 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.34    0.23    1.01 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.01 ^ _253_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.44    0.83    0.60    1.61 ^ _253_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _155_ (net)
                  0.83    0.00    1.61 ^ _254_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.25    0.15    0.27    1.88 ^ _254_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         _156_ (net)
                  0.15    0.00    1.88 ^ _266_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.40    0.16    0.21    2.08 ^ _266_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         _158_ (net)
                  0.16    0.00    2.08 ^ _271_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.31 v _271_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _047_ (net)
                  0.07    0.00    2.31 v awaddr[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.31   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.677445411682129

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5991

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2833845913410187

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9708

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.23    1.01 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.60    1.61 ^ _253_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.27    1.88 ^ _254_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.21    2.08 ^ _266_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    2.31 v _271_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.31 v awaddr[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.31   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -2.31   data arrival time
---------------------------------------------------------
           7.57   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.39 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.47 ^ _402_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.52 v _404_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.52 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.52   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.3109

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.5654

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
327.378943

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.18e-02   4.42e-03   8.56e-08   3.62e-02  43.6%
Combinational          3.74e-02   9.34e-03   1.17e-07   4.68e-02  56.4%
Clock                  0.00e+00   0.00e+00   2.92e-07   2.92e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.92e-02   1.38e-02   4.95e-07   8.30e-02 100.0%
                          83.4%      16.6%       0.0%
