Design a 2:1 mux using gate level modeling language with test bench
