<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4860" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4860{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4860{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4860{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4860{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_4860{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_4860{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_4860{left:435px;bottom:979px;letter-spacing:-0.13px;}
#t8_4860{left:528px;bottom:979px;letter-spacing:-0.12px;}
#t9_4860{left:710px;bottom:979px;}
#ta_4860{left:713px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4860{left:528px;bottom:962px;letter-spacing:-0.11px;}
#tc_4860{left:685px;bottom:962px;}
#td_4860{left:688px;bottom:962px;letter-spacing:-0.12px;}
#te_4860{left:528px;bottom:941px;letter-spacing:-0.12px;}
#tf_4860{left:81px;bottom:955px;letter-spacing:-0.17px;}
#tg_4860{left:138px;bottom:955px;letter-spacing:-0.16px;}
#th_4860{left:189px;bottom:955px;letter-spacing:-0.14px;}
#ti_4860{left:435px;bottom:955px;letter-spacing:-0.13px;}
#tj_4860{left:81px;bottom:930px;letter-spacing:-0.17px;}
#tk_4860{left:138px;bottom:930px;letter-spacing:-0.16px;}
#tl_4860{left:188px;bottom:930px;letter-spacing:-0.15px;}
#tm_4860{left:435px;bottom:930px;letter-spacing:-0.13px;}
#tn_4860{left:81px;bottom:906px;letter-spacing:-0.16px;}
#to_4860{left:138px;bottom:906px;letter-spacing:-0.16px;}
#tp_4860{left:189px;bottom:906px;letter-spacing:-0.14px;}
#tq_4860{left:435px;bottom:906px;letter-spacing:-0.12px;}
#tr_4860{left:81px;bottom:881px;letter-spacing:-0.16px;}
#ts_4860{left:138px;bottom:881px;letter-spacing:-0.16px;}
#tt_4860{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tu_4860{left:435px;bottom:881px;letter-spacing:-0.13px;}
#tv_4860{left:528px;bottom:881px;letter-spacing:-0.12px;}
#tw_4860{left:710px;bottom:881px;}
#tx_4860{left:713px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_4860{left:528px;bottom:865px;letter-spacing:-0.11px;}
#tz_4860{left:685px;bottom:865px;}
#t10_4860{left:688px;bottom:865px;letter-spacing:-0.12px;}
#t11_4860{left:528px;bottom:843px;letter-spacing:-0.12px;}
#t12_4860{left:81px;bottom:857px;letter-spacing:-0.17px;}
#t13_4860{left:138px;bottom:857px;letter-spacing:-0.16px;}
#t14_4860{left:189px;bottom:857px;letter-spacing:-0.14px;}
#t15_4860{left:435px;bottom:857px;letter-spacing:-0.13px;}
#t16_4860{left:81px;bottom:833px;letter-spacing:-0.17px;}
#t17_4860{left:138px;bottom:833px;letter-spacing:-0.16px;}
#t18_4860{left:188px;bottom:833px;letter-spacing:-0.15px;}
#t19_4860{left:435px;bottom:833px;letter-spacing:-0.13px;}
#t1a_4860{left:81px;bottom:808px;letter-spacing:-0.16px;}
#t1b_4860{left:138px;bottom:808px;letter-spacing:-0.16px;}
#t1c_4860{left:189px;bottom:808px;letter-spacing:-0.14px;}
#t1d_4860{left:435px;bottom:808px;letter-spacing:-0.12px;}
#t1e_4860{left:81px;bottom:784px;letter-spacing:-0.16px;}
#t1f_4860{left:138px;bottom:784px;letter-spacing:-0.16px;}
#t1g_4860{left:189px;bottom:784px;letter-spacing:-0.14px;}
#t1h_4860{left:435px;bottom:784px;letter-spacing:-0.13px;}
#t1i_4860{left:528px;bottom:784px;letter-spacing:-0.12px;}
#t1j_4860{left:710px;bottom:784px;}
#t1k_4860{left:713px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_4860{left:528px;bottom:767px;letter-spacing:-0.11px;}
#t1m_4860{left:685px;bottom:767px;}
#t1n_4860{left:688px;bottom:767px;letter-spacing:-0.12px;}
#t1o_4860{left:528px;bottom:745px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_4860{left:81px;bottom:759px;letter-spacing:-0.16px;}
#t1q_4860{left:138px;bottom:759px;letter-spacing:-0.16px;}
#t1r_4860{left:189px;bottom:759px;letter-spacing:-0.15px;}
#t1s_4860{left:435px;bottom:759px;letter-spacing:-0.12px;}
#t1t_4860{left:81px;bottom:735px;letter-spacing:-0.14px;}
#t1u_4860{left:138px;bottom:735px;letter-spacing:-0.16px;}
#t1v_4860{left:189px;bottom:735px;letter-spacing:-0.15px;}
#t1w_4860{left:435px;bottom:735px;letter-spacing:-0.13px;}
#t1x_4860{left:81px;bottom:710px;letter-spacing:-0.16px;}
#t1y_4860{left:138px;bottom:710px;letter-spacing:-0.16px;}
#t1z_4860{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t20_4860{left:435px;bottom:710px;letter-spacing:-0.12px;}
#t21_4860{left:81px;bottom:686px;letter-spacing:-0.16px;}
#t22_4860{left:138px;bottom:686px;letter-spacing:-0.16px;}
#t23_4860{left:189px;bottom:686px;letter-spacing:-0.14px;}
#t24_4860{left:435px;bottom:686px;letter-spacing:-0.13px;}
#t25_4860{left:528px;bottom:686px;letter-spacing:-0.12px;}
#t26_4860{left:710px;bottom:686px;}
#t27_4860{left:713px;bottom:686px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_4860{left:528px;bottom:669px;letter-spacing:-0.11px;}
#t29_4860{left:685px;bottom:669px;}
#t2a_4860{left:688px;bottom:669px;letter-spacing:-0.12px;}
#t2b_4860{left:528px;bottom:648px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2c_4860{left:81px;bottom:661px;letter-spacing:-0.17px;}
#t2d_4860{left:138px;bottom:661px;letter-spacing:-0.16px;}
#t2e_4860{left:189px;bottom:661px;letter-spacing:-0.15px;}
#t2f_4860{left:435px;bottom:661px;letter-spacing:-0.13px;}
#t2g_4860{left:81px;bottom:637px;letter-spacing:-0.16px;}
#t2h_4860{left:138px;bottom:637px;letter-spacing:-0.16px;}
#t2i_4860{left:189px;bottom:637px;letter-spacing:-0.15px;}
#t2j_4860{left:435px;bottom:637px;letter-spacing:-0.13px;}
#t2k_4860{left:81px;bottom:613px;letter-spacing:-0.16px;}
#t2l_4860{left:138px;bottom:613px;letter-spacing:-0.16px;}
#t2m_4860{left:189px;bottom:613px;letter-spacing:-0.14px;}
#t2n_4860{left:435px;bottom:613px;letter-spacing:-0.12px;}
#t2o_4860{left:81px;bottom:588px;letter-spacing:-0.16px;}
#t2p_4860{left:138px;bottom:588px;letter-spacing:-0.16px;}
#t2q_4860{left:189px;bottom:588px;letter-spacing:-0.14px;}
#t2r_4860{left:435px;bottom:588px;letter-spacing:-0.13px;}
#t2s_4860{left:528px;bottom:588px;letter-spacing:-0.12px;}
#t2t_4860{left:710px;bottom:588px;}
#t2u_4860{left:713px;bottom:588px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_4860{left:528px;bottom:571px;letter-spacing:-0.11px;}
#t2w_4860{left:685px;bottom:571px;}
#t2x_4860{left:688px;bottom:571px;letter-spacing:-0.12px;}
#t2y_4860{left:528px;bottom:550px;letter-spacing:-0.12px;}
#t2z_4860{left:528px;bottom:533px;letter-spacing:-0.11px;}
#t30_4860{left:81px;bottom:564px;letter-spacing:-0.16px;}
#t31_4860{left:138px;bottom:564px;letter-spacing:-0.16px;}
#t32_4860{left:189px;bottom:564px;letter-spacing:-0.15px;}
#t33_4860{left:435px;bottom:564px;letter-spacing:-0.12px;}
#t34_4860{left:81px;bottom:539px;letter-spacing:-0.16px;}
#t35_4860{left:138px;bottom:539px;letter-spacing:-0.16px;}
#t36_4860{left:189px;bottom:539px;letter-spacing:-0.15px;}
#t37_4860{left:435px;bottom:539px;letter-spacing:-0.13px;}
#t38_4860{left:81px;bottom:515px;letter-spacing:-0.16px;}
#t39_4860{left:138px;bottom:515px;letter-spacing:-0.16px;}
#t3a_4860{left:189px;bottom:515px;letter-spacing:-0.14px;}
#t3b_4860{left:435px;bottom:515px;letter-spacing:-0.12px;}
#t3c_4860{left:81px;bottom:487px;letter-spacing:-0.16px;}
#t3d_4860{left:138px;bottom:487px;letter-spacing:-0.16px;}
#t3e_4860{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t3f_4860{left:435px;bottom:487px;letter-spacing:-0.13px;}
#t3g_4860{left:528px;bottom:487px;letter-spacing:-0.12px;}
#t3h_4860{left:710px;bottom:487px;}
#t3i_4860{left:713px;bottom:487px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3j_4860{left:528px;bottom:470px;letter-spacing:-0.11px;}
#t3k_4860{left:685px;bottom:470px;}
#t3l_4860{left:688px;bottom:470px;letter-spacing:-0.12px;}
#t3m_4860{left:528px;bottom:449px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t3n_4860{left:528px;bottom:432px;letter-spacing:-0.12px;}
#t3o_4860{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t3p_4860{left:138px;bottom:463px;letter-spacing:-0.16px;}
#t3q_4860{left:189px;bottom:463px;letter-spacing:-0.15px;}
#t3r_4860{left:435px;bottom:463px;letter-spacing:-0.12px;}
#t3s_4860{left:81px;bottom:438px;letter-spacing:-0.16px;}
#t3t_4860{left:138px;bottom:438px;letter-spacing:-0.16px;}
#t3u_4860{left:189px;bottom:438px;letter-spacing:-0.15px;}
#t3v_4860{left:435px;bottom:438px;letter-spacing:-0.13px;}
#t3w_4860{left:81px;bottom:414px;letter-spacing:-0.16px;}
#t3x_4860{left:138px;bottom:414px;letter-spacing:-0.16px;}
#t3y_4860{left:189px;bottom:414px;letter-spacing:-0.14px;}
#t3z_4860{left:435px;bottom:414px;letter-spacing:-0.12px;}
#t40_4860{left:81px;bottom:386px;letter-spacing:-0.16px;}
#t41_4860{left:138px;bottom:386px;letter-spacing:-0.16px;}
#t42_4860{left:189px;bottom:386px;letter-spacing:-0.14px;}
#t43_4860{left:435px;bottom:386px;letter-spacing:-0.13px;}
#t44_4860{left:528px;bottom:386px;letter-spacing:-0.12px;}
#t45_4860{left:710px;bottom:386px;}
#t46_4860{left:713px;bottom:386px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_4860{left:528px;bottom:370px;letter-spacing:-0.11px;}
#t48_4860{left:685px;bottom:370px;}
#t49_4860{left:688px;bottom:370px;letter-spacing:-0.12px;}
#t4a_4860{left:528px;bottom:348px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t4b_4860{left:528px;bottom:331px;letter-spacing:-0.12px;}
#t4c_4860{left:81px;bottom:362px;letter-spacing:-0.16px;}
#t4d_4860{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t4e_4860{left:189px;bottom:362px;letter-spacing:-0.15px;}
#t4f_4860{left:435px;bottom:362px;letter-spacing:-0.12px;}
#t4g_4860{left:81px;bottom:338px;letter-spacing:-0.14px;}
#t4h_4860{left:138px;bottom:338px;letter-spacing:-0.16px;}
#t4i_4860{left:189px;bottom:338px;letter-spacing:-0.15px;}
#t4j_4860{left:435px;bottom:338px;letter-spacing:-0.13px;}
#t4k_4860{left:81px;bottom:313px;letter-spacing:-0.16px;}
#t4l_4860{left:138px;bottom:313px;letter-spacing:-0.16px;}
#t4m_4860{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t4n_4860{left:435px;bottom:313px;letter-spacing:-0.12px;}
#t4o_4860{left:81px;bottom:286px;letter-spacing:-0.16px;}
#t4p_4860{left:138px;bottom:286px;letter-spacing:-0.16px;}
#t4q_4860{left:189px;bottom:286px;letter-spacing:-0.14px;}
#t4r_4860{left:435px;bottom:286px;letter-spacing:-0.13px;}
#t4s_4860{left:528px;bottom:286px;letter-spacing:-0.12px;}
#t4t_4860{left:710px;bottom:286px;}
#t4u_4860{left:713px;bottom:286px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4v_4860{left:528px;bottom:269px;letter-spacing:-0.11px;}
#t4w_4860{left:685px;bottom:269px;}
#t4x_4860{left:688px;bottom:269px;letter-spacing:-0.12px;}
#t4y_4860{left:528px;bottom:247px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t4z_4860{left:528px;bottom:231px;letter-spacing:-0.12px;}
#t50_4860{left:81px;bottom:261px;letter-spacing:-0.17px;}
#t51_4860{left:138px;bottom:261px;letter-spacing:-0.16px;}
#t52_4860{left:189px;bottom:261px;letter-spacing:-0.15px;}
#t53_4860{left:435px;bottom:261px;letter-spacing:-0.13px;}
#t54_4860{left:81px;bottom:237px;letter-spacing:-0.16px;}
#t55_4860{left:138px;bottom:237px;letter-spacing:-0.16px;}
#t56_4860{left:189px;bottom:237px;letter-spacing:-0.15px;}
#t57_4860{left:435px;bottom:237px;letter-spacing:-0.13px;}
#t58_4860{left:81px;bottom:212px;letter-spacing:-0.16px;}
#t59_4860{left:138px;bottom:212px;letter-spacing:-0.16px;}
#t5a_4860{left:189px;bottom:212px;letter-spacing:-0.14px;}
#t5b_4860{left:435px;bottom:212px;letter-spacing:-0.12px;}
#t5c_4860{left:122px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t5d_4860{left:207px;bottom:1086px;letter-spacing:0.13px;}
#t5e_4860{left:271px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t5f_4860{left:595px;bottom:1068px;letter-spacing:0.12px;}
#t5g_4860{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t5h_4860{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t5i_4860{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5j_4860{left:244px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t5k_4860{left:457px;bottom:1028px;letter-spacing:-0.16px;}
#t5l_4860{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t5m_4860{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t5n_4860{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4860{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4860{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4860{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4860{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4860{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4860{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4860" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4860Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4860" style="-webkit-user-select: none;"><object width="935" height="1210" data="4860/4860.svg" type="image/svg+xml" id="pdf4860" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4860" class="t s1_4860">2-338 </span><span id="t2_4860" class="t s1_4860">Vol. 4 </span>
<span id="t3_4860" class="t s2_4860">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4860" class="t s3_4860">420H </span><span id="t5_4860" class="t s3_4860">1056 </span><span id="t6_4860" class="t s3_4860">IA32_MC8_CTL </span><span id="t7_4860" class="t s3_4860">Package </span><span id="t8_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4860" class="t s4_4860">i</span><span id="ta_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="tb_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="tc_4860" class="t s4_4860">i</span><span id="td_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="te_4860" class="t s3_4860">Bank MC8 reports MC errors from the M2M 1. </span>
<span id="tf_4860" class="t s3_4860">421H </span><span id="tg_4860" class="t s3_4860">1057 </span><span id="th_4860" class="t s3_4860">IA32_MC8_STATUS </span><span id="ti_4860" class="t s3_4860">Package </span>
<span id="tj_4860" class="t s3_4860">422H </span><span id="tk_4860" class="t s3_4860">1058 </span><span id="tl_4860" class="t s3_4860">IA32_MC8_ADDR </span><span id="tm_4860" class="t s3_4860">Package </span>
<span id="tn_4860" class="t s3_4860">423H </span><span id="to_4860" class="t s3_4860">1059 </span><span id="tp_4860" class="t s3_4860">IA32_MC8_MISC </span><span id="tq_4860" class="t s3_4860">Package </span>
<span id="tr_4860" class="t s3_4860">424H </span><span id="ts_4860" class="t s3_4860">1060 </span><span id="tt_4860" class="t s3_4860">IA32_MC9_CTL </span><span id="tu_4860" class="t s3_4860">Package </span><span id="tv_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="tw_4860" class="t s4_4860">i</span><span id="tx_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="ty_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="tz_4860" class="t s4_4860">i</span><span id="t10_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t11_4860" class="t s3_4860">Banks MC9 - MC11 report MC errors from the CHA </span>
<span id="t12_4860" class="t s3_4860">425H </span><span id="t13_4860" class="t s3_4860">1061 </span><span id="t14_4860" class="t s3_4860">IA32_MC9_STATUS </span><span id="t15_4860" class="t s3_4860">Package </span>
<span id="t16_4860" class="t s3_4860">426H </span><span id="t17_4860" class="t s3_4860">1062 </span><span id="t18_4860" class="t s3_4860">IA32_MC9_ADDR </span><span id="t19_4860" class="t s3_4860">Package </span>
<span id="t1a_4860" class="t s3_4860">427H </span><span id="t1b_4860" class="t s3_4860">1063 </span><span id="t1c_4860" class="t s3_4860">IA32_MC9_MISC </span><span id="t1d_4860" class="t s3_4860">Package </span>
<span id="t1e_4860" class="t s3_4860">428H </span><span id="t1f_4860" class="t s3_4860">1064 </span><span id="t1g_4860" class="t s3_4860">IA32_MC10_CTL </span><span id="t1h_4860" class="t s3_4860">Package </span><span id="t1i_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t1j_4860" class="t s4_4860">i</span><span id="t1k_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t1l_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t1m_4860" class="t s4_4860">i</span><span id="t1n_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t1o_4860" class="t s3_4860">Banks MC9 - MC11 report MC errors from the CHA. </span>
<span id="t1p_4860" class="t s3_4860">429H </span><span id="t1q_4860" class="t s3_4860">1065 </span><span id="t1r_4860" class="t s3_4860">IA32_MC10_STATUS </span><span id="t1s_4860" class="t s3_4860">Package </span>
<span id="t1t_4860" class="t s3_4860">42AH </span><span id="t1u_4860" class="t s3_4860">1066 </span><span id="t1v_4860" class="t s3_4860">IA32_MC10_ADDR </span><span id="t1w_4860" class="t s3_4860">Package </span>
<span id="t1x_4860" class="t s3_4860">42BH </span><span id="t1y_4860" class="t s3_4860">1067 </span><span id="t1z_4860" class="t s3_4860">IA32_MC10_MISC </span><span id="t20_4860" class="t s3_4860">Package </span>
<span id="t21_4860" class="t s3_4860">42CH </span><span id="t22_4860" class="t s3_4860">1068 </span><span id="t23_4860" class="t s3_4860">IA32_MC11_CTL </span><span id="t24_4860" class="t s3_4860">Package </span><span id="t25_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t26_4860" class="t s4_4860">i</span><span id="t27_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t28_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t29_4860" class="t s4_4860">i</span><span id="t2a_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t2b_4860" class="t s3_4860">Banks MC9 - MC11 report MC errors from the CHA. </span>
<span id="t2c_4860" class="t s3_4860">42DH </span><span id="t2d_4860" class="t s3_4860">1069 </span><span id="t2e_4860" class="t s3_4860">IA32_MC11_STATUS </span><span id="t2f_4860" class="t s3_4860">Package </span>
<span id="t2g_4860" class="t s3_4860">42EH </span><span id="t2h_4860" class="t s3_4860">1070 </span><span id="t2i_4860" class="t s3_4860">IA32_MC11_ADDR </span><span id="t2j_4860" class="t s3_4860">Package </span>
<span id="t2k_4860" class="t s3_4860">42FH </span><span id="t2l_4860" class="t s3_4860">1071 </span><span id="t2m_4860" class="t s3_4860">IA32_MC11_MISC </span><span id="t2n_4860" class="t s3_4860">Package </span>
<span id="t2o_4860" class="t s3_4860">430H </span><span id="t2p_4860" class="t s3_4860">1072 </span><span id="t2q_4860" class="t s3_4860">IA32_MC12_CTL </span><span id="t2r_4860" class="t s3_4860">Package </span><span id="t2s_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t2t_4860" class="t s4_4860">i</span><span id="t2u_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t2v_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t2w_4860" class="t s4_4860">i</span><span id="t2x_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t2y_4860" class="t s3_4860">Banks MC12 report MC errors from each channel of a </span>
<span id="t2z_4860" class="t s3_4860">link interconnect module. </span>
<span id="t30_4860" class="t s3_4860">431H </span><span id="t31_4860" class="t s3_4860">1073 </span><span id="t32_4860" class="t s3_4860">IA32_MC12_STATUS </span><span id="t33_4860" class="t s3_4860">Package </span>
<span id="t34_4860" class="t s3_4860">432H </span><span id="t35_4860" class="t s3_4860">1074 </span><span id="t36_4860" class="t s3_4860">IA32_MC12_ADDR </span><span id="t37_4860" class="t s3_4860">Package </span>
<span id="t38_4860" class="t s3_4860">433H </span><span id="t39_4860" class="t s3_4860">1075 </span><span id="t3a_4860" class="t s3_4860">IA32_MC12_MISC </span><span id="t3b_4860" class="t s3_4860">Package </span>
<span id="t3c_4860" class="t s3_4860">434H </span><span id="t3d_4860" class="t s3_4860">1076 </span><span id="t3e_4860" class="t s3_4860">IA32_MC13_CTL </span><span id="t3f_4860" class="t s3_4860">Package </span><span id="t3g_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t3h_4860" class="t s4_4860">i</span><span id="t3i_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t3j_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t3k_4860" class="t s4_4860">i</span><span id="t3l_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t3m_4860" class="t s3_4860">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t3n_4860" class="t s3_4860">integrated memory controllers. </span>
<span id="t3o_4860" class="t s3_4860">435H </span><span id="t3p_4860" class="t s3_4860">1077 </span><span id="t3q_4860" class="t s3_4860">IA32_MC13_STATUS </span><span id="t3r_4860" class="t s3_4860">Package </span>
<span id="t3s_4860" class="t s3_4860">436H </span><span id="t3t_4860" class="t s3_4860">1078 </span><span id="t3u_4860" class="t s3_4860">IA32_MC13_ADDR </span><span id="t3v_4860" class="t s3_4860">Package </span>
<span id="t3w_4860" class="t s3_4860">437H </span><span id="t3x_4860" class="t s3_4860">1079 </span><span id="t3y_4860" class="t s3_4860">IA32_MC13_MISC </span><span id="t3z_4860" class="t s3_4860">Package </span>
<span id="t40_4860" class="t s3_4860">438H </span><span id="t41_4860" class="t s3_4860">1080 </span><span id="t42_4860" class="t s3_4860">IA32_MC14_CTL </span><span id="t43_4860" class="t s3_4860">Package </span><span id="t44_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t45_4860" class="t s4_4860">i</span><span id="t46_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t47_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t48_4860" class="t s4_4860">i</span><span id="t49_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t4a_4860" class="t s3_4860">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t4b_4860" class="t s3_4860">integrated memory controllers. </span>
<span id="t4c_4860" class="t s3_4860">439H </span><span id="t4d_4860" class="t s3_4860">1081 </span><span id="t4e_4860" class="t s3_4860">IA32_MC14_STATUS </span><span id="t4f_4860" class="t s3_4860">Package </span>
<span id="t4g_4860" class="t s3_4860">43AH </span><span id="t4h_4860" class="t s3_4860">1082 </span><span id="t4i_4860" class="t s3_4860">IA32_MC14_ADDR </span><span id="t4j_4860" class="t s3_4860">Package </span>
<span id="t4k_4860" class="t s3_4860">43BH </span><span id="t4l_4860" class="t s3_4860">1083 </span><span id="t4m_4860" class="t s3_4860">IA32_MC14_MISC </span><span id="t4n_4860" class="t s3_4860">Package </span>
<span id="t4o_4860" class="t s3_4860">43CH </span><span id="t4p_4860" class="t s3_4860">1084 </span><span id="t4q_4860" class="t s3_4860">IA32_MC15_CTL </span><span id="t4r_4860" class="t s3_4860">Package </span><span id="t4s_4860" class="t s3_4860">See Section 16.3.2.1, “IA32_MC</span><span id="t4t_4860" class="t s4_4860">i</span><span id="t4u_4860" class="t s3_4860">_CTL MSRs,” through </span>
<span id="t4v_4860" class="t s3_4860">Section 16.3.2.4, “IA32_MC</span><span id="t4w_4860" class="t s4_4860">i</span><span id="t4x_4860" class="t s3_4860">_MISC MSRs.” </span>
<span id="t4y_4860" class="t s3_4860">Banks MC13 through MC 18 report MC errors from the </span>
<span id="t4z_4860" class="t s3_4860">integrated memory controllers. </span>
<span id="t50_4860" class="t s3_4860">43DH </span><span id="t51_4860" class="t s3_4860">1085 </span><span id="t52_4860" class="t s3_4860">IA32_MC15_STATUS </span><span id="t53_4860" class="t s3_4860">Package </span>
<span id="t54_4860" class="t s3_4860">43EH </span><span id="t55_4860" class="t s3_4860">1086 </span><span id="t56_4860" class="t s3_4860">IA32_MC15_ADDR </span><span id="t57_4860" class="t s3_4860">Package </span>
<span id="t58_4860" class="t s3_4860">43FH </span><span id="t59_4860" class="t s3_4860">1087 </span><span id="t5a_4860" class="t s3_4860">IA32_MC15_MISC </span><span id="t5b_4860" class="t s3_4860">Package </span>
<span id="t5c_4860" class="t s5_4860">Table 2-50. </span><span id="t5d_4860" class="t s5_4860">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t5e_4860" class="t s5_4860">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t5f_4860" class="t s5_4860">(Contd.) </span>
<span id="t5g_4860" class="t s6_4860">Register </span>
<span id="t5h_4860" class="t s6_4860">Address </span><span id="t5i_4860" class="t s6_4860">Register Name / Bit Fields </span>
<span id="t5j_4860" class="t s6_4860">(Former MSR Name) </span>
<span id="t5k_4860" class="t s6_4860">Scope </span><span id="t5l_4860" class="t s6_4860">Bit Description </span>
<span id="t5m_4860" class="t s6_4860">Hex </span><span id="t5n_4860" class="t s6_4860">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
