<def f='tvm/include/tvm/tir/schedule/state.h' l='67' ll='72'/>
<doc f='tvm/include/tvm/tir/schedule/state.h' l='63'>/*!
 * \brief The bitmask of the debug flag in the ScheduleStateNode.
 * \sa ScheduleStateNode
 */</doc>
