m255
K3
13
cModel Technology
Z0 dC:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
vbscntrl_iserdese1_vlog
Ik4>B]?>_`>B:k<4>8:19F3
VTS_GZ^jZ2?gB^g;6a6cAJ3
Z1 dC:\Xilinx\13.4\ISE_DS\ISE\bin\nt64
Z2 w1325908376
Z3 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v
Z4 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v
L0 1207
Z5 OE;L;10.1b;51
r1
31
Z6 !s108 1359481058.855000
Z7 !s107 C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XADC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TRI.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUH.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SFF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PU.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR7.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ONE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_INV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND9.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND8.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND7.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND6.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND5.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND4.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND32.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND3.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND16.v|C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v|
Z8 !s90 -source|-novopt|-work|simprims_ver|-f|C:\Xilinx\13.4\ISE_DS\ISE\verilog\mti_se\10.1b\nt64/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf|
Z9 o-source -work simprims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 [U0[>_M>1PdVE0cLczHn`3
!s85 0
vdout_oserdese1_vlog
IV^?:z^z84?BcK8a:Q84WS3
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z10 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v
Z11 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v
L0 2581
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 QC=h?=F@Y6Ong=SPBmdQk0
!s85 0
Uffsrce
IKF@TEfYkXnk=SgOoY4bNQ3
V38Ne^TkQiaE>a^d@AzF2_2
R1
Z12 w1325908377
Z13 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF.v
Z14 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF.v
L0 122
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 9`][f9I:WC`caSJCU8h_Q2
!s85 0
Uffsrcecpld
ICd]8QTU6k@U3<NR33`iVO3
V`0NY<g?;;CGhSnCN<749R1
R1
R12
Z15 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v
Z16 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v
L0 109
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 K6jmX@[dc;dIBTGm:o7a32
!s85 0
Uffsrced
IZBKjOMKe<`ITOMl;;W?>Y1
VW4YCBFoh65ag4l`@jh7NZ3
R1
R12
Z17 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDD.v
Z18 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDD.v
L0 100
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ^TG^QXA]:UM?TTD1k8O9>3
!s85 0
vfifo_addr_oserdese1_vlog
IH_z]P<C=07=5?`;eKAlm=0
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R10
R11
L0 2006
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ed;=a4RWR]Z0nN3AD1=eY1
!s85 0
vfifo_reset_oserdese1_vlog
I]VjZ9_4nM6FK]U4[hLgRf2
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R10
R11
L0 1801
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 95h50`2X3JhSH=``?Z<QU2
!s85 0
vfifo_tdpipe_oserdese1_vlog
Il1cTggl6n1OHM7]VC_VFJ0
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R10
R11
L0 1600
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 dbDoc>Ed9J^K>Z_WMocoZ1
!s85 0
vFPGA_startup_VIRTEX4
IXAXVZNIbo9ifCJkhXJI@80
VmdTY9@o@1iZ[^JPjM>NC21
R1
R12
Z19 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v
Z20 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v
L0 3850
R5
r1
31
R6
R7
R8
R9
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 n]@O;CWPg2jUIo<CFWe_R2
!s85 0
vice_iserdese1_vlog
I?]8]l6W:XXGWiD]@M=4UC1
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R3
R4
L0 1578
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 CXWYfKO=XK[Rf7G[QYDl`0
!s85 0
viodlyctrl_npre_oserdese1_vlog
ICVTK[UEPWF>O?oTmI32ba3
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R10
R11
L0 2279
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 MU?_de3ab5[ziZb==W_NT1
!s85 0
Ulatchsr
IAg[J>FgA9n;]dJhlAX5dZ0
VLW=OngZna4:>>9@`@lH8>3
R1
R12
Z21 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v
Z22 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v
L0 114
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 f=DmQeS_?g1ef^^CIiHj40
!s85 0
Ulatchsrcpld
ISA=8Rmn1LKNMQ1LjF=eDf1
V;FkJ2LZ4SP1OX?aQi6?zc1
R1
R12
Z23 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v
Z24 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v
L0 106
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 @AAadHL^h0^c2MZoN1d[m1
!s85 0
Ulatchsre
I1aX3NaPPLX8SE8D85JgN70
V1c]R7TSJN;336:C]_RmU62
R1
R12
Z25 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v
Z26 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v
L0 121
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 mAiRGDk5hiMTdGRDjG4Ec1
!s85 0
Umux
IblHG0>5Q[i6iY5ME;zhF12
VC]^lZFDm;nBz2_HM4lBMM2
R1
R12
Z27 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v
Z28 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v
L0 44
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 :=9bPSO^da>7]]4EE`1cd0
!s85 0
vplg_oserdese1_vlog
I3G8PfBU22NlimCcGk=>Md3
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R10
R11
L0 615
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 =3Vl9SPib3jQjH67DlI`Y1
!s85 0
vrank12d_oserdese1_vlog
Ig]WnJh=Qz4=mfa@FAbD3>1
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R10
R11
L0 875
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 :flHYZVT_T5o8>DF4]<5B1
!s85 0
vselfheal_oserdese1_vlog
IVgTbl]zFP[^A`7la<Mgcn0
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R10
R11
L0 484
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 eEhSGhXI32eB2=@A^;]VA2
!s85 0
Usffsrce
IEJoh_YoJBPKiTf225]`?O3
V=_6i9@H1J@o?X<>z:5>k60
R1
R12
Z29 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SFF.v
Z30 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SFF.v
L0 136
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 J]8Qef`]YgzIMSBgUT_zO2
!s85 0
vtout_oserdese1_vlog
ID5k;2W50LoacLe2h]1BJ23
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R10
R11
L0 2939
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 mF?Z49CE4fA37^dzN@4<H1
!s85 0
vtrif_oserdese1_vlog
I^OPZD=cLa@SDB?DYh>@9Y3
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R10
R11
L0 1301
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 4f5<BDBC2UQ5IFkPXT6BX2
!s85 0
vtxbuffer_oserdese1_vlog
I]cT<XE7GnlUa>MI0MS`6X2
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R10
R11
L0 1493
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 WX>GFhlAJ^Bi5N0fMkf?@3
!s85 0
vX_AFIFO36_INTERNAL
IcKb[_85O0Gi?G^g^S9;:c0
V`8G5e7W[NCN@@bg36l7GP0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v
L0 35
R5
r1
31
R6
R7
R8
R9
n@x_@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 ;?X]3^3QCCem4hPN62YTS3
!s85 0
vX_AND16
IF]c[P_nRQc^;BWH<L^b@T2
VNbSIF`4h=8Bco^<nTdL`d0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d16
!i10b 1
!s100 ::9aO_U_M;>c`LHoXTISc3
!s85 0
vX_AND2
Ih1mmC[mV5KS<iVElJkz:g2
V`UfP26<PaiVHNl9V[VIEI1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d2
!i10b 1
!s100 g2A?Ldon>5WDjkRXCSfcz0
!s85 0
vX_AND2B1L
I2S_P^=:]fgQCe:hHOiJc42
VP^Q63OdoHR`iaa?:W;bR03
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d2@b1@l
!i10b 1
!s100 Xhg14dARd[SdIBei2VD]^2
!s85 0
vX_AND3
IUJ6QOI2`:UF;Qe6>;bDP^3
VokimIA1WZ1Tnb?XbmIocD2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d3
!i10b 1
!s100 MEOcDoMBZfTm2QA0[@:D;0
!s85 0
vX_AND32
IW8GiPUBnoCleNahAnMY742
Vg<K;PQ<Gb4`P`TCR6z^R_2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d32
!i10b 1
!s100 <Z@h4RaZ_B1>KYE5EnU;U3
!s85 0
vX_AND4
IhecV?<N3;BQ`AzzU:EC7c0
V2lN1OD4;Ckcz?i0_[n;b41
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d4
!i10b 1
!s100 0]YUDmaGi7Jc=:DD=3>Xe0
!s85 0
vX_AND5
IC=Yn:3LnBX<OoM7[3`mR53
V_K12;DXA@JgW@:5iBST_>2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d5
!i10b 1
!s100 eMEN=86hOanaG=lP:V6>h1
!s85 0
vX_AND6
I]L:F1HHIHKV[>AW^3YTHY2
Ve__5G7Ba4_=1em_]fg2J42
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d6
!i10b 1
!s100 CfMTR0TcS0loOX_hoITXc1
!s85 0
vX_AND7
I<N:K3_mbVJ3`zIkW:]PhS3
VUQNXRBIG12Rci`X9=]AL<1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND7.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d7
!i10b 1
!s100 k8FBYYZ>F_b2Ze_ELfOW=3
!s85 0
vX_AND8
I09Qc8lez;kVAY_nj:D:?h2
V@N[>M04=aZX[BF5Ka?3KH2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d8
!i10b 1
!s100 [SIj]FR[Jjn3ReP<@Xhg?0
!s85 0
vX_AND9
Ilf0mcXHeRfE`4N?E1Sm^E1
V]RCZ8jLCankU::NO<lDD^2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AND9.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d9
!i10b 1
!s100 GiN`74alGk<l:Y:X>HiiR2
!s85 0
vX_ARAMB36_INTERNAL
IMK9MZ1b8QbHW`6ME^dZZb2
V6ZS:T5Qc7JN`R]fEI6X[[3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v
L0 54
R5
r1
31
R6
R7
R8
R9
n@x_@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 mW4F7@41HVh`=:YzGB`aS1
!s85 0
vX_AUTOBUF
IjCZPmVH1l9N0P>GnH660c1
VIbzzjgd=9;I5dhf9Vd:eP3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@a@u@t@o@b@u@f
!i10b 1
!s100 oG<C<Q=@Si0>5D4P?Nz7k1
!s85 0
vX_BPAD
I5I8gz9HjGO?W9M0=MM4R82
VR?iJQL0Zdn3hzVWkO<a[z2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@p@a@d
!i10b 1
!s100 eiGE_OIoZgH12znMM`BQo2
!s85 0
vX_BSCAN_FPGACORE
I<WS=GRUS``GNSnWXO[@jf2
V?8`li70`H_if7@6_UU_9g3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 Vf3OGYa?6VWo6_Db<lo372
!s85 0
vX_BSCAN_SPARTAN3
IoL6776UQ221=F>eC473?d3
VA5>l[en;=ZBE2eo:PR]S=3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 OOMjzgW87b2KAORWVkN=G0
!s85 0
vX_BSCAN_SPARTAN3A
IGm?z^dil4Tln]Ai@c1Ydm0
VH_A9=Ik7eggoOgNW@_kJl2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 I;GgP[2ZEZ6]V?DhG:T?X1
!s85 0
vX_BSCAN_SPARTAN6
IFBS;S<geheFmfA5DBnIKD3
VmHNkH0ISW]@Za`_[Mg0Fd2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 :KSk>PNmDRRBN9HQHf2l]3
!s85 0
vX_BSCAN_VIRTEX4
IET13m9=z`aRfDAna:_PXg1
VoIa2gX]GMPGM0T1V`l12E0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 _K<kkZLaZO3?gaz7=F:fa3
!s85 0
vX_BSCAN_VIRTEX5
IUb>gAk2zVf0>oHF:_Zzl43
VhUn0C5jNMM;OmJK=Wf;EH2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 mOc=QmMoDD>1DO7JHh<Ug3
!s85 0
vX_BSCAN_VIRTEX6
If]MJdgzzHomeZY38Z>l[M0
V24ffEiO@iQ@FWaIHYR7]n2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 f6if;UbViE=ZXId:]_8;_1
!s85 0
vX_BSCANE2
IXWTihDA1P6VDVEDioo7fA3
VZC>DVc_cZ1W<fi@KNA4^l3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n@e2
!i10b 1
!s100 DAKD;:73bIja;KJDF[@`02
!s85 0
vX_BUF
IClgUDLI5<@miP3VCko0L01
V^m8YW:a_VEGIYCoP[kmKa3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUF.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f
!i10b 1
!s100 TCfdnjCN>J_Y2jCN08i?R0
!s85 0
vX_BUFG_LB
I4zgG2c@<Sj84f5lNC:_=i0
VXF3YWfd:m?bo`7[Z4G0m=0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g_@l@b
!i10b 1
!s100 L;XTEOjBa]17XG<81oDWX3
!s85 0
vX_BUFGCTRL
I[KS:_`?z3o4P[dV27<fCi2
V^^AooB>Ef0NP3Dm[9e<j`3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@c@t@r@l
!i10b 1
!s100 hE7JF:HTAXH@EcV5J<@730
!s85 0
vX_BUFGMUX
Ib^`goHgz=DIHAh>aYa2;X2
V@8_az4004K6^9?];@:hgS1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@m@u@x
!i10b 1
!s100 M2QCnRNST^5L6;TS9SF^_2
!s85 0
vX_BUFGMUX_1
IE_JQU1W:H4^bX9]2R>Jhh3
V5EK9Am5:kETV1eFU^U@FJ1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@m@u@x_1
!i10b 1
!s100 X[PbdWh0HHC3VTOB^SK@O3
!s85 0
vX_BUFHCE
I?=c^bbml;>PDD2TB:YfKo1
VR1=9oj>6hm2iaozZ[i14]3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@h@c@e
!i10b 1
!s100 WQMIg@I4:z[M7FR2:Mo^D2
!s85 0
vX_BUFIO2
ISK41d6>O9gT?TciU[HlZh3
VNj0n9@VSU<_;a?z952XS63
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v
L0 37
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2
!i10b 1
!s100 I4[<B@C5O?H>LcS:@XEf_0
!s85 0
vX_BUFIO2_2CLK
Ih]oPPDA;2lfJ61;5XNQMe2
V2MfH6449o1_oBFm9l=j7J1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 K5fzOM7HoJ07K1ijaGdz^2
!s85 0
vX_BUFIO2FB
IZkkE573dcDbjz<[XjGED>3
VQZ<IH]H5anT2E0[<^:HgW0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2@f@b
!i10b 1
!s100 T<Fm01WEJU5W1lRcl:KbA0
!s85 0
vX_BUFIODQS
Ici5;JU0@ZYA7z_z8@o<^W1
V0[HFUkReRDL`CjY?ZJ=7Y3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o@d@q@s
!i10b 1
!s100 W1W`^a<FOEzRPS4LbIij20
!s85 0
vX_BUFMRCE
IY^68^PKb5Z_E]I]9eYTae2
VKCf_F39h_]6Ro9omRG`_z3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@m@r@c@e
!i10b 1
!s100 ?:OjgT_6>HQhlPgzEH?[R1
!s85 0
vX_BUFPLL
ILe1iPE4_Gn6EZSzDXa=kN0
V^M>:2zSfEAmeeZ2d;V;5M0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@p@l@l
!i10b 1
!s100 nU?WWVeL66aU`1I2^b>YJ0
!s85 0
vX_BUFPLL_MCB
I:10S<doFHcZWB=Wif56QX3
VW:bGz2?W@S3iW39LP[]SX1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 jfAzT:cAHN[:1@81co;UL0
!s85 0
vX_BUFR
I<NEYU`BLI0NlVoDEDa?VD2
VZ>0=BDR;3[86@ha>baZXd3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@r
!i10b 1
!s100 93i4=<`fVNkeRN6U6_mK12
!s85 0
vX_CAPTURE_VIRTEX6
I15jJ1eO7k29>V_2_RZ4Ic1
VJbo2InY]3[Ygz@TfRB?X92
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 OUZY>eSz<Z`2mJ4n4OnnI0
!s85 0
vX_CAPTUREE2
InYMIbUF[]7T]5]bOSBZe21
Vg``]CFP1G>]cF[TB?E4zY1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@p@t@u@r@e@e2
!i10b 1
!s100 zefQ05>4bTMA?QY[;L?gb1
!s85 0
vX_CARRY4
I63Vhm9Yf3=F]mKP;YW@nS3
VJLO`o`F?e8`Az_HWE@T151
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@r@r@y4
!i10b 1
!s100 Ec4PXNRSImdMY[9`85a5?0
!s85 0
vX_CKBUF
I;OUhPeMnao@N2L?[LRNFK1
VYealECMZa12FSj]J9[B:I2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@c@k@b@u@f
!i10b 1
!s100 YKhb?Md32]^>RY1o=BEU[2
!s85 0
vX_CLK_DIV
ITDK_E<lC67ZkRLCSCfT:12
V1ClZ8KI<QUhW2gc@UnTCG2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k_@d@i@v
!i10b 1
!s100 OkPJokgXKd8mM2bEgP@cN0
!s85 0
vX_CLKDLL
I:MgE[b`JX_BE;d4M]AZEg0
Ve[[<C1X]ENmXlK3Hi^A_V0
R1
R12
Z31 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v
Z32 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k@d@l@l
!i10b 1
!s100 2bF7`S5j0zj^=EWe@[P]d1
!s85 0
vx_clkdll_maximum_period_check
IzM>0gi3i5db5PAR<AhKb[0
VUGCMi=Ql82[Y>?@^c?E9o3
R1
R12
R31
R32
L0 486
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 j18UHeFA5DVSmJ]UzFYSE1
!s85 0
vX_CLKDLLE
IHg_Lgjf_cEfRV1i=2XF3i0
VhDncUGQl4;CX:KWICXVgW1
R1
R12
Z33 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v
Z34 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k@d@l@l@e
!i10b 1
!s100 2T5=i]MfH=FmDnR`UCd6g1
!s85 0
vx_clkdlle_maximum_period_check
I=f>^g]DNMSQ<oz7MPJF3H1
Vd@5Z>_b6UNBoFdmc0@;n02
R1
R12
R33
R34
L0 488
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ;^IcC>k8Q]eAA2UQA4HlW1
!s85 0
vX_CRC32
IeGDTc9hgOlP>?5@RNoUKF1
VGL2o4cX?D@JOZDbQZ0QfM3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@c@r@c32
!i10b 1
!s100 O7Kj]52k3C[:TI]SCEfKe3
!s85 0
vX_CRC64
I0>6D42POf1UDce2g:o]hI2
VL^48IHYH`zAYcRVBn[JBH3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@c@r@c64
!i10b 1
!s100 QFmmCOnSgWc>50eK=[ReY2
!s85 0
vX_DCM
IUMKl5>]1<>EDee@4S_ZCG0
VlbF5cG>bibQ=g3?2k>FL:2
R1
R12
Z35 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM.v
Z36 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m
!i10b 1
!s100 5Y2nnK:@fNf98;:Ul6FXo1
!s85 0
vX_DCM_ADV
IcRN:QBfAAADE]<h]YEl470
V1HYhW3]Ea0T`<85cHT98g1
R1
R12
Z37 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v
Z38 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v
L0 73
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@a@d@v
!i10b 1
!s100 <LH]oM^hUJ9>]<]Df8:zI0
!s85 0
vx_dcm_adv_clock_divide_by_2
I]ih2=4j8a<lE`gV<S?ZHj0
VkbSh][YSJ=POo=h9O4a;81
R1
R12
R37
R38
L0 1688
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 cSF:d<2hKMieh>C`>m[FU1
!s85 0
vx_dcm_adv_clock_lost
IAL5>6b0a^6RL32C6=oXO61
VAkcF2]1PSNf6X>KklgXOI1
R1
R12
R37
R38
L0 1752
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 9Q=R`[jZM;odS3RU@RX]A0
!s85 0
vx_dcm_adv_maximum_period_check
I@FJ<S@6fQ`l9C>J:LXiCl1
V[2<>bHTRXNWDg=BI[[h563
R1
R12
R37
R38
L0 1728
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 UAJn@^6LV`3XomGi;^84f1
!s85 0
vX_DCM_CLKGEN
IHNI0Vi:7fYMj5VWk0N_c22
VQ0;A41mnn`VU:Z[U>:l0?1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v
L0 37
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 TOafCSY71S9f_R[T]e5Hj2
!s85 0
vx_dcm_clock_divide_by_2
IYVhiclVhdjzlR[0>YR36C1
V=ofokl<Bbf<if=ZQ9SfEc2
R1
R12
R35
R36
L0 1075
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 8cfWSC3>J<aDNPaBDXGlA3
!s85 0
vx_dcm_clock_lost
I=fA:n?a@4WTmk`^<[6OoU1
VbjiY]S7dZjz_[66R>hLb_2
R1
R12
R35
R36
L0 1138
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 zkYTmA9ITBcW;Q48JTX@X0
!s85 0
vx_dcm_maximum_period_check
IZa=m@OAZEYEX@DTA0Hk;61
VANa[1zVe<A=L0hl6^Q?lK0
R1
R12
R35
R36
L0 1116
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 NNVolCoQ^2QGSDcnZ<R<U2
!s85 0
vX_DCM_SP
I5GB>`I1=<O`Ga<>Z0DXf_0
V1b]f6_W6MHZTjSkGH[N3n0
R1
R12
Z39 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v
Z40 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@s@p
!i10b 1
!s100 eaoR_J;_8V3ji<[CMUkC43
!s85 0
vx_dcm_sp_clock_divide_by_2
IBgT7[N>jOhMM7jOO^L@Oh2
Vb?16BERizo5mh`d=ed<IA1
R1
R12
R39
R40
L0 1146
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ^Tdn4T2OWBoQl>67QQF;X2
!s85 0
vx_dcm_sp_clock_lost
IOJJnIT58^5QioD?7R:z9W1
VS?_JneF^klfQ0BPioJZE<1
R1
R12
R39
R40
L0 1211
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 g7IED^0<YdgCoA7oh7B^n3
!s85 0
vx_dcm_sp_maximum_period_check
I[?Y6C^RkBXPUYLRzfS7Ha0
VB<_AIS5LQ>X7MEMkJmVXg1
R1
R12
R39
R40
L0 1186
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 To5Xoj5VDaAH9S5W7dX=03
!s85 0
vX_DNA_PORT
ITYLkmYgA_AaBczjz<HfC@2
VQSb2c0]zO6i0`8aO_1<3Q0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@d@n@a_@p@o@r@t
!i10b 1
!s100 SBPY^WaN=iYT13UHRl?=i2
!s85 0
vX_DSP48
I;kWH?f[CJ?TRkS9njYaUA3
VjV>>]gOSF:2=WW<FIn;@M2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48
!i10b 1
!s100 lldGYPNKI1CZCF>6gkHQk3
!s85 0
vX_DSP48A
I6Y=cz5ocji_EOn_J1G5[A0
VN:1[n4^U^F17HHPoGGd;i1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@a
!i10b 1
!s100 _lh0m6D0dUUf5DO<E^^;92
!s85 0
vX_DSP48A1
IEHd>RJdA0XT@2;cn?L=2V3
VTWa=MSb@I=[DR@7DB[:Q`2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@a1
!i10b 1
!s100 Kj[15`XZmjE?CVd^kaD<B1
!s85 0
vX_DSP48E
I]2gXahIN6f_YVfFUSAchQ2
VABlNLl9X46J6]Ml0WVlNO1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v
L0 47
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@e
!i10b 1
!s100 Le[aXfIFQ4;bNcDzE]aTf1
!s85 0
vX_DSP48E1
IL=gfF@;8H0m`bgaE52LGE3
VV`L]:6Z=kO0JJfSc[ODN;3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@e1
!i10b 1
!s100 eC>9ETiWaZ4jcGO9UX<Hg0
!s85 0
vX_EFUSE_USR
IIib2a_:0X0koCf<;Joigj1
V428Z3VU3Z2_HHB=ZYaiXU3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@e@f@u@s@e_@u@s@r
!i10b 1
!s100 nKO`I8]P^HE3SO>VgEK0M2
!s85 0
vX_EMAC
IDK>l`k4D[2DS^Rm472Z701
VY4CliI3OemU8e4TUHUcaF2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@e@m@a@c
!i10b 1
!s100 fOLF2]KWhdhD?QG]Zo;2a3
!s85 0
vX_FDD
IQ9_ZgA_SRJ5k^WR24^@YB2
VZJAQD4;cZ5Y2@4f@R:jCg1
R1
R12
R17
R18
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d
!i10b 1
!s100 XAFB]@MMUHISG9kn2U2=o2
!s85 0
vX_FDDRCPE
I^CTSTVC=g6A=b@;RoVFzd2
VcUK;fCKZkVE9nXPn?6^e;2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d@r@c@p@e
!i10b 1
!s100 M]hM;zU>XkM7bk`0VPWJ82
!s85 0
vX_FDDRRSE
IM>S^2AH3cdN2OI>O0zKbf2
Vle:YbcCff_1hakgk[0B943
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d@r@r@s@e
!i10b 1
!s100 g^FJHT9kNE>81c@zZD_P>1
!s85 0
vX_FF
Im06KG4GhbhcJnC6f=k6462
Vlf_Nf]zP8Q:LKjGT=XRIZ1
R1
R12
R13
R14
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@f@f
!i10b 1
!s100 ^8B:DW7z]>1Xj_mnejl>D2
!s85 0
vX_FF18_INTERNAL_VLOG
Ilo??eizR]4E5HjAgP@W7m3
VE=nJ0ecP3[i[7la70=o=<0
R1
R2
Z41 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v
Z42 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v
L0 309
R5
r1
31
R6
R7
R8
R9
n@x_@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 XcazAG?ED]=T4Qd4AOz8?0
!s85 0
vX_FF36_INTERNAL_VLOG
ISm>k;2]ah:zNMY;4T]KID1
VRQUB3h8gR<6_d:ET9<2ok2
R1
R2
Z43 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v
Z44 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v
L0 324
R5
r1
31
R6
R7
R8
R9
n@x_@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 ;dI?eZGCez2?U[TED?dV53
!s85 0
vX_FF_CPLD
IYL;YfW8=I>hGRM0;U00NW0
VVe>_QNNQAf0n?iJ[;BH820
R1
R12
R15
R16
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@f@f_@c@p@l@d
!i10b 1
!s100 >ReYhZN]j=@OR;3iMK4^41
!s85 0
vX_FIFO16
I^f74OP2O3F@VahCDf9T140
VRJoZYINS?MAiF65L8e^D60
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o16
!i10b 1
!s100 DfA5<XAh_5XmJ]o6daKR22
!s85 0
vX_FIFO18
If@?m0TEB9jfXQS:ZP>f0R3
VZEJ>;:baT90G4[o;l2cc91
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18
!i10b 1
!s100 D3ECf4BZAYA^F;K6Y[SG@1
!s85 0
vX_FIFO18_36
I78@F98[RMjY74CFaJ9^X]1
VQ:E9TDjZ?M5Ri6c_OCPV;0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18_36
!i10b 1
!s100 RWiha=YkO[FE>8[Y5DS^42
!s85 0
vX_FIFO18E1
I:Om:62DWHMQG5h5IB=6?Y2
VB=9o]3Qe`b]P>QPmLohd62
R1
R2
R41
R42
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18@e1
!i10b 1
!s100 4]?bJ:_4TDGNR3<6D<ahS2
!s85 0
vX_FIFO36_72_EXP
I`1dO]6]a<Vf2o]gcK5l[01
V7RL?;c0PFalC3;ne>j[9z3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 6N<9;[2:>X]gdY9mj3mWI3
!s85 0
vX_FIFO36_EXP
I7HX0Z^Z?442NP>oRKTaiL0
Vz[9CzmJYiYRkJbTfV0;<B0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36_@e@x@p
!i10b 1
!s100 OHLZhbL]M30]o_hZkh=jZ0
!s85 0
vX_FIFO36E1
I2PdV^;dMi^k18bifS^BV=0
VGm6a]9^Q15MXBR4?fMGRj0
R1
R2
R43
R44
L0 52
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36@e1
!i10b 1
!s100 09DREFJ1R7[c5UjOcQKEB1
!s85 0
vX_FRAME_ECC_VIRTEX6
I914bX6e[7gP9eDKjm:Qgi0
VCkRTUAgQ0@mXMll]WYOhl2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 GHZSHOT=dDhc659ffgCkh2
!s85 0
vX_FRAME_ECCE2
IgDoQ_[TRUfkf;MOf_k?AA2
V66a;ZV^J?nk>I:_S3<`X@0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 h5@1E99QnJAYAN<[h3WRR3
!s85 0
vX_GT11
IJaT0PemJ5_IeicRW@lGWc0
V=C9A5@U;MbJ0?I1Qd3]i80
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@g@t11
!i10b 1
!s100 Wd=<Ll_bzKRWC1mzWaA1;2
!s85 0
vX_GT11CLK
Iz3mOVPKDeWNRF2n3@9L7E1
Vh]fY97Y=ONO4Rl<;_TW]P1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v
L0 20
R5
r1
31
R6
R7
R8
R9
n@x_@g@t11@c@l@k
!i10b 1
!s100 j_Kh0o:e9jXGO<Ckb73Tb0
!s85 0
vX_GTHE1_QUAD
I[8CYJjX;GBHlS?X:12C9c2
VAmSz[8lQ6o8e`R2=:I5m43
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 ncMHT7_dC1;_X:^e1@:j=2
!s85 0
vX_GTHE2_CHANNEL
IKo5BS<mN0RJC@E[N<UXKT2
VU7:YcA;2MR83_W<<RZSU51
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 3L=@liRkH?>;:3`h;m==]1
!s85 0
vX_GTHE2_COMMON
IX=INWSz>dl3g>nU0S:VVa3
Voz0iD9fDOKEg5Gk1Q4aE50
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 9e8X_9PTCLWIcHlL29MY61
!s85 0
vX_GTP_DUAL
I9TTk?kPX=0D3W4c3:G[zf1
VGAmKBV0<5?4@k9^GM1^En0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v
L0 50
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p_@d@u@a@l
!i10b 1
!s100 =NNhKIk=e[ZfT5VR9MAom0
!s85 0
vX_GTPA1_DUAL
IBz8kc2WK7LhBYc`nA]7K72
VDOQh4K0h1CdT:zjKF[O=B3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 YEgQ0ZdPEJ[=NCC>PJ4oS2
!s85 0
vX_GTPE2_CHANNEL
I8E8FARXYCWX<U2_Bh:oVm2
VIAiXzgbY==T6@nmGP]^RX1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 WRk_OQ:A9e4F9SB=W7hnW2
!s85 0
vX_GTPE2_COMMON
I?dUTBkm8eeQ7zz4jZk0i`3
V6c6ZoGn8^LY8`_X1ck91R3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 FjJBIW1d[Ldei?b=CnZze3
!s85 0
vX_GTX_DUAL
IeNniUG1T[<a6GYcHPV42h3
VXM^HF;XBdDEKa?6F1V`Jf3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v
L0 38
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x_@d@u@a@l
!i10b 1
!s100 >35MW@_o=ij1klSV[1NFP3
!s85 0
vX_GTXE1
IbI_:ZFRG1jA0BRE=zK_nm2
VzgYm]bHWV6oi=FUCf6:U31
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v
L0 43
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e1
!i10b 1
!s100 E@5QXmFiUR:25D_kD5e:n3
!s85 0
vX_GTXE2_CHANNEL
IGl=IIafOJ?7]ABBWAejf50
V^m:d^IFaa^CN;W1`X0lAA1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v
L0 40
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 Qi;TmgG7a<a^3h6ADYM7X3
!s85 0
vX_GTXE2_COMMON
IO7<Cbl93D35`VE0OaZ8kf1
VA8ijo_aEiNVNNLF8[1M>A3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 D7=10kD@03b;J<ba]2:;90
!s85 0
vX_IBUF_DLY_ADJ
Ij?Y485TL9KD:M`dlGM_jK0
Vh0MBDGP6g_=ORH[cDck0j3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 K8Vd8jC7@il3Ebm:i1M`H3
!s85 0
vX_IBUF_IBUFDISABLE
IWUab1Y^ZY8WHX4J[ERbdD1
V3`fei?GzD@jfZEX63UDgX3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 z>R2oA1ig3E=G[D>4M67@1
!s85 0
vX_IBUF_IBUFDISABLE_TPWRGT
IJO@iV0>AmMNV:XgF>a1PZ1
Ve<[_]M;RAVOi@VCa<OE9n2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 MzaiG=_F2C6bH7kc03<jl0
!s85 0
vX_IBUF_INTERMDISABLE
IWla:NWO8UdNoGWiNYDn9X3
VfHF;HNPXOeBm4zHkHH[KM2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 P;bjGCAd5nXg?mJ[j;8:73
!s85 0
vX_IBUF_INTERMDISABLE_TPWRGT
I:E9Rd6;]cMQA`]TZZ?H=l1
V2]85a6V:@MFdimcUO=]K83
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 E9m8:XjLEW<^zmWaVkYM<0
!s85 0
vX_IBUFDS
IZ5>2V8ckEo5akcHiDQPmL2
VIIPKj72]TOCRh7d76a2e73
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s
!i10b 1
!s100 AWJ7ZUlEYJVEPkD`]Bi[J3
!s85 0
vX_IBUFDS_DIFF_OUT_IBUFDISABLE
ILGXXERCa1?THWdZ9=lYgj0
V?6E^XDU:Og_3724V0]2He0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 oVazW<So@2;2B112_354;2
!s85 0
vX_IBUFDS_DLY_ADJ
Icj0:477bF3HHje``l>S1I2
VT=QTLOJD:=H<8OBF6[^f=0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 :3GJEe?7PFSBSlA^D3Q[m2
!s85 0
vX_IBUFDS_GTE2
IAa7<V7l^LX`nh<QG26YZG1
VJ1RF8We2Fim7m>Zg8F5N:2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 mgC4KU`N0Z;]BeMj_l=6F0
!s85 0
vX_IBUFDS_GTHE1
I;CjeS2nSbEXhj05Fj:@T03
V5`[^9ZbjQhg3k_F6bCQD:0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 FK9Ri[O@c7zNQ;f=43zKD3
!s85 0
vX_IBUFDS_GTXE1
I:W^gKRRbHF1<S>zzck6G@0
VBWFF<bS98UeSk>?X2D06^2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 deM<G3]ib[`6;7``^RzmP1
!s85 0
vX_IBUFDS_IBUFDISABLE
IdgF9GDjzTKmmnMAKG=V1Y3
VTGQi_Fk5zHb4=lTT]Xzj^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 P<0ANd@<aO1R3a==O=KK50
!s85 0
vX_IBUFDS_IBUFDISABLE_TPWRGT
IIj3RBfZdCn4KJ^R]BF4kM0
V3jOVK658zmHM;hHijT96`2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 L3`@<D?M7JkbcQh@0hY5P2
!s85 0
vX_IBUFDS_INTERMDISABLE
I>LG_9E]Y@AXHX3n]R2D6m1
V715?2X8TK5H]n7^EA_8KR0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 R4Y>VOiiZmG6GOVbO62fo3
!s85 0
vX_IBUFDS_INTERMDISABLE_TPWRGT
IPz;gQQnBAO_M<H=0]OBkD2
V?IzFUlD4GGldOAZj55o5S1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 `@D`JlV;DOR;zQcN9Z_773
!s85 0
vX_ICAP_SPARTAN6
I]_C84m3G4m^Sj1T2h?=cB2
V`J4Rd]3GBRgk_zM`X<@AZ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 WImS6l`4VdAgdW[J^b]_T1
!s85 0
vX_ICAP_VIRTEX6
IO1biGEZ8>K<Xhk;9Uak=G1
V`UR97^QgT18H3aP`d84Oz0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 fn^3=?^DkcX`AB<1EbEmj1
!s85 0
vX_ICAPE2
IL_GnChg`X2UP>7fHB0K:H3
VQRMYZQnMV_2[;9fe7BB8k0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p@e2
!i10b 1
!s100 n5lYRdJUhV9cA=8aGMihz1
!s85 0
vX_IDDR
IEJb>G7aa>dWbPcLgS3a0d3
V9OB_jXiDd8b1SA37:lzc<2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r
!i10b 1
!s100 _<ME[R=>kfkYVVD;KEFfF1
!s85 0
vX_IDDR2
IF8fDXY_5?>JJ@5@O21zI93
VBddT_7=Vz2I[LH`MgVBe50
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r2
!i10b 1
!s100 nX7zX;nmX:bWC]GenD0Wl2
!s85 0
vX_IDDR_2CLK
Ia[WRCIl]AgDCm1QL:2OME0
V5O4@`DWGbflTHHQ1V=e130
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r_2@c@l@k
!i10b 1
!s100 nQHBmmb?4?hRiRzRS_M=h2
!s85 0
vX_IDELAY
IQkL<@fjUEgU5nX5XQD9g:1
Vg]dXJYUUziUnPZl=2lXb82
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y
!i10b 1
!s100 `7b00[ZbfAlXf]b`PdPR20
!s85 0
vX_IDELAYCTRL
Ij9NZ@n47ODbVNeY1]oIR20
VkD9;h:=Jz0;3Z0cD5?N4g2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 JK<1a=Khd:3XU?S1T8BA43
!s85 0
vX_IDELAYE2
IA`eCVFCSNSTF3DiPlJJ;d3
VF5fMc4XMAo8gEJ4<P^ba>0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@e2
!i10b 1
!s100 Ymbm1gY@z=>E1@ebeYh1<1
!s85 0
vX_IDELAYE2_FINEDELAY
I;^?DibZ=K@mg`kXIdlIYI3
VPNAQY<[h^ClFcZ[VbohfI3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 0Po9ciJJGFb2BeCRbzhnm1
!s85 0
vX_IN_FIFO
IQSZz9MkHlW4TI?N@LnSSD3
V5m3kceW=hP[T_Z4HZdKCA0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@i@n_@f@i@f@o
!i10b 1
!s100 03lgTcM6E2Nl:dJH8BPL`3
!s85 0
vX_INV
I>Gi@Wjn@2C=?42SbWn_n22
V6^zYdPb>ML5bjdiM0EP5M1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_INV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_INV.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@i@n@v
!i10b 1
!s100 z3kJbeZ7fMzkoDe_z<5Ak1
!s85 0
vX_IOBUF_DCIEN
I60YK`@H=V6e;D@UM3zWc^1
VG78[5UGmnQWknLfS6oJbl3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 DK73K_]<_8SRTh6l2o=^Y1
!s85 0
vX_IOBUFDS_DCIEN
IR:YFjOoLKbY[aOn@:_Cmh3
VeP::0d4>DKG5SdQNj27Hk3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 6@fY9PzkbDXT86ML89F>g3
!s85 0
vX_IOBUFDS_DIFF_OUT_DCIEN
ILe:amO]S5HYklL:fVEL=70
V4de=i=3lZ=lnUb1AL@Tgl3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 4YX@f2;e<9e`^j;T@bXkU3
!s85 0
vX_IODELAY
IH7DWIm[S1fl^FWzc<X1m10
VMEELSWK_M8So0bgc;fX?B0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y
!i10b 1
!s100 0AToCJ4n;LhH^9l1`KSck3
!s85 0
vX_IODELAY2
ImC_Pe]QUhAo3WezBWG3ie1
VTTRn[cPdA@@m>E`b13^An1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v
L0 53
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y2
!i10b 1
!s100 MoVW45DoUE7g<k@noi0lC0
!s85 0
vX_IODELAYE1
IchX:L@gfPmUg=Q`:?772;3
Vl3aUJ@ohUkMC@8iHXGDIf1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y@e1
!i10b 1
!s100 H^OhQOcQlGgBD0E6MY_l52
!s85 0
vX_IODRP2
IJ>eHDjjR[o:]FaF^:m1=B3
VnAh8]a4o4BWV[9zEU[NhL0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v
L0 52
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@r@p2
!i10b 1
!s100 :Pf>3JWJJoheWRkeRGFL61
!s85 0
vX_IODRP2_MCB
I0QMoAgReel0ma`IRCMi?h0
VJCC@2`YTBL@H9n0W3Jf3@1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v
L0 47
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 V^fVQ=E5IHb_iVh0Y?Qig0
!s85 0
vX_IPAD
I0V:@O3fg;onJ7EIzURKT;3
V6kkdk`ROT88>4XmnT<glW2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@i@p@a@d
!i10b 1
!s100 cP_6W8S=`6fT>90LbW`;Y1
!s85 0
vX_ISERDES
I>4bb@7^>`OYORU]`cagM;3
VMdJ@J?OmBZ4[Dj2iC?el51
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s
!i10b 1
!s100 Qo>BfJjahLo_cB`;ghBBn2
!s85 0
vX_ISERDES2
IXjf?h0A>6X]bziGNckJ6X3
VIN?9m4JWhUAh2WkkmV6AG3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v
L0 51
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s2
!i10b 1
!s100 8VQQFS[<m::77AfSL7]1Y0
!s85 0
vX_ISERDES_NODELAY
I4nmUGmmSI>?5oWIc>Q0=c3
VM8kcV07e<R^nLX3EVKFmd1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 ];iA=@ZSIaL4Bkz8Z_;gg0
!s85 0
vX_ISERDESE1
Ih<=GDeiIQMIPJWea@>n;]1
VWizNg_T7akTJ[SP4;j:;N2
R1
R2
R3
R4
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s@e1
!i10b 1
!s100 gh_KmfbDWCfnPc0_LIMRV0
!s85 0
vX_ISERDESE2
IQ03l6aXh1D<@CRjGElz9=1
VQzIbYEn[[YH?NEc6]FVMB0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s@e2
!i10b 1
!s100 CUhGZoWb<]BmjTL1kf[k[1
!s85 0
vX_JTAG_SIM_SPARTAN3A
I9o5h[YU0EBoc0mel8@D`E2
V<adln1PTelNMadig4GWX]1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 jeMk32Oni50LBHGNcJ<7K3
!s85 0
vX_JTAG_SIM_SPARTAN6
IjhAVeQWnL1AI]V6L`AE@j3
Vc1:3e[0WJN?o75i_`1^M>0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 `JzMIX[RDoNZi7Sgb3FgN0
!s85 0
vX_JTAG_SIM_VIRTEX4
I:9anUZ2`31NCWD5P[z==Y0
V4o0]M3Ri;bUm5eFX4z;If1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 1iZb@=i:dg>;0zX0cmbXG3
!s85 0
vX_JTAG_SIM_VIRTEX5
IUegSRHNoRk92A9?43PHmW1
VO5:YPe9U^CbA<z@QbQ[BQ3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 N`07OY]Pj46TmezC5]Ebg3
!s85 0
vX_JTAG_SIM_VIRTEX6
IY4bYIiG3TcHEZJO70U]0m1
VIcGANnk4z4Re_^1az[Q^h1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 9eP=m_nS=Fz5Z@=aUGeWN3
!s85 0
vX_JTAG_SIME2
IP1KF?]eXgDV<:@`K=7i;61
VIl1BoFi`0cmSXR7GnAX:^1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 CT94HI0dLRWob]k9bPAi@1
!s85 0
vX_KEEPER
IcaA7QYRfHJV1[eBM_U[AW3
VjU<zCijR^iRn`DD@WzLER2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@k@e@e@p@e@r
!i10b 1
!s100 lG57<7FoN=RLSDmCl[6LC1
!s85 0
vX_LATCH
I^hn:V4:jEnVX[kXAR3N0A3
VE33XIXS^_@hI`jLz3a1i90
R1
R12
R21
R22
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h
!i10b 1
!s100 hh3`8Wjj?Rn76;dT6KeOE2
!s85 0
vX_LATCH_CPLD
IIB:2Wii5[PfdglCYo4VHY0
VZ]Y`Wf2XZQ]AQabz4<M6l3
R1
R12
R23
R24
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h_@c@p@l@d
!i10b 1
!s100 QH?cRz@4moU1SA6fI[[K83
!s85 0
vX_LATCHE
IR[3UIJZ=d=TMocIO_X`Kc2
Va6U:RKZQ:eXdzBWDAW^B23
R1
R12
R25
R26
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h@e
!i10b 1
!s100 3lMh1HS>hDo=_2>`DG<3F1
!s85 0
vX_LUT2
IXY^nGBne;Fhde<hG8K4Q[0
VSH87gMJo5EM;5M@Zm?=bb0
R1
R12
Z45 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v
Z46 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t2
!i10b 1
!s100 G8MDJ27S=J8?2TKMm[6gX0
!s85 0
Ux_lut2_mux4
IkY@A8o=P^WXAFE9O5?@BC0
V5jRP9Gm@1Dk_`ngz<WoPJ3
R1
R12
R45
R46
L0 48
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 b5l]azP76`9<LKJMBoUdH1
!s85 0
vX_LUT3
In@UNi=DIok88Y[TL9JIJB0
ViLnbmBUd1;WSE=4JL=1o:1
R1
R12
Z47 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v
Z48 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t3
!i10b 1
!s100 M`]?MkLUR1V>CmLefkIeZ2
!s85 0
Ux_lut3_mux4
Ieadz^K[nFQFml3C87So>S0
Vkz0ooaNV30GW3CFPSo5Ge0
R1
R12
R47
R48
L0 52
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 WCni>gbF0lS>:;1>HYR9o2
!s85 0
vX_LUT4
IQSh@E[kn9aA6I8;V2@YFc3
V6RVXCMM1geZgF?3JjY?7K3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t4
!i10b 1
!s100 XC@Z`KXQGD0o:j:UiWDTl2
!s85 0
vX_LUT5
InE[Q:keZ?R9IE7dFhUZ3N3
V76C=[`UhWYcUDKRA5T<@j0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t5
!i10b 1
!s100 Lj6RXUOd]Vo`dR@>g;e^F0
!s85 0
vX_LUT6
I5>AkbmRFOMWICjB;oIU<01
V4cE_5K743WAz@kDDCz9>F1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t6
!i10b 1
!s100 N5o40KjcGG6TcJ3aa:b==1
!s85 0
vX_LUT6_2
IJK;_C<:2YGeD2TE7OkRJ[2
VILO7iF7kcYKK9R<:mce:@2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t6_2
!i10b 1
!s100 dXcYN`3Lh5Q1oZ634HN?<2
!s85 0
vX_LUT7
I]_>gEl>^_L5Lm>VSRknGC1
VeM=01H27:OdoEccEK2G??1
R1
R12
Z49 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v
Z50 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t7
!i10b 1
!s100 ^c4Uim`^i6_P8XneC42z[1
!s85 0
Ux_lut7_mux4
Ifo8M51;ZRh4>Mjf^M`I7o3
V:O@N@AjNklHPXl;1eR1B13
R1
R12
R49
R50
L0 108
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 OEZY2]kUGXXkSVlfbMz7@0
!s85 0
vX_LUT8
IFAOf;@J?AlOfDUl0A^oEb3
VXfCQ1oRTa0GobCAz4kBC42
R1
R12
Z51 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v
Z52 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t8
!i10b 1
!s100 8[CRn;<99lakF>YiYmaCz0
!s85 0
Ux_lut8_mux4
IF=A5nlX]S66@GUSjNPg0N3
V<YiimF2H4H8GhJ6n0lHR40
R1
R12
R51
R52
L0 156
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 3XVAL]BN;;;ml^mo31oK_1
!s85 0
vX_MCB
IBZ>9S9S=A;;4FThSCWNY51
VfVDl5ec2hnQ44`ZJQLK@<2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MCB.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MCB.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@m@c@b
!i10b 1
!s100 ?CSU^JIk`Z6[Vl_[<fD=B0
!s85 0
vX_MMCM_ADV
IHdOn4zbSK9onRl47:2b4P1
Vkga;ak5E?ElnZmjX5U[Pi1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v
L0 92
R5
r1
31
R6
R7
R8
R9
n@x_@m@m@c@m_@a@d@v
!i10b 1
!s100 ;L`dFbUmz;VcWoUM^]gjg0
!s85 0
vX_MMCME2_ADV
IU8Lj;2S0gX;55fc99RQ;`0
VHe_0O@Ec4iLf2TaG;bDHk1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v
L0 102
R5
r1
31
R6
R7
R8
R9
n@x_@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 4]?RDUYj87LmgTo1HWE483
!s85 0
vX_MULT18X18
IGl_;U1_5^3jO]c^7;=?c93
V<^oz]BH^AloP6okiV1nm;3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18
!i10b 1
!s100 zjMKWXL;Zm<F>][2>hhFM3
!s85 0
vX_MULT18X18S
IgI5JHlP9E1MOn_kjKf2Gb3
VEggYXlT1HPF]Il6E1b[QF2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18@s
!i10b 1
!s100 zLDgAb<fek<lgBH9EPF?X0
!s85 0
vX_MULT18X18SIO
IoZJjNjjFVFMg]:6Tc<O6;2
V<;F:U;AaIZT9HC[H47^E;3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 9:YcRn5faUQXf@zHPJ@FO0
!s85 0
vX_MUX2
IBEg_^J9FVF_7g4A9Fa9@d2
VzCRB^h8Q^lQBMSM?L2O@21
R1
R12
R27
R28
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@x2
!i10b 1
!s100 ^lebo?hCcQaN2FHC^Q`C82
!s85 0
vX_OBUF
IAHn?K>zGjb^1H;^_ZJAk[0
V[@TI98_FDWkgOTYG`RaJZ2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f
!i10b 1
!s100 WF4?=CCTd0@PMQ[0`TfG42
!s85 0
vX_OBUFDS
IGUb?L`33TcYeEXTznIjL82
V@AQggNWbz0Ge5P2>GAnEo0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@d@s
!i10b 1
!s100 cWaMWKYDze;f3OZb`j4^i1
!s85 0
vX_OBUFT
I;hFL=EGG[i4FaF8OY?ChV0
V4BiUZAgJ_n>:PoAP@Jc_c2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t
!i10b 1
!s100 V7HOz@DTfHXh0X2MVYzn]3
!s85 0
vX_OBUFT_DCIEN
Ia`3gOVk>8[Tbb4OKU17mH1
V0doGO;j@>mnz?Wh^3ULAf3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t_@d@c@i@e@n
!i10b 1
!s100 o^oH]l>8Z74ie8z^HYo8G0
!s85 0
vX_OBUFTDS
IKNUG]5YPThKjlOdTX>:^72
VE:<Q^T]9@16eJ9d@:3OU=3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t@d@s
!i10b 1
!s100 fX:lSEm[_>lEld26C7jRL1
!s85 0
vX_OBUFTDS_DCIEN
ITO0l707iMC9YH<EXKe^<K2
VkG7BVG`P3zXlH;8:WWDOT1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t@d@s_@d@c@i@e@n
!i10b 1
!s100 f[`Ubz7NZ<QjUGRC_2Ene0
!s85 0
vX_ODDR
Ie81LAj]Zh_jR1AOFX=UC]2
VV4F62mdX7Y9MNDKlOe4SS1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@d@r
!i10b 1
!s100 Vi6VfHP5UO6b5l4[LEfbU3
!s85 0
vX_ODDR2
I[iW<12CCTl]Sd<Fo<GAD62
VYgFi8gh`Z^3=KL@90Nab91
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@d@r2
!i10b 1
!s100 :J]Vd0d<RkA=QIzWU];hT0
!s85 0
vX_ODELAYE2
I]OV4[24X?m5g^8`6;QdP03
VR]DARMWj1@j2Vz8=SRiz_3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@e@l@a@y@e2
!i10b 1
!s100 6JM>^M6TWKQE6]>?YkYo_3
!s85 0
vX_ODELAYE2_FINEDELAY
I]eJ[<=ozA_3`@e:0f0h`_0
VYF[9e6MedYKRTzEhd2HK71
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 C=WWU19Cb9=zaoC0RhLBj2
!s85 0
vX_ONE
I:[`gA>5RG`fPO9i:YdKB10
V5^;=0fZ<Q@?M5Wn3Fm77[3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ONE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ONE.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@n@e
!i10b 1
!s100 zV4;i@zKOKSniG@H>bE?23
!s85 0
vX_OPAD
IfzI2RYLaikFN62Z_]bBE:2
V:_LS2l0a]ESlQ<N<g9[=<3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@p@a@d
!i10b 1
!s100 ez2eB7TPhelg<c7ML^bO_0
!s85 0
vX_OR16
IT>:Alm[fQ24iz7FCW>WW?1
Vl;Xdla01c63okz<dz5oM91
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r16
!i10b 1
!s100 [QDDHe>6@ebX_2UZbPMfd1
!s85 0
vX_OR2
IDAAf@C@IM939O[UiM09>:0
V=0TdLh2QWh=Vkn^mXcYdm3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r2
!i10b 1
!s100 La8ajBL^>7ko6g>GIooEI2
!s85 0
vX_OR2L
I7?OF=g:>9CHBmekP^8>oz2
V`MCmf2k83T@>j_kOjR57L1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@o@r2@l
!i10b 1
!s100 k0D02]WlA53Mfn0=lM5UN0
!s85 0
vX_OR3
IC74bj?=ikl_O86B7gb8T?3
VJHeRzXDghWE8a]kZP;^nf3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r3
!i10b 1
!s100 E4@W_nUIaYk8_hcM^9B8n2
!s85 0
vX_OR32
IXTF6EZBlUd2zKgoAIcAWk2
V43BM[Q];14N2<F?G7zcY[1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r32
!i10b 1
!s100 VJI__GNTHnMcmKj8WITal1
!s85 0
vX_OR4
Ig`R7l_ann[GhHojU5dT@=0
VRDbM[T]WlYX?_PcaNJU[11
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r4
!i10b 1
!s100 Ln=lB:Ha]KF]gaYKZ^8013
!s85 0
vX_OR5
IfTQU6ogBY>ob:3aIO]0:Q2
V06W`3[L@9O;XGlID1_hTc1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r5
!i10b 1
!s100 FHoU=2:cbUhO<U0nbd9KW2
!s85 0
vX_OR6
IcEJ3Wi<I_egU3`W`g>@C`0
V<0^7fjh^HGJJfKH:AS?YG0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r6
!i10b 1
!s100 i9i7ELFYDkoZPC_Hg_h=I3
!s85 0
vX_OR7
IWI<EMaI:T@LUdWI=LlUOV2
V_k3ecRUlomT=G;dz`2ekL3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR7.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r7
!i10b 1
!s100 F27<Y^D9RWfe9<ifkh5^D3
!s85 0
vX_OR8
IcnkdlX7oLlD16WR8>3diJ3
VkH]iMJ:P@dSkZZQlE8NDH1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r8
!i10b 1
!s100 ki:;`:zQnlG64d8UFM1H:1
!s85 0
vX_OR9
IHJf3QDDBRSV_c=S`c6dFB1
V2No1aMz7k<<2acJFXJY_i1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OR9.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r9
!i10b 1
!s100 Rk[LP7fo4NQaYE=JTi`180
!s85 0
vX_OSERDES
IdcGe@]LeUT:TDbd@bzbeX2
ViBjFgKc22X:NChOQPW?Wh1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s
!i10b 1
!s100 1N]8Ida_g_O8Z8ZOkBE]c0
!s85 0
vX_OSERDES2
I<N8QZPkYVMOk1S=8JA>o40
V9zUj1CdTNLnCkUUE3>W5Y2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v
L0 35
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s2
!i10b 1
!s100 V0@n[`GX4_S=:P;@nSBjU0
!s85 0
vX_OSERDESE1
I^8oW@dB;1Ro;_=N;U4h<;0
VcK1`c6GD?ezjb3dQf_4A^3
R1
R2
R10
R11
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s@e1
!i10b 1
!s100 U[7Mf2?l910__zJQB^eXL1
!s85 0
vX_OSERDESE2
IZEenSeVHY99Kl:`Ke1lT>2
VK1Zn@mVDJI88L6Xc?0V8K3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s@e2
!i10b 1
!s100 47K`>KbaQg6dJlLSjB>VX3
!s85 0
vX_OUT_FIFO
Ib;@7D9mUcgMC<?L43<2>@1
V6<KGGNSKaV_WMU^JKX0I10
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@o@u@t_@f@i@f@o
!i10b 1
!s100 nQU`hWnIW:hcWedR_Zc:H1
!s85 0
vX_PCIE_2_0
IEUXBGHoS1B_F7;bFdaL>=0
VAT9[_j9^W83@<_`40cUY[1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_2_0
!i10b 1
!s100 91`Y9Q7<;X:Eka;OeRiR63
!s85 0
vX_PCIE_2_1
INCh`fK0izXBXPbH7ob8Ui1
V6oSciYC]0OGnP;i_4c5eG0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_2_1
!i10b 1
!s100 GW6X1Se[m]InO<YGe9;G^0
!s85 0
vX_PCIE_3_0
IJJiQMF1Ig4efCOF@NKJ<T1
VZAAjE@K3jN56F2ko<_hgo1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_3_0
!i10b 1
!s100 U2ncVWfebE8<OZA^gi`FW3
!s85 0
vX_PCIE_A1
ITaie;K_z`e_6eYZ6SWLl:3
V17]MYOXJ:8LBi<5>P>_D>3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_@a1
!i10b 1
!s100 ^kOa^HRljROVWJ=DQ3G<h1
!s85 0
vX_PCIE_INTERNAL_1_1
IbV_9Wa3EgL:W<?1]OCkjd0
Va^aK7I_Y;ibCNNBbFU;RF3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 PIgOOBV?G@5?Lo9<]FLoD1
!s85 0
vX_PD
If_HIeE5j]ZOT=?E1GFPYc0
V6cVT2nPL;_V`1<P1>dL[k3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@d
!i10b 1
!s100 65SO22Wan4ICZ6C^4lTzC3
!s85 0
vX_PHASER_IN
ICMBXN>lRnDZaTh_1eNnoa1
V>znzYmPHElno>N1mG8O5Q1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@i@n
!i10b 1
!s100 _5PS9a=h6DlhM^EgY[iZO1
!s85 0
vX_PHASER_IN_PHY
I]0k<CmaMP9k33c^RNjZI11
VM4W^Z?Sc82kWVE<0ih^jK1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v
L0 42
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 5`LVc@_Ao^S`gP7SzP7ae2
!s85 0
vX_PHASER_OUT
IgWOK`mU:P7AK6?`D8^hkA3
VVcVGjA=3P`^b>J>>@6nA;0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v
L0 40
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 eOa6ezPESL;0<knLz7gFk1
!s85 0
vX_PHASER_OUT_PHY
I5QO:5zViLb57UY92O1CZb1
VL9=VBOckUGmc?JXCL:foU1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v
L0 42
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 1MEISj^CPij_YBkSjzB580
!s85 0
vX_PHASER_REF
Ik]b=O13bGGZaBo3<gcfDa0
VcQWQOSHiK[3F7HT:`>jP20
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 ;h:Rjlh]<MX7LU:4YnZcY0
!s85 0
vX_PHY_CONTROL
I54J^BP@YJcV7?dEXaK;S@1
V:zzKAk>UZGIgQ;G_o;[2g2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 h7OLTK`E:oGkkBMJhS;gV2
!s85 0
vX_PLL_ADV
I023iV?=dE6z6gm2T@PlzU3
V@H<I>Y0?4E<Mfl1802e]d1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@p@l@l_@a@d@v
!i10b 1
!s100 =IgDR3fGmTjUWS=7mVA2[0
!s85 0
vX_PLLE2_ADV
I7SZ`4i_B?eBTzFE3TZghF1
VUUZ1db1^L<47GaDFcAdYZ0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@p@l@l@e2_@a@d@v
!i10b 1
!s100 D96FNK55?Fl=bB>W>Z@6U0
!s85 0
vX_PMCD
I[^b2MPAGUn]dc<fWMXWBF0
VE67FVm74SfXB:@eE;8bGQ2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@p@m@c@d
!i10b 1
!s100 G<RKjokQegP9AfKzDPN400
!s85 0
vX_POST_CRC_INTERNAL
I<K4@E7i=<m_1>M6eL06[e3
V0T`S[k?=SP>ndn5I<U[oi1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 dCm2ZhaTTICKGB<9cL?L:1
!s85 0
vX_PPC405_ADV
I8z@;PH7eE[[7@k114JEi93
V1Y6P2^j=CmJEk]D8V475M0
R1
R12
R19
R20
L0 20
R5
r1
31
R6
R7
R8
R9
n@x_@p@p@c405_@a@d@v
!i10b 1
!s100 XKYFLJ_Y9ADe_g4LER3Co2
!s85 0
vX_PPC440
I4fWnfMHz;W@Im6JShb4@22
V_][PJ@LLh6>CnO8bz0bo20
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@p@c440
!i10b 1
!s100 f?;S856=4a4F]?QU8oED]1
!s85 0
vX_PU
IF[iNa9S29d8I03eEg0CMH2
VIP8`;L4l9Fjh<=z6Yn0o>3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PU.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_PU.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@u
!i10b 1
!s100 Cd@GXLXo45Q[LP5AGUGT13
!s85 0
vX_RAM32M
IXj47bjoN114zPVOSDh2Nl2
V;zPUGD2gh5^82gVM`fMW@2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m32@m
!i10b 1
!s100 [kI:j@;FSHVVETnigi@X?1
!s85 0
vX_RAM64M
I:c;8M1jL0`mMJ[Vd9JQIz2
V5:_7F_K`PF3Phn>fRg9F52
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m64@m
!i10b 1
!s100 35COOUH^:>`Q=a^;KEAlV0
!s85 0
vX_RAMB16
IiY5<9d=a4JG6e1J>3WC:G2
VAI^4K>AV13Z0ZhU2>82?>3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16
!i10b 1
!s100 AZY?H[8F>MAz^5Z;_]WZV3
!s85 0
vX_RAMB16_S1
IH=m3G1]G^foo;N7mal2UD2
VD48:61DVDTz5>1AD8D5D^3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v
L0 338
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1
!i10b 1
!s100 ^oZZ5VzG;R_j>6cdHe:DR1
!s85 0
vX_RAMB16_S18
IH8ElG2mf7>kPoRCI0hO9S1
VQVWPO7;fd2lD=zjm==W7h1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v
L0 584
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18
!i10b 1
!s100 6XRa@^N08n[?:PH=C=]Uk3
!s85 0
vX_RAMB16_S18_S18
Ij`2nm`S4<:Sio64Ezd11Z0
V=NLA_EaRB;3_do`0oMYf^3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v
L0 1337
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18_@s18
!i10b 1
!s100 CGzm;H6`?bQ4Ag6V=zgV10
!s85 0
vX_RAMB16_S18_S36
IEbz_[lh6:U;4SB=3zMfJb1
VFO4?gda5NlicjcMVWdGaz1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v
L0 1544
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18_@s36
!i10b 1
!s100 :E_W9n[7z>ofc=^4n?T[Z1
!s85 0
vX_RAMB16_S1_S1
IQZDDF82XLjg=AV?X=X=TA3
V^UGmK1X2T^<DnmIh7H`cd0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v
L0 892
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s1
!i10b 1
!s100 YAmABOaU6D^Gk3=>X_4iU0
!s85 0
vX_RAMB16_S1_S18
I2`^ec]7F<Pf7JG?c9SkG_3
Vm?BU:H6H4MfFB_dOV`0dT3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v
L0 1101
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s18
!i10b 1
!s100 3[dC0S?bB8LXDnacPW;;E1
!s85 0
vX_RAMB16_S1_S2
I^Y8C^oHUAzH[MPI;>laUc3
V565?Ze;46Qim]hKfSEZK<2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v
L0 906
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s2
!i10b 1
!s100 <PhbZ4EO0`URgIL4hdz<z2
!s85 0
vX_RAMB16_S1_S36
IK3HH_omlS]n@5SP<n=^a03
VWZo]YNe:OVl4TI6l1dfDP3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v
L0 1296
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s36
!i10b 1
!s100 ^SViUFj=c7z[GjSM833Nn1
!s85 0
vX_RAMB16_S1_S4
IY:Q6]e]Tg<JM6FTD@RB:S3
Vj1HEd8B2DC`H:NOQ@m7QL0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v
L0 925
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s4
!i10b 1
!s100 kk=JzhkIaDQF@aLC==39<1
!s85 0
vX_RAMB16_S1_S9
IeJc1QmmJG0:LkS8TLRlfW1
V9KzekLjhWZPglibILoUeI0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v
L0 1005
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s9
!i10b 1
!s100 iFdYLfLnTjleQJ:;iI^if0
!s85 0
vX_RAMB16_S2
I@BN[J]RA]Hol`bPWlGfO>1
V1i2:O;flVoQd6jCJTdZIJ2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v
L0 349
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2
!i10b 1
!s100 ?ZFQagJ>EF@RJ97[DFU7b3
!s85 0
vX_RAMB16_S2_S18
IFSZXNY0Q9;Y:YgDA=kWT20
VFUUIXcK4LdUTTzo]Y2Si?3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v
L0 1109
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s18
!i10b 1
!s100 I^o3ITh?K]gj82Ujfkgii2
!s85 0
vX_RAMB16_S2_S2
ICk:Se24o2ecIKh@?RV]Li1
VlYVIOi8IQQK]`W4S48Z7<2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v
L0 908
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s2
!i10b 1
!s100 [cS3A_6T1lVXDTOQfkCiA0
!s85 0
vX_RAMB16_S2_S36
If03DU<SoV3^e5`bhIP3E^1
V7=[[M3n[AzES4EWk6=CSa2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v
L0 1304
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s36
!i10b 1
!s100 5lHVIW?<dR^Ta4aVQF9D63
!s85 0
vX_RAMB16_S2_S4
I4Zh23Gh@[R=Rm5`ZAmKjC0
VW^J3RaL]9FR@aB2h3J;]m0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v
L0 933
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s4
!i10b 1
!s100 `6BJjhOO=<dH9HDVT`iVM1
!s85 0
vX_RAMB16_S2_S9
IgVTb0M[=I0b^TEG2XdDfT2
VDWjS6@e[6HHzIMMakbH=B0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v
L0 1013
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s9
!i10b 1
!s100 Xge2zX1JS3@>6B3D^M9DK3
!s85 0
vX_RAMB16_S36
I8D2hc8^M]BnDXemoNjC^o2
VQ1@OcinfnIFZ4Q<0S3SC00
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v
L0 833
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s36
!i10b 1
!s100 m99DT`;bhcJf<D5LA=S1Z1
!s85 0
vX_RAMB16_S36_S36
If@m8<R5mG?zb=8dd[nGLd0
Vz>WRa6c]K4<_egSPAemnP3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v
L0 1727
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s36_@s36
!i10b 1
!s100 5[O_=N=oT9EB;c4O`:7=X1
!s85 0
vX_RAMB16_S4
IONTIG>9WB5b0UWDgfYidc3
V>RFQ9a@SR4?ghbU`Fe3G63
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v
L0 374
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4
!i10b 1
!s100 @V?AZiFFk1^e39_PCS^XQ1
!s85 0
vX_RAMB16_S4_S18
IOOagBUXd8X@>0Mmm[DI9O0
VbGCO=?oP[3Lgkb`SzQOQc3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v
L0 1128
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s18
!i10b 1
!s100 T<;Wa53Qe7>:SM1N@:0;V3
!s85 0
vX_RAMB16_S4_S36
IHm2Vg>6TMCT022a12D@U`0
VzGhMBFQc5e:eO>=ZnJZj71
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v
L0 1323
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s36
!i10b 1
!s100 FQo^DLT^QOF=F6=@@^^iI0
!s85 0
vX_RAMB16_S4_S4
I[f1Ja=f]W3ZbY:^<@PAgM2
VE>2Al8?bMC6bPm^mjmoma0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v
L0 946
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s4
!i10b 1
!s100 T=H=7LIZmRZoZgKc`VQ7m2
!s85 0
vX_RAMB16_S4_S9
I]Yc3IYX5m?1dE=eKAQo5i1
VKYgXFE[5U1:AEk43CK31Q2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v
L0 1032
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s9
!i10b 1
!s100 n__BONU6keVM[F6f;?Z^T0
!s85 0
vX_RAMB16_S9
I^7oH1Fa^=^54bkibJEXFc1
V3J>MzO91M]eH4JO3ML1dU3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v
L0 461
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9
!i10b 1
!s100 1cWh9_9kOac1bWSMfzC3G1
!s85 0
vX_RAMB16_S9_S18
INnY<HgB?:?nL_<k;l[@[a3
VQKiGgSQfBVO@j]`?O0zZV0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v
L0 1253
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s18
!i10b 1
!s100 o^Img<aY8BJiBNbMm`cc33
!s85 0
vX_RAMB16_S9_S36
I87B9RJ=jDYg6D;=_`7TKB0
VM<@SkWIPLGbe^02z4ha:^3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v
L0 1448
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s36
!i10b 1
!s100 E5O<>LKELfH@HV6T^K_MD0
!s85 0
vX_RAMB16_S9_S9
I?QLTM9LMlEoLKH7W]KC[X1
V9j]n>f2OaHCVogKKA_O5R0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v
L0 1145
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s9
!i10b 1
!s100 __jYkE>BnN6;Cj569kA?Q1
!s85 0
vX_RAMB16BWE
ICV[3565gZEnddTiXdVNk=0
V8=OW>7:KLPX<Q@3^W9`O;0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16@b@w@e
!i10b 1
!s100 19Rb?DVdHXXVMX;M=`FL`3
!s85 0
vX_RAMB16BWER
Iz?a05;dfm1VDMb3J<c91c3
VG]jf9?LXR`j4OmC[lX<ff1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16@b@w@e@r
!i10b 1
!s100 eXMF=W8;0Yk?K4^NZB0__3
!s85 0
vX_RAMB18
I:IbJB8Qhea1C5jH=aYAO:0
V@Z?lA5ZSShgMIfX9?0L5;1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18
!i10b 1
!s100 5lgb^DQ=0Me>On?A[SzRV2
!s85 0
vX_RAMB18E1
IOA71E4[6Z;NYWeLjH^bz43
VJ_G@ZlSQ>KZ2`RjafCF_C2
R1
R2
Z53 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v
Z54 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v
L0 53
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18@e1
!i10b 1
!s100 Y^LMK2n:LY^@Oz1gZ[Iz^3
!s85 0
vX_RAMB18SDP
IPJg]odP;h6c^A?0FQMPP=3
V5mXzaRHJ576:XBF<l8JQ=0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18@s@d@p
!i10b 1
!s100 2;LEIgI=b7GSkO8Z`7BEo3
!s85 0
vX_RAMB36_EXP
IB<TIamb=TO;IZT]Pib9QF2
V6c^bCzHXhH]_FlZ31aAbS2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36_@e@x@p
!i10b 1
!s100 GVM^[hon:^cLP_QeQkE6W1
!s85 0
vX_RAMB36E1
IijIoOJ463oj8FiR=Am8523
V;F02E;^;[fkJU^@7_=WO^3
R1
R2
Z55 8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v
Z56 FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v
L0 59
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36@e1
!i10b 1
!s100 DHl9j0oR;M53djj@h7@ah2
!s85 0
vX_RAMB36SDP_EXP
I`O6gn]nn;hWWMJ<hK[A9f1
VLO0@7`InfjRh]EPl4fS;X3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 D;4YzcWLVkb@e?mhj9T8>3
!s85 0
vX_RAMB4_S1
I<F5OlY=DP[PL=0he2>78Z3
Vo:QY<hAUg>K;oHLFTHBCI1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v
L0 219
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1
!i10b 1
!s100 X[73JJEdWRc__Q2H@?a]=2
!s85 0
vX_RAMB4_S16
Ijk@?5;[OekE<WI@>^b7S`3
VP]DDiH7QL2m<TDR3=R[CZ3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v
L0 387
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s16
!i10b 1
!s100 EH=CSgBJ0^9_DLgCJ0I]O1
!s85 0
vX_RAMB4_S16_S16
I[j8OMI12LRF;S;[6fa7ml0
V@Q?jdk2QJPVkRi@SP9^9O1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v
L0 895
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s16_@s16
!i10b 1
!s100 d=gA7DPYJ0IUF=H_V^lX83
!s85 0
vX_RAMB4_S1_S1
I6;:aAfDWlcle0nDZ=@RMP0
V8hO9RKEQgikW5VgXgmh=`0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v
L0 649
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s1
!i10b 1
!s100 5?BhIWAmalS8o;k?g<=dV0
!s85 0
vX_RAMB4_S1_S16
IEU16ISYLzzhIMSmake:Cm0
V1KKCZ_ChI3mo[7a7`Kgk]2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v
L0 772
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s16
!i10b 1
!s100 oWoO03L4DPzleSVFF`<c90
!s85 0
vX_RAMB4_S1_S2
IoNbn]RFMj9FaOT[FiT@kO3
Vo:06Gl<]JgMR]I;GBj<k]0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v
L0 655
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s2
!i10b 1
!s100 QoLN6ozJocjFA`W4;H@`]0
!s85 0
vX_RAMB4_S1_S4
IC`ck5AeVdBJefNVO7d3Kb3
V[L]iOn_<5;V:V4hci>[SV3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v
L0 670
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s4
!i10b 1
!s100 [KB4MlXDfj<S<c]T7b:I:1
!s85 0
vX_RAMB4_S1_S8
I9N]UOh9TKj`LiK8S_eSSe1
VCNU>XYdI7GZo8ZiT4]j7i1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v
L0 703
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s8
!i10b 1
!s100 E=g9K6Sg4GRH1e:zE_H1c0
!s85 0
vX_RAMB4_S2
IBMHi;?KHJlNRV770M_ZM12
VKUQ=GgF9:BeU9_k1JUSVI3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v
L0 228
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2
!i10b 1
!s100 nBhzAYanYBQM>Y=U144K=1
!s85 0
vX_RAMB4_S2_S16
I5<GGHElTQR;6eJ:ddJ23]1
VSa`=4<YDY6zE<Ujk?;;S60
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v
L0 778
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s16
!i10b 1
!s100 EaUOj9LkgV0e5AJQoD4`[3
!s85 0
vX_RAMB4_S2_S2
Ih>zP?>:[SlzFULN9DM=XY1
VJnYQ8VJVZP1Q?]YO7VH4Z2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v
L0 661
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s2
!i10b 1
!s100 0Waj<K<>5KRn6AahncBzg0
!s85 0
vX_RAMB4_S2_S4
IN<DmT5_>03Zf[N:NEoSk81
V;DRGh]6gNknGl9fd:[QCQ3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v
L0 676
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s4
!i10b 1
!s100 oj43GTlilCPLf`WEZg3ZY3
!s85 0
vX_RAMB4_S2_S8
IDFcO2@oj7GK8[C^OB=H601
V?MKNZ3cjZ6dZ5QZ>PIGM:2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v
L0 709
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s8
!i10b 1
!s100 VBoVgnKPI@1K5>4UiRh=I1
!s85 0
vX_RAMB4_S4
I_8LhXA2RmdF=9DWnE82C=3
VQ]f8bCn=D<OAODA^`[=Pd0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v
L0 249
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4
!i10b 1
!s100 n3_ZJ;Lh9PdfcYo6zA?nV0
!s85 0
vX_RAMB4_S4_S16
I1g1BCbn=E?5RE4=K94dcH0
V4ziMHHKfC00Ifk?mhiS<h3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v
L0 793
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s16
!i10b 1
!s100 hMV9jdnP2FY8jL0?1Se7Z0
!s85 0
vX_RAMB4_S4_S4
INQZ5gHI1SlULQ]c7JL?nF2
V83<@S4E^G@`PTSlH9gDg<0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v
L0 691
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s4
!i10b 1
!s100 Cc9_=B6NFUaYzIQ_EW[Sz2
!s85 0
vX_RAMB4_S4_S8
I>jR1zj0oLWkk09NK;P2zA0
V2PSl[OK<aI5giT[1nZf:m0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v
L0 724
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s8
!i10b 1
!s100 ofPloGHM0UUAiW<JlhS6M1
!s85 0
vX_RAMB4_S8
I>HDBT;4m9Xj5oEZ2^d1I01
V`7LlhOe;;S_LWCiK^2^B`0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v
L0 294
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8
!i10b 1
!s100 EcHL[fnY3e:Hj>@KN:]Re2
!s85 0
vX_RAMB4_S8_S16
I<O6U[@5WEzoi]cKf3>H9<3
Vg?BI_baPF`[5kTA`m6K@b3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v
L0 826
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8_@s16
!i10b 1
!s100 CQ3a0Fa[9WW_a;]QjjZPe3
!s85 0
vX_RAMB4_S8_S8
I`RPRPJQkoI>16;cA4QZH21
Vf2_DRHCNYRAd>azVl8UY=0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v
L0 757
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8_@s8
!i10b 1
!s100 `>cL_ziUP1IQzje;<MBmF0
!s85 0
vX_RAMB8BWER
IPR[3eEF9eYGThdNWe]_Um2
V92CJ_=Qe363CLDGN8W:3D1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b8@b@w@e@r
!i10b 1
!s100 QjWzBc5djhjV;UdJJZ0LR1
!s85 0
vX_RAMD128
IGc=hW><@9b008<O=QD]cS1
V@8`6fgK]JWn@bhi@?BIio0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d128
!i10b 1
!s100 bSA^<?TndcdidonX;dh9l1
!s85 0
vX_RAMD16
IkE<NN[;JGNA6czz`4[30L2
V=lOH@?;[_Sb`ic_LA7naX0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d16
!i10b 1
!s100 kF0Pb^YN:<23F^d`0I<BI1
!s85 0
vX_RAMD32
I2ignVk;[lUMmcQ4R4HVG_2
VaWBeLBo_gghSOnoWl^aLF0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d32
!i10b 1
!s100 zeFFjg[Bm3G`Bk=;05^Kz0
!s85 0
vX_RAMD64
IG=37gE[Ugg00AYO?^R5>_3
VO`KknN9NDJ_eK>EHQPPJm1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d64
!i10b 1
!s100 RhU8X40<DKU`gT49O8RB_2
!s85 0
vX_RAMD64_ADV
I`CBF_C7ngN3SAUMA?5i_00
V@FDS6PBzWUTLLJY]H;in63
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d64_@a@d@v
!i10b 1
!s100 bAoe<WkljEfjhU1FC7P612
!s85 0
vX_RAMS128
ICA<jHmX?<abKP3inbdiVc1
VPM8@dUM^nD28jJg`2MB``2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s128
!i10b 1
!s100 6P=aIS`A0<M<MHXFW5NKX3
!s85 0
vX_RAMS16
ICbJmB9?2gH6cb;oiW243i0
V?4R9`FN=gL2BcDX]0nn]i0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s16
!i10b 1
!s100 =6LP699]ZHkXn89z]OVVT3
!s85 0
vX_RAMS256
I<Q>68ZT29enJ2UP9elbLa2
V]IooIFYA=jGO=ZOoYFzz70
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s256
!i10b 1
!s100 MVRJPjE>WUQ;nG9AYLM=Q3
!s85 0
vX_RAMS32
I?F^gMIEbV^[X?H2z8KoBM3
V7LN0JkFPM;7Yi;T3[;f5m1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s32
!i10b 1
!s100 iAn4R6FYhiV_@<[;<PKJ12
!s85 0
vX_RAMS64
I0EACZPoJGRH1;B2RlXahl2
V8B5dI7^<bYPBABYNg9QFF0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s64
!i10b 1
!s100 6XSeV6U9N]M0eGjJk7VM01
!s85 0
vX_RAMS64_ADV
I;8BZhc1S4:ZO<i[m^[z[>0
V[H>VIOB:BD]]afn?3m=2D0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s64_@a@d@v
!i10b 1
!s100 ?H833J83@?EUXAV7_;];P2
!s85 0
vX_RB18_INTERNAL_VLOG
IUa`U7i5@Hi;?ai:_ORRdb2
VnKXJzT@RGe^JRgB9g94703
R1
R2
R53
R54
L0 859
R5
r1
31
R6
R7
R8
R9
n@x_@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 S^PFgDmb?QQ=mjK3d>>?;3
!s85 0
vX_RB36_INTERNAL_VLOG
I2Ll63>6?4B7VmB:VQ][L?3
V3f>I<ET`;FzZK:1F?N=^B0
R1
R2
R55
R56
L0 1209
R5
r1
31
R6
R7
R8
R9
n@x_@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 BC>W:P__L=^aGKU9fIFPN0
!s85 0
vX_SFF
I>A:HYUL^83gaYInUo3D>n3
Vo59gO_aiLg;Zh@bO>?7:03
R1
R12
R29
R30
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@s@f@f
!i10b 1
!s100 M9P]6`P=5Pf=mJAVjAnPo1
!s85 0
vX_SIM_CONFIG_S6
I:kkg3M5bN;SW1YI__?NJK3
V;k5kekTMVjXe1T_DV5:d?1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 n;@FdO@Rezfj>a@VJ8KC_3
!s85 0
vX_SIM_CONFIG_S6_SERIAL
I1lDYd10b:<TH`<j?]6PIM3
VJY:H9:B>A73Pc@OoAjNJ50
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 WSlI0gO3BoFj4YP;ULOho1
!s85 0
vX_SIM_CONFIG_V5
IbgGZ>^SY33CjLALo<lEch3
V]1EWf^3eVi>:QNOKA0j^<3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v
L0 39
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 [hicLe>EO[eWhTHZO8Y^f3
!s85 0
vX_SIM_CONFIG_V6
IETaGgGKS09TBWS2]M[jKN3
VEEof<HWS>I:ULXaeBK[6h1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v
L0 40
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 o8E8YiM^E?_;LGRokKE2Q3
!s85 0
vX_SIM_CONFIG_V6_SERIAL
IGH9FNF4LZ:NlX=:H51_Q90
V95lbJQ3l46IZ2RRVfTHCn2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 KU4:QZc:I_X]];OzDNnk?2
!s85 0
vX_SIM_CONFIGE2
I7JzU7IjXhT[OQn6RQE0]41
VROcK[OIb`Q1cF8EeRkn:22
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 i;i1J1<b1=Ol`IUCd[Oz02
!s85 0
vX_SPI_ACCESS
IRZ?jn^H5ZT_[lRYU7JdTG1
Vm2z5QK^PQIf27[8QF5HVH2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 l0N7lVkW<oR`;5laPiYhE2
!s85 0
vX_SRL16E
IYAKc>Cl;SO<VX6ZYWF5`13
V5NM_^mz:Snb1FVWhgF20e0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l16@e
!i10b 1
!s100 Q_b6lC[TFhMR@:cf>QECb1
!s85 0
vX_SRLC16E
IPh6HZ2D94CS4`2_N4nkTn0
V2I]?60Wn1lXmYWiPhUVAe0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l@c16@e
!i10b 1
!s100 SSSmS^Wg0X40ac:3NV@N=3
!s85 0
vX_SRLC32E
IADGUN0[3TakFE4U^clNhB1
VLJYCRYO[RYg:9CgK;]1@73
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l@c32@e
!i10b 1
!s100 eea[:I84KdI97;JEH:3<F2
!s85 0
vX_STARTUP_FPGACORE
IHFF1i5CV:XjO5>h5az=1Z2
VBZ;L5f9a8cW?EDJzhRHnG1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 8@z9>Smz<E8B;l4ZBcBhg2
!s85 0
vX_STARTUP_SPARTAN3
INFIQZfnl2PzI@Ja?g]9T53
VPg;eK`G2a8Y0bn^g5Y_9e2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 @Hi[lQjK:48CPhKPKi>@A1
!s85 0
vX_STARTUP_SPARTAN3A
IJi>KlM;nSIZ[cOIdodn_P0
VH4dLT?@nSS27DYcHkgzZ_0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 a9U:YA6IIc]d=5Doa7O[]2
!s85 0
vX_STARTUP_SPARTAN3E
INPX^IToK5c^GK>GH4d]Ng0
Vac6VnQabTiKj@odJV6:;]0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 ccCDZ]gS3_XFU2BX;lPIQ0
!s85 0
vX_STARTUP_SPARTAN6
IkRI[VKj02>^2REhb0F`oP3
VmHk<bBj19OMN]PgJjS4XT3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 KFY>dUVYI?Az1V46d28J<1
!s85 0
vX_STARTUP_VIRTEX4
Id^c`9>V:hg>0[f93nINBG2
VH1;XMjg:b80`=4a9B4>cF0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 66zegV@NMMghd[5:kZ`R<3
!s85 0
vX_STARTUP_VIRTEX5
IU:GhMiQ:=L5BImDd?eGUD1
VW3mN3PMoj_aBhn93<7TCB2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 MLUFDUZnXhVSCUgKR7CeH3
!s85 0
vX_STARTUP_VIRTEX6
Im=VVGB]z>=TL9U_ReJhTh2
V2;SH7[bH^]Va19Ri@LDJc0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 Pd9LLSjJ40W<g3:EI9oMi0
!s85 0
vX_STARTUP_VIRTEX6_SELF_TIMING
ILc1@6Sl?JGmcfJGfIbGLO2
Ve<MmZJ=RhUBjjYYD`ekgD3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x6_@s@e@l@f_@t@i@m@i@n@g
!i10b 1
!s100 ON:o4Q6OggofSQdQJgOhi1
!s85 0
vX_STARTUPE2
IMLX@aOb0QJ5;MNR`KW?FH3
VYC@l0=F:_k1WI1YUg9R]?2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p@e2
!i10b 1
!s100 2@ff=3IG@2HO5P8o>@afd2
!s85 0
vX_SUH
I5^c:4j?:?EHYoLzldI2NH0
VGP;LX99XUOM9;96z`Db@?0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUH.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUH.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@u@h
!i10b 1
!s100 PSiDXf;JFk4Oo5NPl=GoD0
!s85 0
vX_SUSPEND_SYNC
IkY2GeXaUL=OZPcc:^i8Yn3
VN`zglJa]VMHa>H]2>WQeA3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 8VW5XKA9SAAZzQikz3LW;1
!s85 0
vX_SYSMON
IFcZ^K]iXmOOZZ6n;@60RR3
VKfFz<<3_`5Yl]Fhaj2QgN2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@s@y@s@m@o@n
!i10b 1
!s100 ZDN[K7W]Z]N97Q@H[7lAn2
!s85 0
vX_TEMAC
IW_Q;BVEeRlJ920N@;H_MD1
VVC:[ZPzHUTfVhB1R4ZzQ71
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@t@e@m@a@c
!i10b 1
!s100 ae?XMVC5M]h^0J9IWNFzG2
!s85 0
vX_TEMAC_SINGLE
ILCEIF^kKieYADJYhIL_Qm3
VkKkZ_Zi`T`7Zd9b7bQJH=3
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 Vz>E>`83NRTgGiQ^D4K0S2
!s85 0
vX_TRI
Ii6Ee`cHzobzbZQ8CGSl1N3
VGE;3P:M06T;4PBRHb6a4X2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TRI.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_TRI.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@t@r@i
!i10b 1
!s100 ]9@Mm0fQCR@8MgZ1Jzh9=3
!s85 0
vX_UPAD
I;g2k?GNgTfhmJVLlW>hz31
VG;ZNE_MYM5;ak2;9WzW::1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@u@p@a@d
!i10b 1
!s100 VW51=VbR;4B=?U20o^4851
!s85 0
vX_USR_ACCESS_VIRTEX6
I5?H4@OU@f43mKA0TBUk`W3
VkZZFQgNan<JD<JH;b0fT^0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 ZSl^DgE]:=DUDCMkWNkLH1
!s85 0
vX_USR_ACCESSE2
IlE4D:bH0T5;j`26;f[gWR1
VWj72S@Y:`Fd7Yifo4Y@co0
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 XCe2A`hK[COjbXAE8nM2@3
!s85 0
vX_XADC
IXXfQo_AO0i>zIZDRLR[Bm0
V57gJin]Z@bWan]MnXE9nF1
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XADC.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XADC.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@x@a@d@c
!i10b 1
!s100 X?31P]Lg>7jDVS`od_VhL2
!s85 0
vX_XOR16
I46@]5Ah=_DeFW^H:eI]Ml2
VfYli_>6gHQ7jC^0Yn=l]n1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r16
!i10b 1
!s100 m?W2a:1cF]KA_P^WADeUC1
!s85 0
vX_XOR2
ICmQN<HJ:Ai73=jUVd=2oJ1
VX8OQ@m6d:^a]gl2lXnOl=2
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r2
!i10b 1
!s100 NKF?`3RLOhP9KE>UJRW843
!s85 0
vX_XOR3
I5n=9Kg[3COR^KchLZm9CT3
VQEX<n9:ffj]ISU1Ig4jeU3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r3
!i10b 1
!s100 _=RDK2dAJ<XS0[GWf6eY_2
!s85 0
vX_XOR32
I=3XUEgD?HkGU@`ERW;D9m1
VMJDfVB@]@;NdBn]0TdT1d0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r32
!i10b 1
!s100 HiXO?JWj9:a`KFCnnA2E_0
!s85 0
vX_XOR4
IZjP<hYPH:_hi`225V6O[52
V@]Xc;:n6a`Q9AcRWlKcN^0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r4
!i10b 1
!s100 Pl@0BU?VL4Yb8=T?ZTMUG0
!s85 0
vX_XOR5
IAZ:HF`X^2>dR0N]Z6oXS`1
VU:ch^2WI1`@D@=c=`iI3K1
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r5
!i10b 1
!s100 C]KgDcoCjM=C;jl=EcRd83
!s85 0
vX_XOR6
IznM84XXZ>Cn7:?`TQLgff3
VXQono=2We8B:oDj?HInG@3
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r6
!i10b 1
!s100 >`l`DWGGiUXfDO7VEZmF32
!s85 0
vX_XOR7
I;_NAg>@OYORni;b2:aEa[2
VejcNe6a5VlNHoo;Pm^WkF0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r7
!i10b 1
!s100 o8_YRUkA[i>H8SOX3bnRn0
!s85 0
vX_XOR8
I311^beU]<DMfH^I7zoK@o1
VjJoTPcZ^0YO1?P[l8g<Z41
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r8
!i10b 1
!s100 ]0BQia4JN`_GE@Vc__1440
!s85 0
vX_ZERO
IK`Wj49bS5M^bilaZ0C^7V1
VLEH9;5A=8Pn1i5IainYBk0
R1
R12
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@z@e@r@o
!i10b 1
!s100 [fbGZ5@>N_m6ZVM2Pz0Sn0
!s85 0
vX_ZHOLD_DELAY
I`11cd0Da2C]kX9z[`Mh732
VGd_]<m84N=_2`k1`9QQSW2
R1
R2
8C:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v
FC:\Xilinx\13.4\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 CQ<ecWE`KEQfX:Y;9cDPD3
!s85 0
