<dec f='codebrowser/include/fpu/softfloat.h' l='190' type='32'/>
<use f='codebrowser/fpu/softfloat.c' l='182' u='r' c='roundAndPackInt32'/>
<use f='codebrowser/fpu/softfloat.c' l='241' u='r' c='roundAndPackInt64'/>
<use f='codebrowser/fpu/softfloat.c' l='297' u='r' c='roundAndPackUint64'/>
<use f='codebrowser/fpu/softfloat.c' l='443' u='r' c='roundAndPackFloat32'/>
<use f='codebrowser/fpu/softfloat.c' l='465' u='r' c='roundAndPackFloat32'/>
<use f='codebrowser/fpu/softfloat.c' l='640' u='r' c='roundAndPackFloat64'/>
<use f='codebrowser/fpu/softfloat.c' l='669' u='r' c='roundAndPackFloat64'/>
<use f='codebrowser/fpu/softfloat.c' l='855' u='r' c='roundAndPackFloatx80'/>
<use f='codebrowser/fpu/softfloat.c' l='868' u='r' c='roundAndPackFloatx80'/>
<use f='codebrowser/fpu/softfloat.c' l='909' u='r' c='roundAndPackFloatx80'/>
<use f='codebrowser/fpu/softfloat.c' l='931' u='r' c='roundAndPackFloatx80'/>
<use f='codebrowser/fpu/softfloat.c' l='960' u='r' c='roundAndPackFloatx80'/>
<use f='codebrowser/fpu/softfloat.c' l='1182' u='r' c='roundAndPackFloat128'/>
<use f='codebrowser/fpu/softfloat.c' l='1243' u='r' c='roundAndPackFloat128'/>
<use f='codebrowser/fpu/softfloat.c' l='1616' u='r' c='float32_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1623' u='r' c='float32_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1663' u='r' c='float32_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1671' u='r' c='float32_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1820' u='r' c='float32_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1828' u='r' c='float32_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='1955' u='r' c='float32_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='2006' u='r' c='float32_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='2806' u='r' c='float32_exp2'/>
<use f='codebrowser/fpu/softfloat.c' l='3151' u='r' c='float64_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3167' u='r' c='float64_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3202' u='r' c='float64_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3220' u='r' c='float64_to_int16_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3311' u='r' c='float64_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3317' u='r' c='float64_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='3453' u='r' c='roundAndPackFloat16'/>
<use f='codebrowser/fpu/softfloat.c' l='3469' u='r' c='roundAndPackFloat16'/>
<use f='codebrowser/fpu/softfloat.c' l='3738' u='r' c='float64_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='3790' u='r' c='float64_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='4881' u='r' c='floatx80_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4896' u='r' c='floatx80_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4983' u='r' c='floatx80_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='4989' u='r' c='floatx80_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='5134' u='r' c='floatx80_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='5196' u='r' c='floatx80_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='6018' u='r' c='float128_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6034' u='r' c='float128_to_int32_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6112' u='r' c='float128_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6125' u='r' c='float128_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6131' u='r' c='float128_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6138' u='r' c='float128_to_int64_round_to_zero'/>
<use f='codebrowser/fpu/softfloat.c' l='6406' u='r' c='float128_round_to_int'/>
<use f='codebrowser/fpu/softfloat.c' l='6468' u='r' c='float128_round_to_int'/>
