 
研究方法 
 
 
z 本計畫採用之研究方法與原因 
 
Figure 3. Unique H-tree CMOS logic gate and its logic gate representation [4]. 
 
The proposed configurable gate (Fig. 3) and its nine equivalent circuits were set up as follows [4]. 
A. Oringinal Circuit of the Configurable Gate 
If IN1=A, IN2=B, IN3=C, IN4=D. IN5=E, and out=F, then 
)()( BEDCDEBAF +++=       (NMOS Logic tree) 
)()( BEDCDEBA +⋅+=       (DeMorgan’s Theorem) 
])([])([ BEDCDEBA ++⋅++=  
)]([)]([ EBDCEDBA +⋅+⋅+⋅+=  
][][ EDDBCEBDBA ⋅+⋅+⋅⋅+⋅+=  
)]([)]([ EDCDBEBADB ⋅++⋅⋅⋅++⋅=  
)()()]()[( EDCEBAEDCEBADBDB ⋅+⋅⋅++⋅++⋅+⋅⋅+⋅=  
)()()]()(1[ EDCEBAEDCEBADB ⋅+⋅⋅++⋅++⋅++⋅⋅=  
)()( EDCEBADB ⋅+⋅⋅++⋅=  
EDBECBEDACADB ⋅⋅+⋅⋅+⋅⋅+⋅+⋅=  
ECBEDACADB ⋅⋅+⋅⋅+⋅+⋅=  
)()( ECDBEDCA ⋅+⋅+⋅+⋅= .        (PMOS Logic tree) 
Thus, )()( 5IN2IN4IN3IN5IN4IN2IN1INout ⋅+⋅+⋅+⋅=  
)()( 5IN3IN4IN2IN5IN4IN3IN1IN ⋅+⋅+⋅+⋅= . 
 2
 D. Equivalent Circuit of A0I21 Gate 
As displayed in Fig. 4(d), if IN2 = 1 and IN5 = 0, then  
)524(3)542(1 ININININININININout ⋅+⋅+⋅+⋅=  
)014(3)041(1 ⋅+⋅+⋅+⋅= ININININ  
)43(1 INININ ⋅+= .  
The gate utilization is 60% ((3P+3N)/(5P+5N)). 
E. Equivalent Circuit of OAI21 Gate 
As depicted in Fig. 4(e), if IN3 = 0 and IN5 = 1, then  
)524(3)542(1 ININININININININout ⋅+⋅+⋅+⋅=  
)124(0)142(1 ⋅+⋅+⋅+⋅= INININININ  
)42(1 INININ +⋅= .  
The gate changes into OAI21 and its utilization is 60% (3/5). 
F. Equivalent Circuit of NAND3 Gate 
As presented in Fig. 4(f), if IN2 = 0 and IN3 = 0, then  
)524(3)542(1 ININININININININout ⋅+⋅+⋅+⋅=  
)504(0)540(1 INININININ ⋅+⋅+⋅+⋅=  
541 INININ ⋅⋅= .  
The gate becomes NAND3 and its utilization is 60% (3/5). 
G. Equivalent Circuit of NOR3 Gate 
As shown in Fig. 4(g), if IN2 = 1 and IN3 = 1, then  
)524(3)542(1 ININININININININout ⋅+⋅+⋅+⋅=  
)514(1)541(1 INININININ ⋅+⋅+⋅+⋅=  
54)541(1 INININININ ++⋅+⋅=  
541 INININ ++= .  
The gate becomes NOR3 and its utilization is 60% (3/5). 
H. Equivalent Circuit of NAND2 Gate 
If IN3 = 0, IN4 = 0 and IN5 = 0, then  
)524(3)542(1 ININININININININout ⋅+⋅+⋅+⋅=  
)020(0)002(1 ⋅+⋅+⋅+⋅= INININ  
21 ININ ⋅= .  
The configurable gate changes into NAND2 gate and its gate utilization is 40% (2/5), as displayed in Fig. 
4(h). 
 4
  
 
 
Figure 5. Circuit implementations of function ]))(([)( ihgfedbcaZ ++++⊕+=  [4]. 
 
Figure 5 displays the circuit implementations of function ]))(([)( ihgfedbcaZ ++++⊕+=  by 8-to-1 
multiplexer, Actel’s ACT 1 Logic Module, and the proposed configurable gate, respectively. The proposed 
configurable gate needs a smaller input array and fewer memories in the three methods. 
 
 6
 
z 遭遇之困難及解決途徑 
   
(a) ACT 1 Module.     (b) Local interconnections with the ACT1 Logic Module. 
Figure 7. Without the local interconnection mesh, we need additional Actel’s ACT1 Logic Modules to 
implement the complementary input signals. 
 
The 10-transistor CMOS H-tree circuit can produce AOI22, OAI22, AOI21, OAI21, NAND3, NAND2, 
NOR3, NOR2 and INV functions [4]. In the previous section, use a function generator or a logic module, as 
an inverter to get a complementary signal is inefficiency. For the convenience of input and inverted input 
signals, a local, programmable interconnection network is useful and necessary. 
An antifuse is an electrically programmable two-terminal element [3]. Once programmed, the antifuse 
permanently changes from a high resistance (> 1 GΩ) to a low resistance (~50 Ω) when a high programming 
voltage is applied across its terminals. Thus it is a one-time programmable logic link. The antifuse-based 
FPGA configuration pattern is programmed into these antifuses, which are compactly integrated into the 
FPGA logic fabric. The size of antifuse is physically smaller than that of via. Compare with other FPGA 
technology, this gives rich routing resources. For the generation of complementary signal, local 
interconnection network is necessary. As displayed in Fig. 7(b), a front-end, local anti-fuse interconnection 
with the logic module can increase gate utilization of logic module. In other words, without the local 
interconnection mesh, we need additional ACT 1 Modules to implement the complementary input signals in 
FPGA/CPLD applications. 
 
結果與討論 
The truth tables for all the 16 functions produced with two binary variables x and y are listed in Table 2. A 
local antifuse-based or flash-based interconnection mesh with the CMOS H-tree logic now could build 
universal functions of two binary variables, as displayed in Fig. 8. For example, if IN1 = x, IN2 = y, IN3 = x , 
IN4 = y , IN5 = 0, then out = F6 = )0()0( ⋅++⋅+ yyxyyx  yxyx ⋅+⋅=  yxyx ⋅+⋅= . 
 8
 10
 
REFERENCES 
[1] Neil H. E. Weste and David Harris, CMOS VLSI Design: A Circuit and System Perspective, 3rd Ed. 
Addison Wesley, 2004. 
[2] Michael John Sebastian Smith, Application-Specific Integrated Circuits. Addison Wesley, 1997. 
[3] J. Greene, E. Hamdy, and S. Beal, “Antifuse Field Programmable Gate Arrays,” Proceedings of the IEEE, 
Vol. 91, No. 7, July 1993, pp. 1042-1056. 
[4] Shun-Wen Cheng, “H-tree CMOS Logic Circuit,” Proc. of 2008 IEEE International Conference on 
Electronics, Circuits and Systems, ICECS 2008 Malta, Aug. 31-Sep. 3, 2008, pp.542-545. [NSC 
96-2622-E-269-010-CC3], [EI]. 
[5] Shun-Wen Cheng, “Configurable CMOS H-tree Logic Module,” Proc. of 2009 IEEE Int’l Conference on 
Field-Programmable Technology (FPT'09), Sydney, Australia, Dec. 9-11, 2009, pp.431-434. 
 
 
主要創新技術 
1. 除了查表(LUT)法與以多工器為基礎(Multiplexer-based)的方法，這是建構 CLB 的第三種有效
方法。 
2. 確實完整的描述分析了這個可重組化 CMOS H樹形邏輯模組與族系，刻正由重要 SCI期刊審
查中。 
計畫成果 
1. 論文發表 
z Shun-Wen Cheng, “Configurable CMOS H-tree Logic Module,” Proc. of 2009 IEEE Int’l Conference 
on Field-Programmable Technology (FPT'09), Sydney, Australia, Dec. 9-11, 2009, pp.431-434. 
z 多篇期刊論文正由重要 SCI期刊審查中。 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：鄭舜文 計畫編號：99-2221-E-269-021- 
計畫名稱：可重組化互補金氧半導體之 H樹型邏輯電路模組 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 3 60%  
研究報告/技術報告 0 0 100%  
研討會論文 3 0 30% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
