// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/16/2016 13:07:56"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	clk,
	rst,
	pINPUT,
	dadoMemoria,
	enderecoMemoria,
	pOUTPUT,
	SelJMP,
	SelDesv,
	Wr,
	selDtWr,
	dadoWr,
	addRegWr,
	addR1,
	addR2,
	R1,
	R2,
	LdOUTPUT,
	ResultULA,
	estado);
input 	clk;
input 	rst;
input 	[7:0] pINPUT;
output 	[15:0] dadoMemoria;
output 	[7:0] enderecoMemoria;
output 	[7:0] pOUTPUT;
output 	SelJMP;
output 	SelDesv;
output 	Wr;
output 	selDtWr;
output 	[7:0] dadoWr;
output 	[2:0] addRegWr;
output 	[2:0] addR1;
output 	[2:0] addR2;
output 	[7:0] R1;
output 	[7:0] R2;
output 	LdOUTPUT;
output 	[7:0] ResultULA;
output 	[2:0] estado;

// Design Ports Information
// pINPUT[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[1]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[2]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[3]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[5]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[7]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dadoMemoria[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[2]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[3]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[4]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[5]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[6]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[7]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[8]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[9]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[10]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[11]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[12]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[13]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[14]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[15]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[0]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[1]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[2]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[3]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[5]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[7]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[0]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[1]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[2]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[3]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[4]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[6]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[7]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelJMP	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelDesv	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Wr	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selDtWr	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[0]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[1]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[2]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[3]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[4]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[5]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[6]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[1]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[2]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[0]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[1]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[0]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[1]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[2]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[4]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[5]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[7]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LdOUTPUT	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[0]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[2]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[3]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[4]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[6]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[1]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[2]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire \ctrl|estado[0]~0_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \ctrl|Mux4~1_combout ;
wire \ctrl|LdOUTPUT~0_combout ;
wire \ctrl|Mux4~0_combout ;
wire \ctrl|SelJMP~regout ;
wire \ctrl|Mux5~0_combout ;
wire \ctrl|SelDesv~regout ;
wire \ctrl|Wr~0_combout ;
wire \ctrl|Wr~1_combout ;
wire \ctrl|Wr~regout ;
wire \ctrl|selDtWr~0_combout ;
wire \ctrl|selDtWr~1_combout ;
wire \ctrl|selDtWr~regout ;
wire \ctrl|LdOUTPUT~1_combout ;
wire \ctrl|LdOUTPUT~2_combout ;
wire \ctrl|LdOUTPUT~3_combout ;
wire \ctrl|LdOUTPUT~regout ;
wire [15:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [2:0] \ctrl|estado ;

wire [15:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [8] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \rom|altsyncram_component|auto_generated|q_a [9] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \rom|altsyncram_component|auto_generated|q_a [10] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \rom|altsyncram_component|auto_generated|q_a [11] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \rom|altsyncram_component|auto_generated|q_a [12] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \rom|altsyncram_component|auto_generated|q_a [13] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \rom|altsyncram_component|auto_generated|q_a [14] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \rom|altsyncram_component|auto_generated|q_a [15] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y3
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lrg.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 32'hF200F000;
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N26
cycloneii_lcell_comb \ctrl|estado[0]~0 (
// Equation(s):
// \ctrl|estado[0]~0_combout  = !\ctrl|estado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|estado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|estado[0]~0 .lut_mask = 16'h0F0F;
defparam \ctrl|estado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X56_Y3_N27
cycloneii_lcell_ff \ctrl|estado[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|estado[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [0]));

// Location: LCCOMB_X56_Y3_N4
cycloneii_lcell_comb \ctrl|Mux4~1 (
// Equation(s):
// \ctrl|Mux4~1_combout  = \ctrl|estado [1] $ (!\ctrl|estado [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux4~1 .lut_mask = 16'hF00F;
defparam \ctrl|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N9
cycloneii_lcell_ff \ctrl|estado[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|Mux4~1_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [1]));

// Location: LCCOMB_X56_Y3_N2
cycloneii_lcell_comb \ctrl|LdOUTPUT~0 (
// Equation(s):
// \ctrl|LdOUTPUT~0_combout  = (\ctrl|estado [1] & (\rom|altsyncram_component|auto_generated|q_a [15] & \rom|altsyncram_component|auto_generated|q_a [12]))

	.dataa(vcc),
	.datab(\ctrl|estado [1]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~0 .lut_mask = 16'hC000;
defparam \ctrl|LdOUTPUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N20
cycloneii_lcell_comb \ctrl|Mux4~0 (
// Equation(s):
// \ctrl|Mux4~0_combout  = (\ctrl|LdOUTPUT~0_combout  & ((\rom|altsyncram_component|auto_generated|q_a [13] & ((\ctrl|SelJMP~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\ctrl|SelJMP~regout ),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux4~0 .lut_mask = 16'hE200;
defparam \ctrl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N21
cycloneii_lcell_ff \ctrl|SelJMP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Mux4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelJMP~regout ));

// Location: LCCOMB_X56_Y3_N10
cycloneii_lcell_comb \ctrl|Mux5~0 (
// Equation(s):
// \ctrl|Mux5~0_combout  = (\ctrl|LdOUTPUT~0_combout  & ((\rom|altsyncram_component|auto_generated|q_a [14] & ((\ctrl|SelDesv~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [14] & (\rom|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\ctrl|SelDesv~regout ),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~0 .lut_mask = 16'hE400;
defparam \ctrl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N11
cycloneii_lcell_ff \ctrl|SelDesv (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Mux4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelDesv~regout ));

// Location: LCCOMB_X56_Y3_N18
cycloneii_lcell_comb \ctrl|Wr~0 (
// Equation(s):
// \ctrl|Wr~0_combout  = (!\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14] & (\rom|altsyncram_component|auto_generated|q_a [15] $ (\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|Wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Wr~0 .lut_mask = 16'h0102;
defparam \ctrl|Wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N12
cycloneii_lcell_comb \ctrl|Wr~1 (
// Equation(s):
// \ctrl|Wr~1_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & ((\ctrl|Wr~regout ) # (\ctrl|Wr~0_combout )))) # (!\ctrl|estado [0] & (((\ctrl|Wr~regout ))))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|Wr~regout ),
	.datad(\ctrl|Wr~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Wr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Wr~1 .lut_mask = 16'hD8D0;
defparam \ctrl|Wr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N13
cycloneii_lcell_ff \ctrl|Wr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Wr~1_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Wr~regout ));

// Location: LCCOMB_X56_Y3_N0
cycloneii_lcell_comb \ctrl|selDtWr~0 (
// Equation(s):
// \ctrl|selDtWr~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & (!\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14] & !\rom|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|selDtWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr~0 .lut_mask = 16'h0002;
defparam \ctrl|selDtWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N30
cycloneii_lcell_comb \ctrl|selDtWr~1 (
// Equation(s):
// \ctrl|selDtWr~1_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & ((\ctrl|selDtWr~regout ) # (\ctrl|selDtWr~0_combout )))) # (!\ctrl|estado [0] & (((\ctrl|selDtWr~regout ))))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|selDtWr~regout ),
	.datad(\ctrl|selDtWr~0_combout ),
	.cin(gnd),
	.combout(\ctrl|selDtWr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr~1 .lut_mask = 16'hD8D0;
defparam \ctrl|selDtWr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N31
cycloneii_lcell_ff \ctrl|selDtWr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|selDtWr~1_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|selDtWr~regout ));

// Location: LCCOMB_X56_Y3_N22
cycloneii_lcell_comb \ctrl|LdOUTPUT~1 (
// Equation(s):
// \ctrl|LdOUTPUT~1_combout  = (\ctrl|LdOUTPUT~regout  & (((\ctrl|estado [1]) # (!\ctrl|estado [0])) # (!\rst~combout )))

	.dataa(\rst~combout ),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|LdOUTPUT~regout ),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~1 .lut_mask = 16'hD0F0;
defparam \ctrl|LdOUTPUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N24
cycloneii_lcell_comb \ctrl|LdOUTPUT~2 (
// Equation(s):
// \ctrl|LdOUTPUT~2_combout  = (\rst~combout  & (\rom|altsyncram_component|auto_generated|q_a [13] & (\ctrl|estado [0] $ (\ctrl|estado [1]))))

	.dataa(\rst~combout ),
	.datab(\ctrl|estado [0]),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~2 .lut_mask = 16'h2800;
defparam \ctrl|LdOUTPUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N16
cycloneii_lcell_comb \ctrl|LdOUTPUT~3 (
// Equation(s):
// \ctrl|LdOUTPUT~3_combout  = (\ctrl|LdOUTPUT~1_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|LdOUTPUT~2_combout  & \ctrl|LdOUTPUT~0_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\ctrl|LdOUTPUT~1_combout ),
	.datac(\ctrl|LdOUTPUT~2_combout ),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~3 .lut_mask = 16'hECCC;
defparam \ctrl|LdOUTPUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y3_N17
cycloneii_lcell_ff \ctrl|LdOUTPUT (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|LdOUTPUT~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|LdOUTPUT~regout ));

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[0]));
// synopsys translate_off
defparam \pINPUT[0]~I .input_async_reset = "none";
defparam \pINPUT[0]~I .input_power_up = "low";
defparam \pINPUT[0]~I .input_register_mode = "none";
defparam \pINPUT[0]~I .input_sync_reset = "none";
defparam \pINPUT[0]~I .oe_async_reset = "none";
defparam \pINPUT[0]~I .oe_power_up = "low";
defparam \pINPUT[0]~I .oe_register_mode = "none";
defparam \pINPUT[0]~I .oe_sync_reset = "none";
defparam \pINPUT[0]~I .operation_mode = "input";
defparam \pINPUT[0]~I .output_async_reset = "none";
defparam \pINPUT[0]~I .output_power_up = "low";
defparam \pINPUT[0]~I .output_register_mode = "none";
defparam \pINPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[1]));
// synopsys translate_off
defparam \pINPUT[1]~I .input_async_reset = "none";
defparam \pINPUT[1]~I .input_power_up = "low";
defparam \pINPUT[1]~I .input_register_mode = "none";
defparam \pINPUT[1]~I .input_sync_reset = "none";
defparam \pINPUT[1]~I .oe_async_reset = "none";
defparam \pINPUT[1]~I .oe_power_up = "low";
defparam \pINPUT[1]~I .oe_register_mode = "none";
defparam \pINPUT[1]~I .oe_sync_reset = "none";
defparam \pINPUT[1]~I .operation_mode = "input";
defparam \pINPUT[1]~I .output_async_reset = "none";
defparam \pINPUT[1]~I .output_power_up = "low";
defparam \pINPUT[1]~I .output_register_mode = "none";
defparam \pINPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[2]));
// synopsys translate_off
defparam \pINPUT[2]~I .input_async_reset = "none";
defparam \pINPUT[2]~I .input_power_up = "low";
defparam \pINPUT[2]~I .input_register_mode = "none";
defparam \pINPUT[2]~I .input_sync_reset = "none";
defparam \pINPUT[2]~I .oe_async_reset = "none";
defparam \pINPUT[2]~I .oe_power_up = "low";
defparam \pINPUT[2]~I .oe_register_mode = "none";
defparam \pINPUT[2]~I .oe_sync_reset = "none";
defparam \pINPUT[2]~I .operation_mode = "input";
defparam \pINPUT[2]~I .output_async_reset = "none";
defparam \pINPUT[2]~I .output_power_up = "low";
defparam \pINPUT[2]~I .output_register_mode = "none";
defparam \pINPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[3]));
// synopsys translate_off
defparam \pINPUT[3]~I .input_async_reset = "none";
defparam \pINPUT[3]~I .input_power_up = "low";
defparam \pINPUT[3]~I .input_register_mode = "none";
defparam \pINPUT[3]~I .input_sync_reset = "none";
defparam \pINPUT[3]~I .oe_async_reset = "none";
defparam \pINPUT[3]~I .oe_power_up = "low";
defparam \pINPUT[3]~I .oe_register_mode = "none";
defparam \pINPUT[3]~I .oe_sync_reset = "none";
defparam \pINPUT[3]~I .operation_mode = "input";
defparam \pINPUT[3]~I .output_async_reset = "none";
defparam \pINPUT[3]~I .output_power_up = "low";
defparam \pINPUT[3]~I .output_register_mode = "none";
defparam \pINPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[4]));
// synopsys translate_off
defparam \pINPUT[4]~I .input_async_reset = "none";
defparam \pINPUT[4]~I .input_power_up = "low";
defparam \pINPUT[4]~I .input_register_mode = "none";
defparam \pINPUT[4]~I .input_sync_reset = "none";
defparam \pINPUT[4]~I .oe_async_reset = "none";
defparam \pINPUT[4]~I .oe_power_up = "low";
defparam \pINPUT[4]~I .oe_register_mode = "none";
defparam \pINPUT[4]~I .oe_sync_reset = "none";
defparam \pINPUT[4]~I .operation_mode = "input";
defparam \pINPUT[4]~I .output_async_reset = "none";
defparam \pINPUT[4]~I .output_power_up = "low";
defparam \pINPUT[4]~I .output_register_mode = "none";
defparam \pINPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[5]));
// synopsys translate_off
defparam \pINPUT[5]~I .input_async_reset = "none";
defparam \pINPUT[5]~I .input_power_up = "low";
defparam \pINPUT[5]~I .input_register_mode = "none";
defparam \pINPUT[5]~I .input_sync_reset = "none";
defparam \pINPUT[5]~I .oe_async_reset = "none";
defparam \pINPUT[5]~I .oe_power_up = "low";
defparam \pINPUT[5]~I .oe_register_mode = "none";
defparam \pINPUT[5]~I .oe_sync_reset = "none";
defparam \pINPUT[5]~I .operation_mode = "input";
defparam \pINPUT[5]~I .output_async_reset = "none";
defparam \pINPUT[5]~I .output_power_up = "low";
defparam \pINPUT[5]~I .output_register_mode = "none";
defparam \pINPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[6]));
// synopsys translate_off
defparam \pINPUT[6]~I .input_async_reset = "none";
defparam \pINPUT[6]~I .input_power_up = "low";
defparam \pINPUT[6]~I .input_register_mode = "none";
defparam \pINPUT[6]~I .input_sync_reset = "none";
defparam \pINPUT[6]~I .oe_async_reset = "none";
defparam \pINPUT[6]~I .oe_power_up = "low";
defparam \pINPUT[6]~I .oe_register_mode = "none";
defparam \pINPUT[6]~I .oe_sync_reset = "none";
defparam \pINPUT[6]~I .operation_mode = "input";
defparam \pINPUT[6]~I .output_async_reset = "none";
defparam \pINPUT[6]~I .output_power_up = "low";
defparam \pINPUT[6]~I .output_register_mode = "none";
defparam \pINPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[7]));
// synopsys translate_off
defparam \pINPUT[7]~I .input_async_reset = "none";
defparam \pINPUT[7]~I .input_power_up = "low";
defparam \pINPUT[7]~I .input_register_mode = "none";
defparam \pINPUT[7]~I .input_sync_reset = "none";
defparam \pINPUT[7]~I .oe_async_reset = "none";
defparam \pINPUT[7]~I .oe_power_up = "low";
defparam \pINPUT[7]~I .oe_register_mode = "none";
defparam \pINPUT[7]~I .oe_sync_reset = "none";
defparam \pINPUT[7]~I .operation_mode = "input";
defparam \pINPUT[7]~I .output_async_reset = "none";
defparam \pINPUT[7]~I .output_power_up = "low";
defparam \pINPUT[7]~I .output_register_mode = "none";
defparam \pINPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[0]));
// synopsys translate_off
defparam \dadoMemoria[0]~I .input_async_reset = "none";
defparam \dadoMemoria[0]~I .input_power_up = "low";
defparam \dadoMemoria[0]~I .input_register_mode = "none";
defparam \dadoMemoria[0]~I .input_sync_reset = "none";
defparam \dadoMemoria[0]~I .oe_async_reset = "none";
defparam \dadoMemoria[0]~I .oe_power_up = "low";
defparam \dadoMemoria[0]~I .oe_register_mode = "none";
defparam \dadoMemoria[0]~I .oe_sync_reset = "none";
defparam \dadoMemoria[0]~I .operation_mode = "output";
defparam \dadoMemoria[0]~I .output_async_reset = "none";
defparam \dadoMemoria[0]~I .output_power_up = "low";
defparam \dadoMemoria[0]~I .output_register_mode = "none";
defparam \dadoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[1]));
// synopsys translate_off
defparam \dadoMemoria[1]~I .input_async_reset = "none";
defparam \dadoMemoria[1]~I .input_power_up = "low";
defparam \dadoMemoria[1]~I .input_register_mode = "none";
defparam \dadoMemoria[1]~I .input_sync_reset = "none";
defparam \dadoMemoria[1]~I .oe_async_reset = "none";
defparam \dadoMemoria[1]~I .oe_power_up = "low";
defparam \dadoMemoria[1]~I .oe_register_mode = "none";
defparam \dadoMemoria[1]~I .oe_sync_reset = "none";
defparam \dadoMemoria[1]~I .operation_mode = "output";
defparam \dadoMemoria[1]~I .output_async_reset = "none";
defparam \dadoMemoria[1]~I .output_power_up = "low";
defparam \dadoMemoria[1]~I .output_register_mode = "none";
defparam \dadoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[2]));
// synopsys translate_off
defparam \dadoMemoria[2]~I .input_async_reset = "none";
defparam \dadoMemoria[2]~I .input_power_up = "low";
defparam \dadoMemoria[2]~I .input_register_mode = "none";
defparam \dadoMemoria[2]~I .input_sync_reset = "none";
defparam \dadoMemoria[2]~I .oe_async_reset = "none";
defparam \dadoMemoria[2]~I .oe_power_up = "low";
defparam \dadoMemoria[2]~I .oe_register_mode = "none";
defparam \dadoMemoria[2]~I .oe_sync_reset = "none";
defparam \dadoMemoria[2]~I .operation_mode = "output";
defparam \dadoMemoria[2]~I .output_async_reset = "none";
defparam \dadoMemoria[2]~I .output_power_up = "low";
defparam \dadoMemoria[2]~I .output_register_mode = "none";
defparam \dadoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[3]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[3]));
// synopsys translate_off
defparam \dadoMemoria[3]~I .input_async_reset = "none";
defparam \dadoMemoria[3]~I .input_power_up = "low";
defparam \dadoMemoria[3]~I .input_register_mode = "none";
defparam \dadoMemoria[3]~I .input_sync_reset = "none";
defparam \dadoMemoria[3]~I .oe_async_reset = "none";
defparam \dadoMemoria[3]~I .oe_power_up = "low";
defparam \dadoMemoria[3]~I .oe_register_mode = "none";
defparam \dadoMemoria[3]~I .oe_sync_reset = "none";
defparam \dadoMemoria[3]~I .operation_mode = "output";
defparam \dadoMemoria[3]~I .output_async_reset = "none";
defparam \dadoMemoria[3]~I .output_power_up = "low";
defparam \dadoMemoria[3]~I .output_register_mode = "none";
defparam \dadoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[4]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[4]));
// synopsys translate_off
defparam \dadoMemoria[4]~I .input_async_reset = "none";
defparam \dadoMemoria[4]~I .input_power_up = "low";
defparam \dadoMemoria[4]~I .input_register_mode = "none";
defparam \dadoMemoria[4]~I .input_sync_reset = "none";
defparam \dadoMemoria[4]~I .oe_async_reset = "none";
defparam \dadoMemoria[4]~I .oe_power_up = "low";
defparam \dadoMemoria[4]~I .oe_register_mode = "none";
defparam \dadoMemoria[4]~I .oe_sync_reset = "none";
defparam \dadoMemoria[4]~I .operation_mode = "output";
defparam \dadoMemoria[4]~I .output_async_reset = "none";
defparam \dadoMemoria[4]~I .output_power_up = "low";
defparam \dadoMemoria[4]~I .output_register_mode = "none";
defparam \dadoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[5]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[5]));
// synopsys translate_off
defparam \dadoMemoria[5]~I .input_async_reset = "none";
defparam \dadoMemoria[5]~I .input_power_up = "low";
defparam \dadoMemoria[5]~I .input_register_mode = "none";
defparam \dadoMemoria[5]~I .input_sync_reset = "none";
defparam \dadoMemoria[5]~I .oe_async_reset = "none";
defparam \dadoMemoria[5]~I .oe_power_up = "low";
defparam \dadoMemoria[5]~I .oe_register_mode = "none";
defparam \dadoMemoria[5]~I .oe_sync_reset = "none";
defparam \dadoMemoria[5]~I .operation_mode = "output";
defparam \dadoMemoria[5]~I .output_async_reset = "none";
defparam \dadoMemoria[5]~I .output_power_up = "low";
defparam \dadoMemoria[5]~I .output_register_mode = "none";
defparam \dadoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[6]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[6]));
// synopsys translate_off
defparam \dadoMemoria[6]~I .input_async_reset = "none";
defparam \dadoMemoria[6]~I .input_power_up = "low";
defparam \dadoMemoria[6]~I .input_register_mode = "none";
defparam \dadoMemoria[6]~I .input_sync_reset = "none";
defparam \dadoMemoria[6]~I .oe_async_reset = "none";
defparam \dadoMemoria[6]~I .oe_power_up = "low";
defparam \dadoMemoria[6]~I .oe_register_mode = "none";
defparam \dadoMemoria[6]~I .oe_sync_reset = "none";
defparam \dadoMemoria[6]~I .operation_mode = "output";
defparam \dadoMemoria[6]~I .output_async_reset = "none";
defparam \dadoMemoria[6]~I .output_power_up = "low";
defparam \dadoMemoria[6]~I .output_register_mode = "none";
defparam \dadoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[7]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[7]));
// synopsys translate_off
defparam \dadoMemoria[7]~I .input_async_reset = "none";
defparam \dadoMemoria[7]~I .input_power_up = "low";
defparam \dadoMemoria[7]~I .input_register_mode = "none";
defparam \dadoMemoria[7]~I .input_sync_reset = "none";
defparam \dadoMemoria[7]~I .oe_async_reset = "none";
defparam \dadoMemoria[7]~I .oe_power_up = "low";
defparam \dadoMemoria[7]~I .oe_register_mode = "none";
defparam \dadoMemoria[7]~I .oe_sync_reset = "none";
defparam \dadoMemoria[7]~I .operation_mode = "output";
defparam \dadoMemoria[7]~I .output_async_reset = "none";
defparam \dadoMemoria[7]~I .output_power_up = "low";
defparam \dadoMemoria[7]~I .output_register_mode = "none";
defparam \dadoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[8]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[8]));
// synopsys translate_off
defparam \dadoMemoria[8]~I .input_async_reset = "none";
defparam \dadoMemoria[8]~I .input_power_up = "low";
defparam \dadoMemoria[8]~I .input_register_mode = "none";
defparam \dadoMemoria[8]~I .input_sync_reset = "none";
defparam \dadoMemoria[8]~I .oe_async_reset = "none";
defparam \dadoMemoria[8]~I .oe_power_up = "low";
defparam \dadoMemoria[8]~I .oe_register_mode = "none";
defparam \dadoMemoria[8]~I .oe_sync_reset = "none";
defparam \dadoMemoria[8]~I .operation_mode = "output";
defparam \dadoMemoria[8]~I .output_async_reset = "none";
defparam \dadoMemoria[8]~I .output_power_up = "low";
defparam \dadoMemoria[8]~I .output_register_mode = "none";
defparam \dadoMemoria[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[9]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[9]));
// synopsys translate_off
defparam \dadoMemoria[9]~I .input_async_reset = "none";
defparam \dadoMemoria[9]~I .input_power_up = "low";
defparam \dadoMemoria[9]~I .input_register_mode = "none";
defparam \dadoMemoria[9]~I .input_sync_reset = "none";
defparam \dadoMemoria[9]~I .oe_async_reset = "none";
defparam \dadoMemoria[9]~I .oe_power_up = "low";
defparam \dadoMemoria[9]~I .oe_register_mode = "none";
defparam \dadoMemoria[9]~I .oe_sync_reset = "none";
defparam \dadoMemoria[9]~I .operation_mode = "output";
defparam \dadoMemoria[9]~I .output_async_reset = "none";
defparam \dadoMemoria[9]~I .output_power_up = "low";
defparam \dadoMemoria[9]~I .output_register_mode = "none";
defparam \dadoMemoria[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[10]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[10]));
// synopsys translate_off
defparam \dadoMemoria[10]~I .input_async_reset = "none";
defparam \dadoMemoria[10]~I .input_power_up = "low";
defparam \dadoMemoria[10]~I .input_register_mode = "none";
defparam \dadoMemoria[10]~I .input_sync_reset = "none";
defparam \dadoMemoria[10]~I .oe_async_reset = "none";
defparam \dadoMemoria[10]~I .oe_power_up = "low";
defparam \dadoMemoria[10]~I .oe_register_mode = "none";
defparam \dadoMemoria[10]~I .oe_sync_reset = "none";
defparam \dadoMemoria[10]~I .operation_mode = "output";
defparam \dadoMemoria[10]~I .output_async_reset = "none";
defparam \dadoMemoria[10]~I .output_power_up = "low";
defparam \dadoMemoria[10]~I .output_register_mode = "none";
defparam \dadoMemoria[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[11]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[11]));
// synopsys translate_off
defparam \dadoMemoria[11]~I .input_async_reset = "none";
defparam \dadoMemoria[11]~I .input_power_up = "low";
defparam \dadoMemoria[11]~I .input_register_mode = "none";
defparam \dadoMemoria[11]~I .input_sync_reset = "none";
defparam \dadoMemoria[11]~I .oe_async_reset = "none";
defparam \dadoMemoria[11]~I .oe_power_up = "low";
defparam \dadoMemoria[11]~I .oe_register_mode = "none";
defparam \dadoMemoria[11]~I .oe_sync_reset = "none";
defparam \dadoMemoria[11]~I .operation_mode = "output";
defparam \dadoMemoria[11]~I .output_async_reset = "none";
defparam \dadoMemoria[11]~I .output_power_up = "low";
defparam \dadoMemoria[11]~I .output_register_mode = "none";
defparam \dadoMemoria[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[12]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[12]));
// synopsys translate_off
defparam \dadoMemoria[12]~I .input_async_reset = "none";
defparam \dadoMemoria[12]~I .input_power_up = "low";
defparam \dadoMemoria[12]~I .input_register_mode = "none";
defparam \dadoMemoria[12]~I .input_sync_reset = "none";
defparam \dadoMemoria[12]~I .oe_async_reset = "none";
defparam \dadoMemoria[12]~I .oe_power_up = "low";
defparam \dadoMemoria[12]~I .oe_register_mode = "none";
defparam \dadoMemoria[12]~I .oe_sync_reset = "none";
defparam \dadoMemoria[12]~I .operation_mode = "output";
defparam \dadoMemoria[12]~I .output_async_reset = "none";
defparam \dadoMemoria[12]~I .output_power_up = "low";
defparam \dadoMemoria[12]~I .output_register_mode = "none";
defparam \dadoMemoria[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[13]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[13]));
// synopsys translate_off
defparam \dadoMemoria[13]~I .input_async_reset = "none";
defparam \dadoMemoria[13]~I .input_power_up = "low";
defparam \dadoMemoria[13]~I .input_register_mode = "none";
defparam \dadoMemoria[13]~I .input_sync_reset = "none";
defparam \dadoMemoria[13]~I .oe_async_reset = "none";
defparam \dadoMemoria[13]~I .oe_power_up = "low";
defparam \dadoMemoria[13]~I .oe_register_mode = "none";
defparam \dadoMemoria[13]~I .oe_sync_reset = "none";
defparam \dadoMemoria[13]~I .operation_mode = "output";
defparam \dadoMemoria[13]~I .output_async_reset = "none";
defparam \dadoMemoria[13]~I .output_power_up = "low";
defparam \dadoMemoria[13]~I .output_register_mode = "none";
defparam \dadoMemoria[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[14]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[14]));
// synopsys translate_off
defparam \dadoMemoria[14]~I .input_async_reset = "none";
defparam \dadoMemoria[14]~I .input_power_up = "low";
defparam \dadoMemoria[14]~I .input_register_mode = "none";
defparam \dadoMemoria[14]~I .input_sync_reset = "none";
defparam \dadoMemoria[14]~I .oe_async_reset = "none";
defparam \dadoMemoria[14]~I .oe_power_up = "low";
defparam \dadoMemoria[14]~I .oe_register_mode = "none";
defparam \dadoMemoria[14]~I .oe_sync_reset = "none";
defparam \dadoMemoria[14]~I .operation_mode = "output";
defparam \dadoMemoria[14]~I .output_async_reset = "none";
defparam \dadoMemoria[14]~I .output_power_up = "low";
defparam \dadoMemoria[14]~I .output_register_mode = "none";
defparam \dadoMemoria[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[15]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[15]));
// synopsys translate_off
defparam \dadoMemoria[15]~I .input_async_reset = "none";
defparam \dadoMemoria[15]~I .input_power_up = "low";
defparam \dadoMemoria[15]~I .input_register_mode = "none";
defparam \dadoMemoria[15]~I .input_sync_reset = "none";
defparam \dadoMemoria[15]~I .oe_async_reset = "none";
defparam \dadoMemoria[15]~I .oe_power_up = "low";
defparam \dadoMemoria[15]~I .oe_register_mode = "none";
defparam \dadoMemoria[15]~I .oe_sync_reset = "none";
defparam \dadoMemoria[15]~I .operation_mode = "output";
defparam \dadoMemoria[15]~I .output_async_reset = "none";
defparam \dadoMemoria[15]~I .output_power_up = "low";
defparam \dadoMemoria[15]~I .output_register_mode = "none";
defparam \dadoMemoria[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[0]));
// synopsys translate_off
defparam \enderecoMemoria[0]~I .input_async_reset = "none";
defparam \enderecoMemoria[0]~I .input_power_up = "low";
defparam \enderecoMemoria[0]~I .input_register_mode = "none";
defparam \enderecoMemoria[0]~I .input_sync_reset = "none";
defparam \enderecoMemoria[0]~I .oe_async_reset = "none";
defparam \enderecoMemoria[0]~I .oe_power_up = "low";
defparam \enderecoMemoria[0]~I .oe_register_mode = "none";
defparam \enderecoMemoria[0]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[0]~I .operation_mode = "output";
defparam \enderecoMemoria[0]~I .output_async_reset = "none";
defparam \enderecoMemoria[0]~I .output_power_up = "low";
defparam \enderecoMemoria[0]~I .output_register_mode = "none";
defparam \enderecoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[1]));
// synopsys translate_off
defparam \enderecoMemoria[1]~I .input_async_reset = "none";
defparam \enderecoMemoria[1]~I .input_power_up = "low";
defparam \enderecoMemoria[1]~I .input_register_mode = "none";
defparam \enderecoMemoria[1]~I .input_sync_reset = "none";
defparam \enderecoMemoria[1]~I .oe_async_reset = "none";
defparam \enderecoMemoria[1]~I .oe_power_up = "low";
defparam \enderecoMemoria[1]~I .oe_register_mode = "none";
defparam \enderecoMemoria[1]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[1]~I .operation_mode = "output";
defparam \enderecoMemoria[1]~I .output_async_reset = "none";
defparam \enderecoMemoria[1]~I .output_power_up = "low";
defparam \enderecoMemoria[1]~I .output_register_mode = "none";
defparam \enderecoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[2]));
// synopsys translate_off
defparam \enderecoMemoria[2]~I .input_async_reset = "none";
defparam \enderecoMemoria[2]~I .input_power_up = "low";
defparam \enderecoMemoria[2]~I .input_register_mode = "none";
defparam \enderecoMemoria[2]~I .input_sync_reset = "none";
defparam \enderecoMemoria[2]~I .oe_async_reset = "none";
defparam \enderecoMemoria[2]~I .oe_power_up = "low";
defparam \enderecoMemoria[2]~I .oe_register_mode = "none";
defparam \enderecoMemoria[2]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[2]~I .operation_mode = "output";
defparam \enderecoMemoria[2]~I .output_async_reset = "none";
defparam \enderecoMemoria[2]~I .output_power_up = "low";
defparam \enderecoMemoria[2]~I .output_register_mode = "none";
defparam \enderecoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[3]));
// synopsys translate_off
defparam \enderecoMemoria[3]~I .input_async_reset = "none";
defparam \enderecoMemoria[3]~I .input_power_up = "low";
defparam \enderecoMemoria[3]~I .input_register_mode = "none";
defparam \enderecoMemoria[3]~I .input_sync_reset = "none";
defparam \enderecoMemoria[3]~I .oe_async_reset = "none";
defparam \enderecoMemoria[3]~I .oe_power_up = "low";
defparam \enderecoMemoria[3]~I .oe_register_mode = "none";
defparam \enderecoMemoria[3]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[3]~I .operation_mode = "output";
defparam \enderecoMemoria[3]~I .output_async_reset = "none";
defparam \enderecoMemoria[3]~I .output_power_up = "low";
defparam \enderecoMemoria[3]~I .output_register_mode = "none";
defparam \enderecoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[4]));
// synopsys translate_off
defparam \enderecoMemoria[4]~I .input_async_reset = "none";
defparam \enderecoMemoria[4]~I .input_power_up = "low";
defparam \enderecoMemoria[4]~I .input_register_mode = "none";
defparam \enderecoMemoria[4]~I .input_sync_reset = "none";
defparam \enderecoMemoria[4]~I .oe_async_reset = "none";
defparam \enderecoMemoria[4]~I .oe_power_up = "low";
defparam \enderecoMemoria[4]~I .oe_register_mode = "none";
defparam \enderecoMemoria[4]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[4]~I .operation_mode = "output";
defparam \enderecoMemoria[4]~I .output_async_reset = "none";
defparam \enderecoMemoria[4]~I .output_power_up = "low";
defparam \enderecoMemoria[4]~I .output_register_mode = "none";
defparam \enderecoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[5]));
// synopsys translate_off
defparam \enderecoMemoria[5]~I .input_async_reset = "none";
defparam \enderecoMemoria[5]~I .input_power_up = "low";
defparam \enderecoMemoria[5]~I .input_register_mode = "none";
defparam \enderecoMemoria[5]~I .input_sync_reset = "none";
defparam \enderecoMemoria[5]~I .oe_async_reset = "none";
defparam \enderecoMemoria[5]~I .oe_power_up = "low";
defparam \enderecoMemoria[5]~I .oe_register_mode = "none";
defparam \enderecoMemoria[5]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[5]~I .operation_mode = "output";
defparam \enderecoMemoria[5]~I .output_async_reset = "none";
defparam \enderecoMemoria[5]~I .output_power_up = "low";
defparam \enderecoMemoria[5]~I .output_register_mode = "none";
defparam \enderecoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[6]));
// synopsys translate_off
defparam \enderecoMemoria[6]~I .input_async_reset = "none";
defparam \enderecoMemoria[6]~I .input_power_up = "low";
defparam \enderecoMemoria[6]~I .input_register_mode = "none";
defparam \enderecoMemoria[6]~I .input_sync_reset = "none";
defparam \enderecoMemoria[6]~I .oe_async_reset = "none";
defparam \enderecoMemoria[6]~I .oe_power_up = "low";
defparam \enderecoMemoria[6]~I .oe_register_mode = "none";
defparam \enderecoMemoria[6]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[6]~I .operation_mode = "output";
defparam \enderecoMemoria[6]~I .output_async_reset = "none";
defparam \enderecoMemoria[6]~I .output_power_up = "low";
defparam \enderecoMemoria[6]~I .output_register_mode = "none";
defparam \enderecoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[7]));
// synopsys translate_off
defparam \enderecoMemoria[7]~I .input_async_reset = "none";
defparam \enderecoMemoria[7]~I .input_power_up = "low";
defparam \enderecoMemoria[7]~I .input_register_mode = "none";
defparam \enderecoMemoria[7]~I .input_sync_reset = "none";
defparam \enderecoMemoria[7]~I .oe_async_reset = "none";
defparam \enderecoMemoria[7]~I .oe_power_up = "low";
defparam \enderecoMemoria[7]~I .oe_register_mode = "none";
defparam \enderecoMemoria[7]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[7]~I .operation_mode = "output";
defparam \enderecoMemoria[7]~I .output_async_reset = "none";
defparam \enderecoMemoria[7]~I .output_power_up = "low";
defparam \enderecoMemoria[7]~I .output_register_mode = "none";
defparam \enderecoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[0]));
// synopsys translate_off
defparam \pOUTPUT[0]~I .input_async_reset = "none";
defparam \pOUTPUT[0]~I .input_power_up = "low";
defparam \pOUTPUT[0]~I .input_register_mode = "none";
defparam \pOUTPUT[0]~I .input_sync_reset = "none";
defparam \pOUTPUT[0]~I .oe_async_reset = "none";
defparam \pOUTPUT[0]~I .oe_power_up = "low";
defparam \pOUTPUT[0]~I .oe_register_mode = "none";
defparam \pOUTPUT[0]~I .oe_sync_reset = "none";
defparam \pOUTPUT[0]~I .operation_mode = "output";
defparam \pOUTPUT[0]~I .output_async_reset = "none";
defparam \pOUTPUT[0]~I .output_power_up = "low";
defparam \pOUTPUT[0]~I .output_register_mode = "none";
defparam \pOUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[1]));
// synopsys translate_off
defparam \pOUTPUT[1]~I .input_async_reset = "none";
defparam \pOUTPUT[1]~I .input_power_up = "low";
defparam \pOUTPUT[1]~I .input_register_mode = "none";
defparam \pOUTPUT[1]~I .input_sync_reset = "none";
defparam \pOUTPUT[1]~I .oe_async_reset = "none";
defparam \pOUTPUT[1]~I .oe_power_up = "low";
defparam \pOUTPUT[1]~I .oe_register_mode = "none";
defparam \pOUTPUT[1]~I .oe_sync_reset = "none";
defparam \pOUTPUT[1]~I .operation_mode = "output";
defparam \pOUTPUT[1]~I .output_async_reset = "none";
defparam \pOUTPUT[1]~I .output_power_up = "low";
defparam \pOUTPUT[1]~I .output_register_mode = "none";
defparam \pOUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[2]));
// synopsys translate_off
defparam \pOUTPUT[2]~I .input_async_reset = "none";
defparam \pOUTPUT[2]~I .input_power_up = "low";
defparam \pOUTPUT[2]~I .input_register_mode = "none";
defparam \pOUTPUT[2]~I .input_sync_reset = "none";
defparam \pOUTPUT[2]~I .oe_async_reset = "none";
defparam \pOUTPUT[2]~I .oe_power_up = "low";
defparam \pOUTPUT[2]~I .oe_register_mode = "none";
defparam \pOUTPUT[2]~I .oe_sync_reset = "none";
defparam \pOUTPUT[2]~I .operation_mode = "output";
defparam \pOUTPUT[2]~I .output_async_reset = "none";
defparam \pOUTPUT[2]~I .output_power_up = "low";
defparam \pOUTPUT[2]~I .output_register_mode = "none";
defparam \pOUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[3]));
// synopsys translate_off
defparam \pOUTPUT[3]~I .input_async_reset = "none";
defparam \pOUTPUT[3]~I .input_power_up = "low";
defparam \pOUTPUT[3]~I .input_register_mode = "none";
defparam \pOUTPUT[3]~I .input_sync_reset = "none";
defparam \pOUTPUT[3]~I .oe_async_reset = "none";
defparam \pOUTPUT[3]~I .oe_power_up = "low";
defparam \pOUTPUT[3]~I .oe_register_mode = "none";
defparam \pOUTPUT[3]~I .oe_sync_reset = "none";
defparam \pOUTPUT[3]~I .operation_mode = "output";
defparam \pOUTPUT[3]~I .output_async_reset = "none";
defparam \pOUTPUT[3]~I .output_power_up = "low";
defparam \pOUTPUT[3]~I .output_register_mode = "none";
defparam \pOUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[4]));
// synopsys translate_off
defparam \pOUTPUT[4]~I .input_async_reset = "none";
defparam \pOUTPUT[4]~I .input_power_up = "low";
defparam \pOUTPUT[4]~I .input_register_mode = "none";
defparam \pOUTPUT[4]~I .input_sync_reset = "none";
defparam \pOUTPUT[4]~I .oe_async_reset = "none";
defparam \pOUTPUT[4]~I .oe_power_up = "low";
defparam \pOUTPUT[4]~I .oe_register_mode = "none";
defparam \pOUTPUT[4]~I .oe_sync_reset = "none";
defparam \pOUTPUT[4]~I .operation_mode = "output";
defparam \pOUTPUT[4]~I .output_async_reset = "none";
defparam \pOUTPUT[4]~I .output_power_up = "low";
defparam \pOUTPUT[4]~I .output_register_mode = "none";
defparam \pOUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[5]));
// synopsys translate_off
defparam \pOUTPUT[5]~I .input_async_reset = "none";
defparam \pOUTPUT[5]~I .input_power_up = "low";
defparam \pOUTPUT[5]~I .input_register_mode = "none";
defparam \pOUTPUT[5]~I .input_sync_reset = "none";
defparam \pOUTPUT[5]~I .oe_async_reset = "none";
defparam \pOUTPUT[5]~I .oe_power_up = "low";
defparam \pOUTPUT[5]~I .oe_register_mode = "none";
defparam \pOUTPUT[5]~I .oe_sync_reset = "none";
defparam \pOUTPUT[5]~I .operation_mode = "output";
defparam \pOUTPUT[5]~I .output_async_reset = "none";
defparam \pOUTPUT[5]~I .output_power_up = "low";
defparam \pOUTPUT[5]~I .output_register_mode = "none";
defparam \pOUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[6]));
// synopsys translate_off
defparam \pOUTPUT[6]~I .input_async_reset = "none";
defparam \pOUTPUT[6]~I .input_power_up = "low";
defparam \pOUTPUT[6]~I .input_register_mode = "none";
defparam \pOUTPUT[6]~I .input_sync_reset = "none";
defparam \pOUTPUT[6]~I .oe_async_reset = "none";
defparam \pOUTPUT[6]~I .oe_power_up = "low";
defparam \pOUTPUT[6]~I .oe_register_mode = "none";
defparam \pOUTPUT[6]~I .oe_sync_reset = "none";
defparam \pOUTPUT[6]~I .operation_mode = "output";
defparam \pOUTPUT[6]~I .output_async_reset = "none";
defparam \pOUTPUT[6]~I .output_power_up = "low";
defparam \pOUTPUT[6]~I .output_register_mode = "none";
defparam \pOUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[7]));
// synopsys translate_off
defparam \pOUTPUT[7]~I .input_async_reset = "none";
defparam \pOUTPUT[7]~I .input_power_up = "low";
defparam \pOUTPUT[7]~I .input_register_mode = "none";
defparam \pOUTPUT[7]~I .input_sync_reset = "none";
defparam \pOUTPUT[7]~I .oe_async_reset = "none";
defparam \pOUTPUT[7]~I .oe_power_up = "low";
defparam \pOUTPUT[7]~I .oe_register_mode = "none";
defparam \pOUTPUT[7]~I .oe_sync_reset = "none";
defparam \pOUTPUT[7]~I .operation_mode = "output";
defparam \pOUTPUT[7]~I .output_async_reset = "none";
defparam \pOUTPUT[7]~I .output_power_up = "low";
defparam \pOUTPUT[7]~I .output_register_mode = "none";
defparam \pOUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelJMP~I (
	.datain(\ctrl|SelJMP~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelJMP));
// synopsys translate_off
defparam \SelJMP~I .input_async_reset = "none";
defparam \SelJMP~I .input_power_up = "low";
defparam \SelJMP~I .input_register_mode = "none";
defparam \SelJMP~I .input_sync_reset = "none";
defparam \SelJMP~I .oe_async_reset = "none";
defparam \SelJMP~I .oe_power_up = "low";
defparam \SelJMP~I .oe_register_mode = "none";
defparam \SelJMP~I .oe_sync_reset = "none";
defparam \SelJMP~I .operation_mode = "output";
defparam \SelJMP~I .output_async_reset = "none";
defparam \SelJMP~I .output_power_up = "low";
defparam \SelJMP~I .output_register_mode = "none";
defparam \SelJMP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelDesv~I (
	.datain(\ctrl|SelDesv~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelDesv));
// synopsys translate_off
defparam \SelDesv~I .input_async_reset = "none";
defparam \SelDesv~I .input_power_up = "low";
defparam \SelDesv~I .input_register_mode = "none";
defparam \SelDesv~I .input_sync_reset = "none";
defparam \SelDesv~I .oe_async_reset = "none";
defparam \SelDesv~I .oe_power_up = "low";
defparam \SelDesv~I .oe_register_mode = "none";
defparam \SelDesv~I .oe_sync_reset = "none";
defparam \SelDesv~I .operation_mode = "output";
defparam \SelDesv~I .output_async_reset = "none";
defparam \SelDesv~I .output_power_up = "low";
defparam \SelDesv~I .output_register_mode = "none";
defparam \SelDesv~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Wr~I (
	.datain(\ctrl|Wr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Wr));
// synopsys translate_off
defparam \Wr~I .input_async_reset = "none";
defparam \Wr~I .input_power_up = "low";
defparam \Wr~I .input_register_mode = "none";
defparam \Wr~I .input_sync_reset = "none";
defparam \Wr~I .oe_async_reset = "none";
defparam \Wr~I .oe_power_up = "low";
defparam \Wr~I .oe_register_mode = "none";
defparam \Wr~I .oe_sync_reset = "none";
defparam \Wr~I .operation_mode = "output";
defparam \Wr~I .output_async_reset = "none";
defparam \Wr~I .output_power_up = "low";
defparam \Wr~I .output_register_mode = "none";
defparam \Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selDtWr~I (
	.datain(\ctrl|selDtWr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selDtWr));
// synopsys translate_off
defparam \selDtWr~I .input_async_reset = "none";
defparam \selDtWr~I .input_power_up = "low";
defparam \selDtWr~I .input_register_mode = "none";
defparam \selDtWr~I .input_sync_reset = "none";
defparam \selDtWr~I .oe_async_reset = "none";
defparam \selDtWr~I .oe_power_up = "low";
defparam \selDtWr~I .oe_register_mode = "none";
defparam \selDtWr~I .oe_sync_reset = "none";
defparam \selDtWr~I .operation_mode = "output";
defparam \selDtWr~I .output_async_reset = "none";
defparam \selDtWr~I .output_power_up = "low";
defparam \selDtWr~I .output_register_mode = "none";
defparam \selDtWr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[0]));
// synopsys translate_off
defparam \dadoWr[0]~I .input_async_reset = "none";
defparam \dadoWr[0]~I .input_power_up = "low";
defparam \dadoWr[0]~I .input_register_mode = "none";
defparam \dadoWr[0]~I .input_sync_reset = "none";
defparam \dadoWr[0]~I .oe_async_reset = "none";
defparam \dadoWr[0]~I .oe_power_up = "low";
defparam \dadoWr[0]~I .oe_register_mode = "none";
defparam \dadoWr[0]~I .oe_sync_reset = "none";
defparam \dadoWr[0]~I .operation_mode = "output";
defparam \dadoWr[0]~I .output_async_reset = "none";
defparam \dadoWr[0]~I .output_power_up = "low";
defparam \dadoWr[0]~I .output_register_mode = "none";
defparam \dadoWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[1]));
// synopsys translate_off
defparam \dadoWr[1]~I .input_async_reset = "none";
defparam \dadoWr[1]~I .input_power_up = "low";
defparam \dadoWr[1]~I .input_register_mode = "none";
defparam \dadoWr[1]~I .input_sync_reset = "none";
defparam \dadoWr[1]~I .oe_async_reset = "none";
defparam \dadoWr[1]~I .oe_power_up = "low";
defparam \dadoWr[1]~I .oe_register_mode = "none";
defparam \dadoWr[1]~I .oe_sync_reset = "none";
defparam \dadoWr[1]~I .operation_mode = "output";
defparam \dadoWr[1]~I .output_async_reset = "none";
defparam \dadoWr[1]~I .output_power_up = "low";
defparam \dadoWr[1]~I .output_register_mode = "none";
defparam \dadoWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[2]));
// synopsys translate_off
defparam \dadoWr[2]~I .input_async_reset = "none";
defparam \dadoWr[2]~I .input_power_up = "low";
defparam \dadoWr[2]~I .input_register_mode = "none";
defparam \dadoWr[2]~I .input_sync_reset = "none";
defparam \dadoWr[2]~I .oe_async_reset = "none";
defparam \dadoWr[2]~I .oe_power_up = "low";
defparam \dadoWr[2]~I .oe_register_mode = "none";
defparam \dadoWr[2]~I .oe_sync_reset = "none";
defparam \dadoWr[2]~I .operation_mode = "output";
defparam \dadoWr[2]~I .output_async_reset = "none";
defparam \dadoWr[2]~I .output_power_up = "low";
defparam \dadoWr[2]~I .output_register_mode = "none";
defparam \dadoWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[3]));
// synopsys translate_off
defparam \dadoWr[3]~I .input_async_reset = "none";
defparam \dadoWr[3]~I .input_power_up = "low";
defparam \dadoWr[3]~I .input_register_mode = "none";
defparam \dadoWr[3]~I .input_sync_reset = "none";
defparam \dadoWr[3]~I .oe_async_reset = "none";
defparam \dadoWr[3]~I .oe_power_up = "low";
defparam \dadoWr[3]~I .oe_register_mode = "none";
defparam \dadoWr[3]~I .oe_sync_reset = "none";
defparam \dadoWr[3]~I .operation_mode = "output";
defparam \dadoWr[3]~I .output_async_reset = "none";
defparam \dadoWr[3]~I .output_power_up = "low";
defparam \dadoWr[3]~I .output_register_mode = "none";
defparam \dadoWr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[4]));
// synopsys translate_off
defparam \dadoWr[4]~I .input_async_reset = "none";
defparam \dadoWr[4]~I .input_power_up = "low";
defparam \dadoWr[4]~I .input_register_mode = "none";
defparam \dadoWr[4]~I .input_sync_reset = "none";
defparam \dadoWr[4]~I .oe_async_reset = "none";
defparam \dadoWr[4]~I .oe_power_up = "low";
defparam \dadoWr[4]~I .oe_register_mode = "none";
defparam \dadoWr[4]~I .oe_sync_reset = "none";
defparam \dadoWr[4]~I .operation_mode = "output";
defparam \dadoWr[4]~I .output_async_reset = "none";
defparam \dadoWr[4]~I .output_power_up = "low";
defparam \dadoWr[4]~I .output_register_mode = "none";
defparam \dadoWr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[5]));
// synopsys translate_off
defparam \dadoWr[5]~I .input_async_reset = "none";
defparam \dadoWr[5]~I .input_power_up = "low";
defparam \dadoWr[5]~I .input_register_mode = "none";
defparam \dadoWr[5]~I .input_sync_reset = "none";
defparam \dadoWr[5]~I .oe_async_reset = "none";
defparam \dadoWr[5]~I .oe_power_up = "low";
defparam \dadoWr[5]~I .oe_register_mode = "none";
defparam \dadoWr[5]~I .oe_sync_reset = "none";
defparam \dadoWr[5]~I .operation_mode = "output";
defparam \dadoWr[5]~I .output_async_reset = "none";
defparam \dadoWr[5]~I .output_power_up = "low";
defparam \dadoWr[5]~I .output_register_mode = "none";
defparam \dadoWr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[6]));
// synopsys translate_off
defparam \dadoWr[6]~I .input_async_reset = "none";
defparam \dadoWr[6]~I .input_power_up = "low";
defparam \dadoWr[6]~I .input_register_mode = "none";
defparam \dadoWr[6]~I .input_sync_reset = "none";
defparam \dadoWr[6]~I .oe_async_reset = "none";
defparam \dadoWr[6]~I .oe_power_up = "low";
defparam \dadoWr[6]~I .oe_register_mode = "none";
defparam \dadoWr[6]~I .oe_sync_reset = "none";
defparam \dadoWr[6]~I .operation_mode = "output";
defparam \dadoWr[6]~I .output_async_reset = "none";
defparam \dadoWr[6]~I .output_power_up = "low";
defparam \dadoWr[6]~I .output_register_mode = "none";
defparam \dadoWr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[7]));
// synopsys translate_off
defparam \dadoWr[7]~I .input_async_reset = "none";
defparam \dadoWr[7]~I .input_power_up = "low";
defparam \dadoWr[7]~I .input_register_mode = "none";
defparam \dadoWr[7]~I .input_sync_reset = "none";
defparam \dadoWr[7]~I .oe_async_reset = "none";
defparam \dadoWr[7]~I .oe_power_up = "low";
defparam \dadoWr[7]~I .oe_register_mode = "none";
defparam \dadoWr[7]~I .oe_sync_reset = "none";
defparam \dadoWr[7]~I .operation_mode = "output";
defparam \dadoWr[7]~I .output_async_reset = "none";
defparam \dadoWr[7]~I .output_power_up = "low";
defparam \dadoWr[7]~I .output_register_mode = "none";
defparam \dadoWr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[0]));
// synopsys translate_off
defparam \addRegWr[0]~I .input_async_reset = "none";
defparam \addRegWr[0]~I .input_power_up = "low";
defparam \addRegWr[0]~I .input_register_mode = "none";
defparam \addRegWr[0]~I .input_sync_reset = "none";
defparam \addRegWr[0]~I .oe_async_reset = "none";
defparam \addRegWr[0]~I .oe_power_up = "low";
defparam \addRegWr[0]~I .oe_register_mode = "none";
defparam \addRegWr[0]~I .oe_sync_reset = "none";
defparam \addRegWr[0]~I .operation_mode = "output";
defparam \addRegWr[0]~I .output_async_reset = "none";
defparam \addRegWr[0]~I .output_power_up = "low";
defparam \addRegWr[0]~I .output_register_mode = "none";
defparam \addRegWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[1]));
// synopsys translate_off
defparam \addRegWr[1]~I .input_async_reset = "none";
defparam \addRegWr[1]~I .input_power_up = "low";
defparam \addRegWr[1]~I .input_register_mode = "none";
defparam \addRegWr[1]~I .input_sync_reset = "none";
defparam \addRegWr[1]~I .oe_async_reset = "none";
defparam \addRegWr[1]~I .oe_power_up = "low";
defparam \addRegWr[1]~I .oe_register_mode = "none";
defparam \addRegWr[1]~I .oe_sync_reset = "none";
defparam \addRegWr[1]~I .operation_mode = "output";
defparam \addRegWr[1]~I .output_async_reset = "none";
defparam \addRegWr[1]~I .output_power_up = "low";
defparam \addRegWr[1]~I .output_register_mode = "none";
defparam \addRegWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[2]));
// synopsys translate_off
defparam \addRegWr[2]~I .input_async_reset = "none";
defparam \addRegWr[2]~I .input_power_up = "low";
defparam \addRegWr[2]~I .input_register_mode = "none";
defparam \addRegWr[2]~I .input_sync_reset = "none";
defparam \addRegWr[2]~I .oe_async_reset = "none";
defparam \addRegWr[2]~I .oe_power_up = "low";
defparam \addRegWr[2]~I .oe_register_mode = "none";
defparam \addRegWr[2]~I .oe_sync_reset = "none";
defparam \addRegWr[2]~I .operation_mode = "output";
defparam \addRegWr[2]~I .output_async_reset = "none";
defparam \addRegWr[2]~I .output_power_up = "low";
defparam \addRegWr[2]~I .output_register_mode = "none";
defparam \addRegWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[0]));
// synopsys translate_off
defparam \addR1[0]~I .input_async_reset = "none";
defparam \addR1[0]~I .input_power_up = "low";
defparam \addR1[0]~I .input_register_mode = "none";
defparam \addR1[0]~I .input_sync_reset = "none";
defparam \addR1[0]~I .oe_async_reset = "none";
defparam \addR1[0]~I .oe_power_up = "low";
defparam \addR1[0]~I .oe_register_mode = "none";
defparam \addR1[0]~I .oe_sync_reset = "none";
defparam \addR1[0]~I .operation_mode = "output";
defparam \addR1[0]~I .output_async_reset = "none";
defparam \addR1[0]~I .output_power_up = "low";
defparam \addR1[0]~I .output_register_mode = "none";
defparam \addR1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[1]));
// synopsys translate_off
defparam \addR1[1]~I .input_async_reset = "none";
defparam \addR1[1]~I .input_power_up = "low";
defparam \addR1[1]~I .input_register_mode = "none";
defparam \addR1[1]~I .input_sync_reset = "none";
defparam \addR1[1]~I .oe_async_reset = "none";
defparam \addR1[1]~I .oe_power_up = "low";
defparam \addR1[1]~I .oe_register_mode = "none";
defparam \addR1[1]~I .oe_sync_reset = "none";
defparam \addR1[1]~I .operation_mode = "output";
defparam \addR1[1]~I .output_async_reset = "none";
defparam \addR1[1]~I .output_power_up = "low";
defparam \addR1[1]~I .output_register_mode = "none";
defparam \addR1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[2]));
// synopsys translate_off
defparam \addR1[2]~I .input_async_reset = "none";
defparam \addR1[2]~I .input_power_up = "low";
defparam \addR1[2]~I .input_register_mode = "none";
defparam \addR1[2]~I .input_sync_reset = "none";
defparam \addR1[2]~I .oe_async_reset = "none";
defparam \addR1[2]~I .oe_power_up = "low";
defparam \addR1[2]~I .oe_register_mode = "none";
defparam \addR1[2]~I .oe_sync_reset = "none";
defparam \addR1[2]~I .operation_mode = "output";
defparam \addR1[2]~I .output_async_reset = "none";
defparam \addR1[2]~I .output_power_up = "low";
defparam \addR1[2]~I .output_register_mode = "none";
defparam \addR1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[0]));
// synopsys translate_off
defparam \addR2[0]~I .input_async_reset = "none";
defparam \addR2[0]~I .input_power_up = "low";
defparam \addR2[0]~I .input_register_mode = "none";
defparam \addR2[0]~I .input_sync_reset = "none";
defparam \addR2[0]~I .oe_async_reset = "none";
defparam \addR2[0]~I .oe_power_up = "low";
defparam \addR2[0]~I .oe_register_mode = "none";
defparam \addR2[0]~I .oe_sync_reset = "none";
defparam \addR2[0]~I .operation_mode = "output";
defparam \addR2[0]~I .output_async_reset = "none";
defparam \addR2[0]~I .output_power_up = "low";
defparam \addR2[0]~I .output_register_mode = "none";
defparam \addR2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[1]));
// synopsys translate_off
defparam \addR2[1]~I .input_async_reset = "none";
defparam \addR2[1]~I .input_power_up = "low";
defparam \addR2[1]~I .input_register_mode = "none";
defparam \addR2[1]~I .input_sync_reset = "none";
defparam \addR2[1]~I .oe_async_reset = "none";
defparam \addR2[1]~I .oe_power_up = "low";
defparam \addR2[1]~I .oe_register_mode = "none";
defparam \addR2[1]~I .oe_sync_reset = "none";
defparam \addR2[1]~I .operation_mode = "output";
defparam \addR2[1]~I .output_async_reset = "none";
defparam \addR2[1]~I .output_power_up = "low";
defparam \addR2[1]~I .output_register_mode = "none";
defparam \addR2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[2]));
// synopsys translate_off
defparam \addR2[2]~I .input_async_reset = "none";
defparam \addR2[2]~I .input_power_up = "low";
defparam \addR2[2]~I .input_register_mode = "none";
defparam \addR2[2]~I .input_sync_reset = "none";
defparam \addR2[2]~I .oe_async_reset = "none";
defparam \addR2[2]~I .oe_power_up = "low";
defparam \addR2[2]~I .oe_register_mode = "none";
defparam \addR2[2]~I .oe_sync_reset = "none";
defparam \addR2[2]~I .operation_mode = "output";
defparam \addR2[2]~I .output_async_reset = "none";
defparam \addR2[2]~I .output_power_up = "low";
defparam \addR2[2]~I .output_register_mode = "none";
defparam \addR2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[4]));
// synopsys translate_off
defparam \R2[4]~I .input_async_reset = "none";
defparam \R2[4]~I .input_power_up = "low";
defparam \R2[4]~I .input_register_mode = "none";
defparam \R2[4]~I .input_sync_reset = "none";
defparam \R2[4]~I .oe_async_reset = "none";
defparam \R2[4]~I .oe_power_up = "low";
defparam \R2[4]~I .oe_register_mode = "none";
defparam \R2[4]~I .oe_sync_reset = "none";
defparam \R2[4]~I .operation_mode = "output";
defparam \R2[4]~I .output_async_reset = "none";
defparam \R2[4]~I .output_power_up = "low";
defparam \R2[4]~I .output_register_mode = "none";
defparam \R2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[5]));
// synopsys translate_off
defparam \R2[5]~I .input_async_reset = "none";
defparam \R2[5]~I .input_power_up = "low";
defparam \R2[5]~I .input_register_mode = "none";
defparam \R2[5]~I .input_sync_reset = "none";
defparam \R2[5]~I .oe_async_reset = "none";
defparam \R2[5]~I .oe_power_up = "low";
defparam \R2[5]~I .oe_register_mode = "none";
defparam \R2[5]~I .oe_sync_reset = "none";
defparam \R2[5]~I .operation_mode = "output";
defparam \R2[5]~I .output_async_reset = "none";
defparam \R2[5]~I .output_power_up = "low";
defparam \R2[5]~I .output_register_mode = "none";
defparam \R2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[6]));
// synopsys translate_off
defparam \R2[6]~I .input_async_reset = "none";
defparam \R2[6]~I .input_power_up = "low";
defparam \R2[6]~I .input_register_mode = "none";
defparam \R2[6]~I .input_sync_reset = "none";
defparam \R2[6]~I .oe_async_reset = "none";
defparam \R2[6]~I .oe_power_up = "low";
defparam \R2[6]~I .oe_register_mode = "none";
defparam \R2[6]~I .oe_sync_reset = "none";
defparam \R2[6]~I .operation_mode = "output";
defparam \R2[6]~I .output_async_reset = "none";
defparam \R2[6]~I .output_power_up = "low";
defparam \R2[6]~I .output_register_mode = "none";
defparam \R2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[7]));
// synopsys translate_off
defparam \R2[7]~I .input_async_reset = "none";
defparam \R2[7]~I .input_power_up = "low";
defparam \R2[7]~I .input_register_mode = "none";
defparam \R2[7]~I .input_sync_reset = "none";
defparam \R2[7]~I .oe_async_reset = "none";
defparam \R2[7]~I .oe_power_up = "low";
defparam \R2[7]~I .oe_register_mode = "none";
defparam \R2[7]~I .oe_sync_reset = "none";
defparam \R2[7]~I .operation_mode = "output";
defparam \R2[7]~I .output_async_reset = "none";
defparam \R2[7]~I .output_power_up = "low";
defparam \R2[7]~I .output_register_mode = "none";
defparam \R2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LdOUTPUT~I (
	.datain(\ctrl|LdOUTPUT~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LdOUTPUT));
// synopsys translate_off
defparam \LdOUTPUT~I .input_async_reset = "none";
defparam \LdOUTPUT~I .input_power_up = "low";
defparam \LdOUTPUT~I .input_register_mode = "none";
defparam \LdOUTPUT~I .input_sync_reset = "none";
defparam \LdOUTPUT~I .oe_async_reset = "none";
defparam \LdOUTPUT~I .oe_power_up = "low";
defparam \LdOUTPUT~I .oe_register_mode = "none";
defparam \LdOUTPUT~I .oe_sync_reset = "none";
defparam \LdOUTPUT~I .operation_mode = "output";
defparam \LdOUTPUT~I .output_async_reset = "none";
defparam \LdOUTPUT~I .output_power_up = "low";
defparam \LdOUTPUT~I .output_register_mode = "none";
defparam \LdOUTPUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[0]));
// synopsys translate_off
defparam \ResultULA[0]~I .input_async_reset = "none";
defparam \ResultULA[0]~I .input_power_up = "low";
defparam \ResultULA[0]~I .input_register_mode = "none";
defparam \ResultULA[0]~I .input_sync_reset = "none";
defparam \ResultULA[0]~I .oe_async_reset = "none";
defparam \ResultULA[0]~I .oe_power_up = "low";
defparam \ResultULA[0]~I .oe_register_mode = "none";
defparam \ResultULA[0]~I .oe_sync_reset = "none";
defparam \ResultULA[0]~I .operation_mode = "output";
defparam \ResultULA[0]~I .output_async_reset = "none";
defparam \ResultULA[0]~I .output_power_up = "low";
defparam \ResultULA[0]~I .output_register_mode = "none";
defparam \ResultULA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[1]));
// synopsys translate_off
defparam \ResultULA[1]~I .input_async_reset = "none";
defparam \ResultULA[1]~I .input_power_up = "low";
defparam \ResultULA[1]~I .input_register_mode = "none";
defparam \ResultULA[1]~I .input_sync_reset = "none";
defparam \ResultULA[1]~I .oe_async_reset = "none";
defparam \ResultULA[1]~I .oe_power_up = "low";
defparam \ResultULA[1]~I .oe_register_mode = "none";
defparam \ResultULA[1]~I .oe_sync_reset = "none";
defparam \ResultULA[1]~I .operation_mode = "output";
defparam \ResultULA[1]~I .output_async_reset = "none";
defparam \ResultULA[1]~I .output_power_up = "low";
defparam \ResultULA[1]~I .output_register_mode = "none";
defparam \ResultULA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[2]));
// synopsys translate_off
defparam \ResultULA[2]~I .input_async_reset = "none";
defparam \ResultULA[2]~I .input_power_up = "low";
defparam \ResultULA[2]~I .input_register_mode = "none";
defparam \ResultULA[2]~I .input_sync_reset = "none";
defparam \ResultULA[2]~I .oe_async_reset = "none";
defparam \ResultULA[2]~I .oe_power_up = "low";
defparam \ResultULA[2]~I .oe_register_mode = "none";
defparam \ResultULA[2]~I .oe_sync_reset = "none";
defparam \ResultULA[2]~I .operation_mode = "output";
defparam \ResultULA[2]~I .output_async_reset = "none";
defparam \ResultULA[2]~I .output_power_up = "low";
defparam \ResultULA[2]~I .output_register_mode = "none";
defparam \ResultULA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[3]));
// synopsys translate_off
defparam \ResultULA[3]~I .input_async_reset = "none";
defparam \ResultULA[3]~I .input_power_up = "low";
defparam \ResultULA[3]~I .input_register_mode = "none";
defparam \ResultULA[3]~I .input_sync_reset = "none";
defparam \ResultULA[3]~I .oe_async_reset = "none";
defparam \ResultULA[3]~I .oe_power_up = "low";
defparam \ResultULA[3]~I .oe_register_mode = "none";
defparam \ResultULA[3]~I .oe_sync_reset = "none";
defparam \ResultULA[3]~I .operation_mode = "output";
defparam \ResultULA[3]~I .output_async_reset = "none";
defparam \ResultULA[3]~I .output_power_up = "low";
defparam \ResultULA[3]~I .output_register_mode = "none";
defparam \ResultULA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[4]));
// synopsys translate_off
defparam \ResultULA[4]~I .input_async_reset = "none";
defparam \ResultULA[4]~I .input_power_up = "low";
defparam \ResultULA[4]~I .input_register_mode = "none";
defparam \ResultULA[4]~I .input_sync_reset = "none";
defparam \ResultULA[4]~I .oe_async_reset = "none";
defparam \ResultULA[4]~I .oe_power_up = "low";
defparam \ResultULA[4]~I .oe_register_mode = "none";
defparam \ResultULA[4]~I .oe_sync_reset = "none";
defparam \ResultULA[4]~I .operation_mode = "output";
defparam \ResultULA[4]~I .output_async_reset = "none";
defparam \ResultULA[4]~I .output_power_up = "low";
defparam \ResultULA[4]~I .output_register_mode = "none";
defparam \ResultULA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[5]));
// synopsys translate_off
defparam \ResultULA[5]~I .input_async_reset = "none";
defparam \ResultULA[5]~I .input_power_up = "low";
defparam \ResultULA[5]~I .input_register_mode = "none";
defparam \ResultULA[5]~I .input_sync_reset = "none";
defparam \ResultULA[5]~I .oe_async_reset = "none";
defparam \ResultULA[5]~I .oe_power_up = "low";
defparam \ResultULA[5]~I .oe_register_mode = "none";
defparam \ResultULA[5]~I .oe_sync_reset = "none";
defparam \ResultULA[5]~I .operation_mode = "output";
defparam \ResultULA[5]~I .output_async_reset = "none";
defparam \ResultULA[5]~I .output_power_up = "low";
defparam \ResultULA[5]~I .output_register_mode = "none";
defparam \ResultULA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[6]));
// synopsys translate_off
defparam \ResultULA[6]~I .input_async_reset = "none";
defparam \ResultULA[6]~I .input_power_up = "low";
defparam \ResultULA[6]~I .input_register_mode = "none";
defparam \ResultULA[6]~I .input_sync_reset = "none";
defparam \ResultULA[6]~I .oe_async_reset = "none";
defparam \ResultULA[6]~I .oe_power_up = "low";
defparam \ResultULA[6]~I .oe_register_mode = "none";
defparam \ResultULA[6]~I .oe_sync_reset = "none";
defparam \ResultULA[6]~I .operation_mode = "output";
defparam \ResultULA[6]~I .output_async_reset = "none";
defparam \ResultULA[6]~I .output_power_up = "low";
defparam \ResultULA[6]~I .output_register_mode = "none";
defparam \ResultULA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[7]));
// synopsys translate_off
defparam \ResultULA[7]~I .input_async_reset = "none";
defparam \ResultULA[7]~I .input_power_up = "low";
defparam \ResultULA[7]~I .input_register_mode = "none";
defparam \ResultULA[7]~I .input_sync_reset = "none";
defparam \ResultULA[7]~I .oe_async_reset = "none";
defparam \ResultULA[7]~I .oe_power_up = "low";
defparam \ResultULA[7]~I .oe_register_mode = "none";
defparam \ResultULA[7]~I .oe_sync_reset = "none";
defparam \ResultULA[7]~I .operation_mode = "output";
defparam \ResultULA[7]~I .output_async_reset = "none";
defparam \ResultULA[7]~I .output_power_up = "low";
defparam \ResultULA[7]~I .output_register_mode = "none";
defparam \ResultULA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[0]~I (
	.datain(!\ctrl|estado [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[0]));
// synopsys translate_off
defparam \estado[0]~I .input_async_reset = "none";
defparam \estado[0]~I .input_power_up = "low";
defparam \estado[0]~I .input_register_mode = "none";
defparam \estado[0]~I .input_sync_reset = "none";
defparam \estado[0]~I .oe_async_reset = "none";
defparam \estado[0]~I .oe_power_up = "low";
defparam \estado[0]~I .oe_register_mode = "none";
defparam \estado[0]~I .oe_sync_reset = "none";
defparam \estado[0]~I .operation_mode = "output";
defparam \estado[0]~I .output_async_reset = "none";
defparam \estado[0]~I .output_power_up = "low";
defparam \estado[0]~I .output_register_mode = "none";
defparam \estado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[1]~I (
	.datain(\ctrl|estado [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[1]));
// synopsys translate_off
defparam \estado[1]~I .input_async_reset = "none";
defparam \estado[1]~I .input_power_up = "low";
defparam \estado[1]~I .input_register_mode = "none";
defparam \estado[1]~I .input_sync_reset = "none";
defparam \estado[1]~I .oe_async_reset = "none";
defparam \estado[1]~I .oe_power_up = "low";
defparam \estado[1]~I .oe_register_mode = "none";
defparam \estado[1]~I .oe_sync_reset = "none";
defparam \estado[1]~I .operation_mode = "output";
defparam \estado[1]~I .output_async_reset = "none";
defparam \estado[1]~I .output_power_up = "low";
defparam \estado[1]~I .output_register_mode = "none";
defparam \estado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[2]));
// synopsys translate_off
defparam \estado[2]~I .input_async_reset = "none";
defparam \estado[2]~I .input_power_up = "low";
defparam \estado[2]~I .input_register_mode = "none";
defparam \estado[2]~I .input_sync_reset = "none";
defparam \estado[2]~I .oe_async_reset = "none";
defparam \estado[2]~I .oe_power_up = "low";
defparam \estado[2]~I .oe_register_mode = "none";
defparam \estado[2]~I .oe_sync_reset = "none";
defparam \estado[2]~I .operation_mode = "output";
defparam \estado[2]~I .output_async_reset = "none";
defparam \estado[2]~I .output_power_up = "low";
defparam \estado[2]~I .output_register_mode = "none";
defparam \estado[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
