--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Single_Cycle.twx Single_Cycle.ncd -o Single_Cycle.twr
Single_Cycle.pcf

Design file:              Single_Cycle.ncd
Physical constraint file: Single_Cycle.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    4.074(R)|   -1.915(R)|clk_BUFGP         |   0.000|
            |    4.807(F)|    0.570(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
alu_out<0>         |   15.596(R)|clk_BUFGP         |   0.000|
                   |   13.234(F)|clk_BUFGP         |   0.000|
alu_out<1>         |   14.979(R)|clk_BUFGP         |   0.000|
                   |   12.545(F)|clk_BUFGP         |   0.000|
instruction_out<0> |    9.829(R)|clk_BUFGP         |   0.000|
instruction_out<1> |   11.244(R)|clk_BUFGP         |   0.000|
instruction_out<2> |    9.922(R)|clk_BUFGP         |   0.000|
instruction_out<3> |    9.807(R)|clk_BUFGP         |   0.000|
instruction_out<4> |    9.617(R)|clk_BUFGP         |   0.000|
instruction_out<5> |   10.611(R)|clk_BUFGP         |   0.000|
instruction_out<6> |    9.788(R)|clk_BUFGP         |   0.000|
instruction_out<7> |    9.119(R)|clk_BUFGP         |   0.000|
instruction_out<8> |    9.784(R)|clk_BUFGP         |   0.000|
instruction_out<9> |    9.591(R)|clk_BUFGP         |   0.000|
instruction_out<10>|    9.119(R)|clk_BUFGP         |   0.000|
instruction_out<11>|    9.201(R)|clk_BUFGP         |   0.000|
instruction_out<12>|    9.863(R)|clk_BUFGP         |   0.000|
instruction_out<13>|    9.726(R)|clk_BUFGP         |   0.000|
instruction_out<14>|    9.119(R)|clk_BUFGP         |   0.000|
instruction_out<15>|    9.185(R)|clk_BUFGP         |   0.000|
instruction_out<16>|    9.550(R)|clk_BUFGP         |   0.000|
instruction_out<17>|   10.628(R)|clk_BUFGP         |   0.000|
instruction_out<18>|   10.414(R)|clk_BUFGP         |   0.000|
instruction_out<19>|   11.172(R)|clk_BUFGP         |   0.000|
instruction_out<20>|   11.109(R)|clk_BUFGP         |   0.000|
instruction_out<21>|    9.546(R)|clk_BUFGP         |   0.000|
instruction_out<22>|    9.508(R)|clk_BUFGP         |   0.000|
instruction_out<23>|    9.880(R)|clk_BUFGP         |   0.000|
instruction_out<24>|    9.746(R)|clk_BUFGP         |   0.000|
instruction_out<25>|   10.169(R)|clk_BUFGP         |   0.000|
instruction_out<26>|   10.774(R)|clk_BUFGP         |   0.000|
instruction_out<27>|   11.345(R)|clk_BUFGP         |   0.000|
instruction_out<28>|   10.692(R)|clk_BUFGP         |   0.000|
instruction_out<29>|   10.402(R)|clk_BUFGP         |   0.000|
instruction_out<30>|   11.676(R)|clk_BUFGP         |   0.000|
instruction_out<31>|   11.837(R)|clk_BUFGP         |   0.000|
rs_val<0>          |   12.520(R)|clk_BUFGP         |   0.000|
                   |   10.250(F)|clk_BUFGP         |   0.000|
rt_val<0>          |   13.815(R)|clk_BUFGP         |   0.000|
                   |   11.381(F)|clk_BUFGP         |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    4.003|    9.706|    7.272|
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 01 23:38:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



