/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6897";
	interrupt-parent = <0x1>;
	model = "MT6897";

	__symbols__ {
		accdet = "/soc/spmi@1cc04000/second_pmic@5/accdet";
		adsp_core0 = "/soc/adsp-core0@1e050000";
		adsp_core1 = "/soc/adsp-core1@1e0c0000";
		adspsys = "/soc/adspsys@1e000000";
		afe = "/mt6897-afe-pcm@11050000";
		afe_clk = "/syscon@11050000";
		aie = "/soc/aie@15310000";
		aod_scp = "/soc/aod-scp";
		aov = "/aov";
		apccci_mdo1 = "/soc/md-power-o1@1c001000";
		apdma = "/soc/dma-controller@11300b80";
		apmixedsys_clk = "/syscon@1000c000";
		apu1_crit = "/thermal-zones/apu1/trips/apu1-crit";
		apu2_crit = "/thermal-zones/apu2/trips/apu2-crit";
		apu_iommu0 = "/soc/iommu@19010000";
		apu_iommu0_bank1 = "/soc/iommu@19011000";
		apu_iommu0_bank2 = "/soc/iommu@19012000";
		apu_iommu0_bank3 = "/soc/iommu@19013000";
		apu_iommu0_bank4 = "/soc/iommu@19014000";
		apu_iommu1 = "/soc/iommu@19015000";
		apu_iommu1_bank1 = "/soc/iommu@19016000";
		apu_iommu1_bank2 = "/soc/iommu@19017000";
		apu_iommu1_bank3 = "/soc/iommu@19018000";
		apu_iommu1_bank4 = "/soc/iommu@19019000";
		apu_top_3 = "/soc/apu-top-3@190f0000";
		apusys_hw_logger = "/soc/apusys-hw-logger@19024000";
		apusys_rv = "/soc/apusys-rv@190e1000";
		armpll_b_pll_ctrl_clk = "/syscon@c030c00";
		armpll_bl_pll_ctrl_clk = "/syscon@c030800";
		armpll_ll_pll_ctrl_clk = "/syscon@c030400";
		atf_logger = "/atf-logger";
		aud_clk_mosi_off = "/soc/pinctrl@10005000/aud-clk-mosi-off";
		aud_clk_mosi_on = "/soc/pinctrl@10005000/aud-clk-mosi-on";
		aud_dat_miso0_off = "/soc/pinctrl@10005000/aud-dat-miso0-off";
		aud_dat_miso0_on = "/soc/pinctrl@10005000/aud-dat-miso0-on";
		aud_dat_miso1_off = "/soc/pinctrl@10005000/aud-dat-miso1-off";
		aud_dat_miso1_on = "/soc/pinctrl@10005000/aud-dat-miso1-on";
		aud_dat_miso2_off = "/soc/pinctrl@10005000/aud-dat-miso2-off";
		aud_dat_miso2_on = "/soc/pinctrl@10005000/aud-dat-miso2-on";
		aud_dat_mosi_ch34_off = "/soc/pinctrl@10005000/aud-dat-mosi-ch34-off";
		aud_dat_mosi_ch34_on = "/soc/pinctrl@10005000/aud-dat-mosi-ch34-on";
		aud_dat_mosi_off = "/soc/pinctrl@10005000/aud-dat-mosi-off";
		aud_dat_mosi_on = "/soc/pinctrl@10005000/aud-dat-mosi-on";
		aud_gpio_i2sin0_off = "/soc/pinctrl@10005000/aud-gpio-i2sin0-off";
		aud_gpio_i2sin0_on = "/soc/pinctrl@10005000/aud-gpio-i2sin0-on";
		aud_gpio_i2sout0_off = "/soc/pinctrl@10005000/aud-gpio-i2sout0-off";
		aud_gpio_i2sout0_on = "/soc/pinctrl@10005000/aud-gpio-i2sout0-on";
		aud_nle_mosi_off = "/soc/pinctrl@10005000/aud-nle-mosi-off";
		aud_nle_mosi_on = "/soc/pinctrl@10005000/aud-nle-mosi-on";
		audio_dsp_hrt_bw = "/audio-dsp-hrt-bw";
		backlight_cooler = "/backlight-cooler";
		bp_thl = "/bp-thl";
		bt = "/bt@18000000";
		btcvsd_snd = "/mtk-btcvsd-snd@18830000";
		bus26m = "/mtk-lpm/resource-ctrl-list/bus26m";
		cam_raw_a = "/soc/cam-raw-a@1a030000";
		cam_vcore_clk = "/syscon@1b204000";
		camisp = "/soc/camisp@1a000000";
		camsys_ipe_clk = "/syscon@1a1d0000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_mraw_clk = "/syscon@1a170000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawb_clk = "/syscon@1a08f000";
		camsys_rawc_clk = "/syscon@1a0cf000";
		camsys_yuva_clk = "/syscon@1a06f000";
		camsys_yuvb_clk = "/syscon@1a0af000";
		camsys_yuvc_clk = "/syscon@1a0ef000";
		ccci_scp = "/soc/ccci-scp";
		ccifdriver = "/soc/ccifdriver@10209000";
		ccipll_pll_ctrl_clk = "/syscon@c030000";
		ccu_main_clk = "/syscon@1b200000";
		ccu_rproc = "/soc/ccu_rproc@1b080000";
		ccu_rproc1 = "/soc/ccu_rproc1@0x1b180000";
		ccucammain = "/soc/ccucammain";
		charger = "/charger";
		charger_cooler = "/charger-cooler";
		charger_gl = "/charger_gl";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_ao = "/clk-ao";
		clkbuf_ctrl = "/soc/clkbuf-ctrl";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff-b";
		clusteroff_l = "/cpus/idle-states/clusteroff-l";
		clusteroff_m = "/cpus/idle-states/clusteroff-m";
		cm_mgr = "/cm-mgr@c100000";
		connfem = "/connfem";
		conninfra_pins_default = "/soc/pinctrl@10005000/conninfra-pins-default";
		conninfra_pins_tcxo_clr = "/soc/pinctrl@10005000/conninfra-tcxo-clr";
		conninfra_pins_tcxo_set = "/soc/pinctrl@10005000/conninfra-tcxo-set";
		connscp = "/connscp";
		consys = "/consys@18000000";
		consys_crit = "/thermal-zones/consys/trips/consys-crit";
		cpu0 = "/cpus/cpu@0";
		cpu1 = "/cpus/cpu@1";
		cpu2 = "/cpus/cpu@2";
		cpu3 = "/cpus/cpu@3";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		cpu_big_core7_1_crit = "/thermal-zones/cpu-big-core7-1/trips/cpu-big-core7-1-crit";
		cpu_big_core7_2_crit = "/thermal-zones/cpu-big-core7-2/trips/cpu-big-core7-2-crit";
		cpu_dsu1_crit = "/thermal-zones/cpu-dsu1/trips/cpu-dsu1-crit";
		cpu_dsu2_crit = "/thermal-zones/cpu-dsu2/trips/cpu-dsu2-crit";
		cpu_dsu3_crit = "/thermal-zones/cpu-dsu3/trips/cpu-dsu3-crit";
		cpu_dsu4_crit = "/thermal-zones/cpu-dsu4/trips/cpu-dsu4-crit";
		cpu_little_core0_crit = "/thermal-zones/cpu-little-core0/trips/cpu-little-core0-crit";
		cpu_little_core1_crit = "/thermal-zones/cpu-little-core1/trips/cpu-little-core1-crit";
		cpu_little_core2_crit = "/thermal-zones/cpu-little-core2/trips/cpu-little-core2-crit";
		cpu_little_core3_crit = "/thermal-zones/cpu-little-core3/trips/cpu-little-core3-crit";
		cpu_mcucfg = "/soc/mcusys-ao-cfg@c530000";
		cpu_medium_core4_1_crit = "/thermal-zones/cpu-medium-core4-1/trips/cpu-medium-core4-1-crit";
		cpu_medium_core4_2_crit = "/thermal-zones/cpu-medium-core4-2/trips/cpu-medium-core4-2-crit";
		cpu_medium_core5_1_crit = "/thermal-zones/cpu-medium-core5-1/trips/cpu-medium-core5-1-crit";
		cpu_medium_core5_2_crit = "/thermal-zones/cpu-medium-core5-2/trips/cpu-medium-core5-2-crit";
		cpu_medium_core6_1_crit = "/thermal-zones/cpu-medium-core6-1/trips/cpu-medium-core6-1-crit";
		cpu_medium_core6_2_crit = "/thermal-zones/cpu-medium-core6-2/trips/cpu-medium-core6-2-crit";
		cpu_pll = "/soc/mcusys-pll1u-top@1000c000";
		cpu_power_throttling = "/cpu-power-throttling";
		cpu_version = "/efuse@11e80000/cpu-data@234";
		cpuhvfs = "/cpuhvfs@114400";
		cpuoff_b = "/cpus/idle-states/cpuoff-b";
		cpuoff_l = "/cpus/idle-states/cpuoff-l";
		cpuoff_m = "/cpus/idle-states/cpuoff-m";
		cpupm_sysram = "/mtk-lpm/cpupm-sysram@11b000";
		csi_efuse0 = "/efuse@11e80000/csi-data0@1d4";
		csi_efuse1 = "/efuse@11e80000/csi-data1@1d8";
		csi_efuse2 = "/efuse@11e80000/csi-data2@1dc";
		csi_efuse3 = "/efuse@11e80000/csi-data3@140";
		csi_efuse4 = "/efuse@11e80000/csi-data4@144";
		csi_efuse5 = "/efuse@11e80000/csi-data5@148";
		dcm = "/soc/dcm@c000200";
		dfd_cache = "/soc/dfd-mcu/dfd-cache";
		dfd_mcu = "/soc/dfd-mcu";
		dfd_soc = "/soc/dfd-soc";
		dip_nr1_dip1_clk = "/syscon@15130000";
		dip_nr2_dip1_clk = "/syscon@15170000";
		dip_top_dip1_clk = "/syscon@15110000";
		disable_unused = "/disable-unused";
		disp1_aal0 = "/soc/disp-aal@14202000";
		disp1_c3d0 = "/soc/disp-c3d@14203000";
		disp1_ccorr0 = "/soc/disp-ccorr@14204000";
		disp1_ccorr1 = "/soc/disp-ccorr@14205000";
		disp1_ccorr2 = "/soc/disp-ccorr@14221000";
		disp1_ccorr3 = "/soc/disp-ccorr@14222000";
		disp1_chist0 = "/soc/disp1-chist0@14206000";
		disp1_chist1 = "/soc/disp1-chist1@14207000";
		disp1_color0 = "/soc/disp-color@14208000";
		disp1_dither0 = "/soc/disp-dither@14209000";
		disp1_dither1 = "/soc/disp-dither@1420a000";
		disp1_gamma0 = "/soc/disp-gamma@1420e000";
		disp1_gamma1 = "/soc/disp-gamma@14223000";
		disp1_mdp_aal0 = "/soc/disp-mdp-aal@1420f000";
		disp1_oddmr0 = "/soc/disp1-oddmr0@14213000";
		disp1_ovl0_2l = "/soc/disp1-ovl0@14602000";
		disp1_ovl1_2l = "/soc/disp1-ovl1@14603000";
		disp1_ovl2_2l = "/soc/disp1-ovl2@14604000";
		disp1_ovl3_2l = "/soc/disp1-ovl3@14605000";
		disp1_postalign0 = "/soc/disp1-postalign0";
		disp1_postmask0 = "/soc/disp1-postmask0@14215000";
		disp1_rsz0 = "/soc/disp1-rsz0@14216000";
		disp1_rsz1 = "/soc/disp1-rsz1@14606000";
		disp1_spr0 = "/soc/disp-spr@14217000";
		disp1_tdshp0 = "/soc/disp-tdshp@14218000";
		disp1_tdshp1 = "/soc/disp-tdshp@14219000";
		disp1_wdma0 = "/soc/disp1-wdma0@14608000";
		disp1_wdma1 = "/soc/disp1-wdma1@1421c000";
		disp1_wdma2 = "/soc/disp1-wdma2@1460a000";
		disp1_y2r0 = "/soc/disp1-y2r0@14200000";
		disp_aal0 = "/soc/disp-aal@14002000";
		disp_c3d0 = "/soc/disp-c3d@14003000";
		disp_ccorr0 = "/soc/disp-ccorr@14004000";
		disp_ccorr1 = "/soc/disp-ccorr@14005000";
		disp_ccorr2 = "/soc/disp-ccorr@14021000";
		disp_ccorr3 = "/soc/disp-ccorr@14022000";
		disp_chist0 = "/soc/disp-chist0@14006000";
		disp_chist1 = "/soc/disp-chist1@14007000";
		disp_color0 = "/soc/disp-color@14008000";
		disp_dither0 = "/soc/disp-dither@14009000";
		disp_dither1 = "/soc/disp-dither@1400a000";
		disp_dsc_wrap0 = "/soc/disp-dsc-wrap0@1400c000";
		disp_gamma0 = "/soc/disp-gamma@1400e000";
		disp_gamma1 = "/soc/disp-gamma@14023000";
		disp_iommu = "/soc/iommu@1e802000";
		disp_iommu_bank1 = "/soc/iommu@1e803000";
		disp_iommu_bank2 = "/soc/iommu@1e804000";
		disp_iommu_bank3 = "/soc/iommu@1e805000";
		disp_iommu_bank4 = "/soc/iommu@1e806000";
		disp_mdp_aal0 = "/soc/disp-mdp-aal@1400f000";
		disp_merge0 = "/soc/disp-merge0@14011000";
		disp_mutex0 = "/soc/disp-mutex0@14001000";
		disp_oddmr0 = "/soc/disp-oddmr0@14013000";
		disp_ovl0_2l = "/soc/disp-ovl0@14402000";
		disp_ovl1_2l = "/soc/disp-ovl1@14403000";
		disp_ovl2_2l = "/soc/disp-ovl2@14404000";
		disp_ovl3_2l = "/soc/disp-ovl3@14405000";
		disp_postalign0 = "/soc/disp-postalign0";
		disp_postmask0 = "/soc/disp-postmask0@14015000";
		disp_rsz0 = "/soc/disp-rsz0@14016000";
		disp_rsz1 = "/soc/disp-rsz1@14406000";
		disp_sec = "/disp-sec";
		disp_spr0 = "/soc/disp-spr@14017000";
		disp_ssc0_smi_2x1_sub_comm = "/disp-ssc0-smi-2x1-sub-comm@1e809000";
		disp_ssc1_smi_2x1_sub_comm = "/disp-ssc1-smi-2x1-sub-comm@1e80a000";
		disp_tdshp0 = "/soc/disp-tdshp@14018000";
		disp_tdshp1 = "/soc/disp-tdshp@14019000";
		disp_wdma0 = "/soc/disp-wdma0@14408000";
		disp_wdma1 = "/soc/disp-wdma1@1401c000";
		disp_wdma2 = "/soc/disp-wdma2@1440a000";
		disp_y2r0 = "/soc/disp-y2r0@14000000";
		dispsys0_config_clk = "/syscon@14000000";
		dispsys1_config_clk = "/syscon@14200000";
		dispsys_config = "/soc/dispsys-config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		doe_dvfs_cl2 = "/cpus/cpu-map/cluster2/doe";
		dp_intf = "/soc/disp-dp-intf0@1400b000";
		dp_tx = "/soc/dp-tx@11e10000";
		dpmaif = "/soc/dpmaif@10014000";
		dpmaif_resv_cache_mem = "/reserved-memory/ccci-dpmaif-cache-memory";
		dpmaif_resv_nocache_mem = "/reserved-memory/ccci-dpmaif-nocache-memory";
		dram_s0 = "/mtk-lpm/resource-ctrl-list/dram-s0";
		dram_s1 = "/mtk-lpm/resource-ctrl-list/dram-s1";
		dramc = "/dramc@10230000";
		drm = "/soc/drm@1000d000";
		drm_wv = "/drm-wv";
		dsi0 = "/soc/dsi@1400d000";
		dsi1 = "/soc/dsi@1420d000";
		dsi_te = "/soc/dsi-te";
		dsu_pmu_0 = "/dsu-pmu-0";
		dvfsrc = "/soc/dvfsrc@1c00f000";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@1c00f000/opp0";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@1c00f000/opp1";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@1c00f000/opp2";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@1c00f000/opp3";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@1c00f000/opp4";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@1c00f000/opp5";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@1c00f000/opp6";
		dvfsrc_freq_opp7 = "/soc/dvfsrc@1c00f000/opp7";
		dvfsrc_freq_opp8 = "/soc/dvfsrc@1c00f000/opp8";
		dvfsrc_vcore = "/soc/dvfsrc@1c00f000/dvfsrc-vcore";
		dvgf = "/soc/dvgf@1a1a0c00";
		dvp = "/soc/dvp@1a1a0800";
		dvs = "/soc/dvs@1a1a0000";
		eas_info = "/soc/eas-info";
		edge_keypad = "/mtk-lpm/irq-remain-list/edge-keypad";
		efuse = "/efuse@11e80000";
		efuse_segment = "/efuse@11e80000/segment@78";
		eint = "/soc/apirq@11ce0000";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10235000";
		emimpu = "/soc/emimpu@10226000";
		emislb = "/soc/emislb@10342000";
		et7480 = "/i2c@11d00000/et7480@42";
		ext_32k = "/soc/spmi@1cc04000/mt6685_mfd/mt6685_rtc/ext_32k";
		extcon_usb = "/extcon-usb";
		ffa = "/memory-ffa-enabled";
		fg_init = "/soc/spmi@1cc04000/mt6685_mfd/mt6685_rtc/fg_init";
		fg_soc = "/soc/spmi@1cc04000/mt6685_mfd/mt6685_rtc/fg_soc";
		fhctl = "/soc/fhctl@1000ce00";
		fingerprint = "/soc/fingerprint";
		firmware = "/firmware";
		flashlight_core = "/flashlight-core";
		fm = "/fm@18000000";
		fpsgo = "/fpsgo";
		gate_ic = "/i2c@11280000/gate-ic@11";
		gce = "/soc/gce@1e980000";
		gce_m = "/soc/gce@1e990000";
		gce_m_sec = "/soc/gce-mbox-m-sec@1e990000";
		gce_sec = "/soc/gce-mbox-sec@1e980000";
		ged = "/soc/ged";
		gic = "/interrupt-controller";
		gpio = "/soc/gpio@10005000";
		gpio_usage_mapping = "/soc/gpio";
		gps = "/soc/gps@18c00000";
		gpu1_crit = "/thermal-zones/gpu1/trips/gpu1-crit";
		gpu2_crit = "/thermal-zones/gpu2/trips/gpu2-crit";
		gpu_dvfs_mode = "/soc/gpu-loading-mode";
		gpu_dvfs_prefence = "/soc/gpu-prefence";
		gpu_mali_opp = "/soc/opp-table0";
		gpu_power_throttling = "/gpu-power-throttling";
		gpu_protected_memory_allocator = "/soc/protected-memory-allocator@13c2f000";
		gpu_qos = "/soc/gpu-qos@112000";
		gpueb = "/soc/gpueb@13c00000";
		gpueb_rts_header = "/met/gpueb-rts-header";
		gpufreq = "/soc/gpufreq@13fbf000";
		gpufreq_wrapper = "/gpufreq-wrapper";
		gpusys = "/power-controller@13f91000";
		hcp = "/soc/hcp@15001000";
		hre_top_mdpsys = "/soc/hre-top-mdpsys@1f017000";
		hvbp = "/hvbp";
		hwrng = "/hwrng";
		hwv = "/syscon@10320000";
		hypervisor = "/hypervisor";
		i2c0 = "/i2c@11d00000";
		i2c1 = "/i2c@11d01000";
		i2c10 = "/i2c@11b72000";
		i2c11 = "/i2c@11b73000";
		i2c12 = "/i2c@11cc2000";
		i2c13 = "/i2c@11cc3000";
		i2c2 = "/i2c@11b70000";
		i2c3 = "/i2c@11f00000";
		i2c4 = "/i2c@11b71000";
		i2c5 = "/i2c@11f01000";
		i2c6 = "/i2c@11280000";
		i2c7 = "/i2c@11d02000";
		i2c8 = "/i2c@11cc0000";
		i2c9 = "/i2c@11cc1000";
		ifr_bus = "/syscon@1002c000";
		img_vcore_d1a_clk = "/syscon@15780000";
		imgsys_cmdq = "/soc/imgsys-cmdq@15002000";
		imgsys_fw = "/soc/imgsys-fw@15000000";
		imgsys_main_clk = "/syscon@15000000";
		imp_iic_wrap_c_clk = "/syscon@11281000";
		imp_iic_wrap_en_clk = "/syscon@11b74000";
		imp_iic_wrap_es_clk = "/syscon@11cc4000";
		imp_iic_wrap_n_clk = "/syscon@11f02000";
		imp_iic_wrap_s_clk = "/syscon@11d03000";
		infra = "/mtk-lpm/resource-ctrl-list/infra";
		infracfg_ao_clk = "/syscon@10001000";
		inlinerot0 = "/soc/inlinerot@1440b000";
		inlinerot1 = "/soc/inlinerot@1460b000";
		irtx_pwm = "/soc/irtx-pwm";
		keypad = "/soc/kp@1c00e000";
		lastbus = "/lastbus";
		level_apusys_hw_apu_logtop = "/mtk-lpm/irq-remain-list/level-apusys-hw-apu-logtop";
		level_apusys_rv_apu_wdt = "/mtk-lpm/irq-remain-list/level-apusys-rv-apu-wdt";
		level_apusys_rv_ce_exp = "/mtk-lpm/irq-remain-list/level-apusys-rv-ce-exp";
		level_apusys_rv_mbox0 = "/mtk-lpm/irq-remain-list/level-apusys-rv-mbox0";
		level_apusys_rv_mbox1 = "/mtk-lpm/irq-remain-list/level-apusys-rv-mbox1";
		level_dsi0 = "/mtk-lpm/irq-remain-list/level-dsi0";
		level_spi0 = "/mtk-lpm/irq-remain-list/level-spi0";
		level_spi1 = "/mtk-lpm/irq-remain-list/level-spi1";
		level_spi2 = "/mtk-lpm/irq-remain-list/level-spi2";
		level_spi3 = "/mtk-lpm/irq-remain-list/level-spi3";
		level_spi4 = "/mtk-lpm/irq-remain-list/level-spi4";
		level_spi5 = "/mtk-lpm/irq-remain-list/level-spi5";
		level_spi6 = "/mtk-lpm/irq-remain-list/level-spi6";
		level_spi7 = "/mtk-lpm/irq-remain-list/level-spi7";
		lk_charger = "/lk-charger";
		lkg = "/soc/lkg@114400";
		lkginfo = "/efuse@11e80000/lkg@218";
		logstore = "/logstore";
		lpm_sysram = "/mtk-lpm/lpm-sysram@11b500";
		lvts = "/soc/lvts@10315000";
		lvts_e_data1 = "/efuse@11e80000/data1@310";
		lvts_e_data2 = "/efuse@11e80000/data2@2d4";
		lvts_e_data3 = "/efuse@11e80000/data3@364";
		lvts_e_data4 = "/efuse@11e80000/data4@2fc";
		main_pmic = "/soc/spmi@1cc04000/pmic@4";
		mali = "/soc/mali@13000000";
		masp = "/masp@1040e000";
		mcupm = "/mcupm@c070000";
		mcupm_rts_header = "/met/mcupm-rts-header";
		mcusys_ctrl = "/mtk-lpm/mcusys-ctrl@c040000";
		mcusysoff_b = "/cpus/idle-states/mcusysoff-b";
		mcusysoff_l = "/cpus/idle-states/mcusysoff-l";
		mcusysoff_m = "/cpus/idle-states/mcusysoff-m";
		md1_crit = "/thermal-zones/md1/trips/md1-crit";
		md1_sim1_hot_plug_eint = "/soc/MD1-SIM1-HOT-PLUG-EINT";
		md1_sim2_hot_plug_eint = "/soc/MD1-SIM2-HOT-PLUG-EINT";
		md2_crit = "/thermal-zones/md2/trips/md2-crit";
		md3_crit = "/thermal-zones/md3/trips/md3-crit";
		md4_crit = "/thermal-zones/md4/trips/md4-crit";
		md_auxadc = "/soc/md-auxadc";
		md_power_throttling = "/md-power-throttling";
		mddriver = "/soc/mddriver";
		mdp = "/soc/mdp@1f000000";
		mdp_aal0 = "/soc/mdp-aal0@1f007000";
		mdp_aal1 = "/soc/mdp-aal1@1f008000";
		mdp_birsz0 = "/soc/mdp-birsz0@1f018000";
		mdp_birsz1 = "/soc/mdp-birsz1@1f019000";
		mdp_color0 = "/soc/mdp-color0@1f00d000";
		mdp_color1 = "/soc/mdp-color1@1f00e000";
		mdp_hdr0 = "/soc/mdp-hdr0@1f005000";
		mdp_hdr1 = "/soc/mdp-hdr1@1f006000";
		mdp_iommu = "/soc/iommu@1e810000";
		mdp_iommu_bank1 = "/soc/iommu@1e811000";
		mdp_iommu_bank2 = "/soc/iommu@1e812000";
		mdp_iommu_bank3 = "/soc/iommu@1e813000";
		mdp_iommu_bank4 = "/soc/iommu@1e814000";
		mdp_m0_rsi_regs = "/smi-mdp-m0-rsi-regs@1e815000";
		mdp_m1_rsi_regs = "/smi-mdp-m1-rsi-regs@1e816000";
		mdp_mutex0 = "/soc/mdp-mutex0@1f001000";
		mdp_rdma0 = "/soc/mdp-rdma0@1f003000";
		mdp_rdma1 = "/soc/mdp-rdma1@1f004000";
		mdp_rdma2 = "/soc/mdp-rdma2@1f011000";
		mdp_rdma3 = "/soc/mdp-rdma3@1f012000";
		mdp_rsz0 = "/soc/mdp-rsz0@1f009000";
		mdp_rsz1 = "/soc/mdp-rsz1@1f00a000";
		mdp_rsz6 = "/soc/mdp-rsz6@14407000";
		mdp_rsz7 = "/soc/mdp-rsz7@14607000";
		mdp_ssc4_smi_2x1_sub_comm = "/mdp-ssc4-smi-2x1-sub-comm@1e817000";
		mdp_ssc5_smi_2x1_sub_comm = "/mdp-ssc5-smi-2x1-sub-comm@1e818000";
		mdp_tdshp0 = "/soc/mdp-tdshp0@1f00b000";
		mdp_tdshp1 = "/soc/mdp-tdshp1@1f00c000";
		mdp_wrot0 = "/soc/mdp-wrot0@1f00f000";
		mdp_wrot1 = "/soc/mdp-wrot1@1f010000";
		mdpm = "/mdpm";
		mdpsys0_config_clk = "/syscon@1f000000";
		mdpsys1_config_clk = "/syscon@1f800000";
		mdpsys_config = "/soc/mdpsys-config@1f000000";
		mem_mapped_systimer = "/soc/mem-mapped-systimer@1cc13000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met-emi";
		mfgpll_pll_ctrl_clk = "/syscon@13fa0000";
		mfgscpll_pll_ctrl_clk = "/syscon@13fa0c00";
		mgm = "/mgm";
		mipi_tx_config0 = "/soc/mipi-tx-config@11e50000";
		mipi_tx_config1 = "/soc/mipi-tx-config@11e60000";
		mitee = "/mitee";
		mkp_mem = "/reserved-memory/mkp-kernel-code-protection-memory";
		mm_m0_rsi_regs = "/smi-mm-m0-rsi-regs@1e807000";
		mm_m1_rsi_regs = "/smi-mm-m1-rsi-regs@1e808000";
		mmc1 = "/soc/mmc@11240000";
		mmc1_pins_default = "/soc/pinctrl@10005000/mmc1default";
		mmc1_pins_uhs = "/soc/pinctrl@10005000/mmc1@0";
		mmc2 = "/soc/mmc@11242000";
		mmc2_pins_default = "/soc/pinctrl@10005000/mmc2default";
		mmc2_pins_uhs = "/soc/pinctrl@10005000/mmc2@0";
		mmdvfs_clk = "/mmdvfs-clk";
		mmdvfs_debug = "/mmdvfs-debug";
		mminfra_config_clk = "/syscon@1e800000";
		mml_aal0 = "/soc/mml-aal0@1f807000";
		mml_aal1 = "/soc/mml-aal1@1f808000";
		mml_birsz0 = "/soc/mml-birsz0@1f818000";
		mml_birsz1 = "/soc/mml-birsz1@1f819000";
		mml_color0 = "/soc/mml-color0@1f80d000";
		mml_color1 = "/soc/mml-color1@1f80e000";
		mml_fg0 = "/soc/mml-fg0@1f81a000";
		mml_fg1 = "/soc/mml-fg1@1f81b000";
		mml_hdr0 = "/soc/mml-hdr0@1f805000";
		mml_hdr1 = "/soc/mml-hdr1@1f806000";
		mml_mutex0 = "/soc/mml-mutex0@1f801000";
		mml_rdma0 = "/soc/mml-rdma0@1f803000";
		mml_rdma1 = "/soc/mml-rdma1@1f804000";
		mml_rdma2 = "/soc/mml-rdma2@1f811000";
		mml_rdma3 = "/soc/mml-rdma3@1f812000";
		mml_rsz0 = "/soc/mml-rsz0@1f809000";
		mml_rsz1 = "/soc/mml-rsz1@1f80a000";
		mml_rsz2 = "/soc/mml-rsz2@1f813000";
		mml_rsz3 = "/soc/mml-rsz3@1f814000";
		mml_tdshp0 = "/soc/mml-tdshp0@1f80b000";
		mml_tdshp1 = "/soc/mml-tdshp1@1f80c000";
		mml_wrot0 = "/soc/mml-wrot0@1f80f000";
		mml_wrot1 = "/soc/mml-wrot1@1f810000";
		mml_wrot2 = "/soc/mml-wrot2@1f815000";
		mml_wrot3 = "/soc/mml-wrot3@1f816000";
		mmlsys_config = "/soc/mmlsys-config@1f800000";
		mmqos = "/interconnect";
		mmsram_smi_2x1_sub_comm3 = "/mmsram-smi-2x1-sub-comm3@1e80d000";
		mmsram_smi_2x1_sub_comm4 = "/mmsram-smi-2x1-sub-comm4@1e80e000";
		mobicore = "/mobicore";
		mrdump_ext_rst = "/soc/mrdump_ext_rst";
		mt6319_6 = "/soc/spmi@1cc04000/mt6319@6";
		mt6319_6_regulator = "/soc/spmi@1cc04000/mt6319@6/mt6319-6-regulator";
		mt6319_6_vbuck1 = "/soc/spmi@1cc04000/mt6319@6/mt6319-6-regulator/6-vbuck1";
		mt6319_6_vbuck3 = "/soc/spmi@1cc04000/mt6319@6/mt6319-6-regulator/6-vbuck3";
		mt6319_6_vbuck4 = "/soc/spmi@1cc04000/mt6319@6/mt6319-6-regulator/6-vbuck4";
		mt6319_7 = "/soc/spmi@1cc04000/mt6319@7";
		mt6319_7_regulator = "/soc/spmi@1cc04000/mt6319@7/mt6319-7-regulator";
		mt6319_7_vbuck1 = "/soc/spmi@1cc04000/mt6319@7/mt6319-7-regulator/7-vbuck1";
		mt6319_7_vbuck3 = "/soc/spmi@1cc04000/mt6319@7/mt6319-7-regulator/7-vbuck3";
		mt6319_8 = "/soc/spmi@1cc04000/mt6319@8";
		mt6319_8_regulator = "/soc/spmi@1cc04000/mt6319@8/mt6319-8-regulator";
		mt6319_8_vbuck3 = "/soc/spmi@1cc04000/mt6319@8/mt6319-8-regulator/8-vbuck3";
		mt6363_dynamic_loading_throttling = "/soc/spmi@1cc04000/pmic@4/mtk-dynamic-loading-throttling";
		mt6363_isink_load = "/soc/spmi@1cc04000/pmic@4/regulators/isink-load";
		mt6363_temp = "/mt6363-temp";
		mt6363_thermal_efuse = "/soc/spmi@1cc04000/pmic@4/mt6363-efuse/mt6363_e_data";
		mt6363_va12_1 = "/soc/spmi@1cc04000/pmic@4/regulators/va12-1";
		mt6363_va12_2 = "/soc/spmi@1cc04000/pmic@4/regulators/va12-2";
		mt6363_va15 = "/soc/spmi@1cc04000/pmic@4/regulators/va15";
		mt6363_vaux18 = "/soc/spmi@1cc04000/pmic@4/regulators/vaux18";
		mt6363_vbuck1 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck1";
		mt6363_vbuck1_sshub = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck1-sshub";
		mt6363_vbuck2 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck2";
		mt6363_vbuck2_sshub = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck2-sshub";
		mt6363_vbuck3 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck3";
		mt6363_vbuck4 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck4";
		mt6363_vbuck5 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck5";
		mt6363_vbuck6 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck6";
		mt6363_vbuck7 = "/soc/spmi@1cc04000/pmic@4/regulators/vbuck7";
		mt6363_vcn13 = "/soc/spmi@1cc04000/pmic@4/regulators/vcn13";
		mt6363_vcn15 = "/soc/spmi@1cc04000/pmic@4/regulators/vcn15";
		mt6363_vemc = "/soc/spmi@1cc04000/pmic@4/regulators/vemc";
		mt6363_vio075 = "/soc/spmi@1cc04000/pmic@4/regulators/vio075";
		mt6363_vio18 = "/soc/spmi@1cc04000/pmic@4/regulators/vio18";
		mt6363_vm18 = "/soc/spmi@1cc04000/pmic@4/regulators/vm18";
		mt6363_vrf09 = "/soc/spmi@1cc04000/pmic@4/regulators/vrf09";
		mt6363_vrf12 = "/soc/spmi@1cc04000/pmic@4/regulators/vrf12";
		mt6363_vrf13 = "/soc/spmi@1cc04000/pmic@4/regulators/vrf13";
		mt6363_vrf18 = "/soc/spmi@1cc04000/pmic@4/regulators/vrf18";
		mt6363_vrfio18 = "/soc/spmi@1cc04000/pmic@4/regulators/vrfio18";
		mt6363_vs1 = "/soc/spmi@1cc04000/pmic@4/regulators/vs1";
		mt6363_vs2 = "/soc/spmi@1cc04000/pmic@4/regulators/vs2";
		mt6363_vs3 = "/soc/spmi@1cc04000/pmic@4/regulators/vs3";
		mt6363_vsram_cpub = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-cpub";
		mt6363_vsram_cpul = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-cpul";
		mt6363_vsram_cpum = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-cpum";
		mt6363_vsram_digrf = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-digrf";
		mt6363_vsram_mdfe = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-mdfe";
		mt6363_vsram_modem = "/soc/spmi@1cc04000/pmic@4/regulators/vsram-modem";
		mt6363_vtref18 = "/soc/spmi@1cc04000/pmic@4/regulators/vtref18";
		mt6363_vufs12 = "/soc/spmi@1cc04000/pmic@4/regulators/vufs12";
		mt6363_vufs18 = "/soc/spmi@1cc04000/pmic@4/regulators/vufs18";
		mt6363keys = "/soc/spmi@1cc04000/pmic@4/mt6363keys";
		mt6368_adc = "/soc/spmi@1cc04000/second_pmic@5/mt6368-auxadc";
		mt6368_consys = "/soc/spmi@1cc04000/second_pmic@5/mt6368-consys";
		mt6368_efuse = "/soc/spmi@1cc04000/second_pmic@5/mt6368-efuse";
		mt6368_temp = "/mt6368-temp";
		mt6368_thermal_efuse = "/soc/spmi@1cc04000/second_pmic@5/mt6368-efuse/mt6368_e_data";
		mt6368_vant18 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vant18";
		mt6368_vaud18 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vaud18";
		mt6368_vaux18 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vaux18";
		mt6368_vbuck1 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck1";
		mt6368_vbuck2 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck2";
		mt6368_vbuck3 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck3";
		mt6368_vbuck4 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck4";
		mt6368_vbuck5 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck5";
		mt6368_vbuck6 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vbuck6";
		mt6368_vcn33_1 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vcn33-1";
		mt6368_vcn33_2 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vcn33-2";
		mt6368_vefuse = "/soc/spmi@1cc04000/second_pmic@5/regulators/vefuse";
		mt6368_vfp = "/soc/spmi@1cc04000/second_pmic@5/regulators/vfp";
		mt6368_vibr = "/soc/spmi@1cc04000/second_pmic@5/regulators/vibr";
		mt6368_vio28 = "/soc/spmi@1cc04000/second_pmic@5/regulators/vio28";
		mt6368_vmc = "/soc/spmi@1cc04000/second_pmic@5/regulators/vmc";
		mt6368_vmch_eint_high = "/soc/spmi@1cc04000/second_pmic@5/regulators/vmch-eint-high";
		mt6368_vrf13_aif = "/soc/spmi@1cc04000/second_pmic@5/regulators/vrf13-aif";
		mt6368_vrf18_aif = "/soc/spmi@1cc04000/second_pmic@5/regulators/vrf18-aif";
		mt6368_vtp = "/soc/spmi@1cc04000/second_pmic@5/regulators/vtp";
		mt6368_vusb = "/soc/spmi@1cc04000/second_pmic@5/regulators/vusb";
		mt6368codec = "/soc/spmi@1cc04000/second_pmic@5/mt6368codec";
		mt6375 = "/i2c@11f01000/mt6375@34";
		mt6375_adc = "/i2c@11f01000/mt6375@34/adc";
		mt6375_auxadc = "/i2c@11f01000/mt6375@34/auxadc";
		mt6375_batoc_throttle = "/i2c@11f01000/mt6375@34/mtk-battery-oc-throttling";
		mt6375_chg = "/i2c@11f01000/mt6375@34/chg";
		mt6375_otg_vbus = "/i2c@11f01000/mt6375@34/chg/otg";
		mt6375_typec = "/i2c@11f01000/mt6375@34/tcpc";
		mt6685_clkbuf = "/soc/spmi@1cc04000/mt6685_mfd/mt6685-clkbuf";
		mt6685_consys = "/soc/spmi@1cc04000/mt6685_mfd/mt6685-consys";
		mt6685_mfd = "/soc/spmi@1cc04000/mt6685_mfd";
		mt6685_rtc = "/soc/spmi@1cc04000/mt6685_mfd/mt6685_rtc";
		mtee_svp = "/mtee-svp";
		mtk_apu_mem_code = "/mtk-apu-mem-code";
		mtk_apu_mem_data = "/soc/mtk-apu-mem-data";
		mtk_composite_v4l2_1 = "/mtk-composite-v4l2-1";
		mtk_composite_v4l2_2 = "/mtk-composite-v4l2-2";
		mtk_ctd = "/mtk-ctd";
		mtk_gauge = "/i2c@11f01000/mt6375@34/mtk-gauge";
		mtk_leds = "/soc/mtk-leds";
		mtk_lpm = "/mtk-lpm";
		mtkfb = "/soc/mtkfb";
		mtkheap_page_svp = "/soc/mtkheap-page-svp";
		mtkheap_page_wfd = "/soc/mtkheap-page-wfd";
		mtkheap_region_svp = "/soc/mtkheap-region-svp";
		mtkheap_region_wfd = "/soc/mtkheap-region-wfd";
		mtktsAP = "/thermal-zones/mtktsAP";
		mtktsAP_crit = "/thermal-zones/mtktsAP/trips/mtktsAP-ntc-crit";
		mtktsbtsmdpa = "/thermal-zones/mtktsbtsmdpa";
		mtktsbtsmdpa_crit = "/thermal-zones/mtktsbtsmdpa/trips/mtktsbtsmdpa-crit";
		mtktsbtsnrpa = "/thermal-zones/mtktsbtsnrpa";
		mtktsbtsnrpa_crit = "/thermal-zones/mtktsbtsnrpa/trips/mtktsbtsnrpa-crit";
		mtu3_drd_switch = "/soc/usb0@11201000/port/endpoint";
		nebula = "/nebula";
		nemi_bus = "/syscon@10270000";
		nfc = "/nfc";
		nkp = "/soc/nkp@10351000";
		nofem = "/connfem/nofem";
		nsmpu = "/soc/nsmpu@10351000";
		odm = "/odm";
		opp_table_cam = "/opp-table-cam";
		opp_table_disp = "/opp-table-disp";
		opp_table_img = "/opp-table-img";
		opp_table_mdp = "/opp-table-mdp";
		opp_table_mminfra = "/opp-table-mminfra";
		opp_table_vdec = "/opp-table-vdec";
		opp_table_venc = "/opp-table-venc";
		opp_table_vote = "/opp-table-vote";
		ovl1_dli_async0 = "/soc/ovl1-dli-async0@14600000";
		ovl1_dlo_async0 = "/soc/ovl1-dlo-async0@14600000";
		ovl1_y2r0 = "/soc/ovl1-y2r0@14600000";
		ovl1_y2r1 = "/soc/ovl1-y2r1@14600000";
		ovl_dli_async0 = "/soc/ovl-dli-async0@14400000";
		ovl_dlo_async0 = "/soc/ovl-dlo-async0@14400000";
		ovl_y2r0 = "/soc/ovl-y2r0@14400000";
		ovl_y2r1 = "/soc/ovl-y2r1@14400000";
		ovlsys0_config_clk = "/syscon@14400000";
		ovlsys1_config_clk = "/syscon@14600000";
		page_based_v2 = "/page-based-v2-enabled";
		pbm = "/pbm";
		pcie = "/soc/pcie@112f0000";
		pcie_intc = "/soc/pcie@112f0000/interrupt-controller";
		pciephy = "/soc/phy@11100000";
		pd_adapter = "/pd-adapter";
		pd_cp_manager = "/pd_cp_manager";
		pd_cp_manager_gl = "/pd_cp_manager_gl";
		pda = "/soc/pda@1a180000";
		pda2 = "/soc/pda2@1a181000";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe45 = "/pe45";
		pe5 = "/pe5";
		pe5p = "/pe5p";
		performance = "/soc/performance-controller@11bc00";
		pericfg_ao_clk = "/syscon@11036000";
		pextpcfg_ao_clk = "/syscon@112e0000";
		pio = "/soc/pinctrl@10005000";
		pmic = "/soc/spmi@1cc04000/pmic@4";
		pmic6363_bk3_bk7_crit = "/thermal-zones/pmic6363-bk3-bk7/trips/pmic6363-bk3-bk7-crit";
		pmic6363_vio18_crit = "/thermal-zones/pmic6363-vio18/trips/pmic6363-vio18-crit";
		pmic6363_vs1_vs3_crit = "/thermal-zones/pmic6363-vs1-vs3/trips/pmic6363-vs1-vs3-crit";
		pmic6363_vs2_crit = "/thermal-zones/pmic6363-vs2/trips/pmic6363-vs2-crit";
		pmic6368_buck1_crit = "/thermal-zones/pmic6368-buck1/trips/pmic6368-buck1-crit";
		pmic6368_vcn33_1_crit = "/thermal-zones/pmic6368-vcn33-1/trips/pmic6368-vcn33-1-crit";
		pmic6368_vpa_crit = "/thermal-zones/pmic6368-vpa/trips/pmic6368-vpa-crit";
		pmic6368_vrf18_aif_crit = "/thermal-zones/pmic6368-vrf18-aif/trips/pmic6368-vrf18-aif-crit";
		pmic_adc = "/soc/spmi@1cc04000/pmic@4/mt6363-auxadc";
		pmsr = "/pmsr";
		pmu_a510 = "/pmu-a510";
		pmu_a715 = "/pmu-a715";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		ps5170 = "/i2c@11280000/ps5170@28";
		ptppll_pll_ctrl_clk = "/syscon@c034000";
		qm42195 = "/connfem/qm42195";
		qm42195_wf0 = "/soc/pinctrl@10005000/qm42195-wf0";
		qm42195_wf1 = "/soc/pinctrl@10005000/qm42195-wf1";
		qm45197 = "/connfem/qm45197";
		qm45197_wf0 = "/soc/pinctrl@10005000/qm45197-wf0";
		qm45197_wf1 = "/soc/pinctrl@10005000/qm45197-wf1";
		qos = "/qos@11bb00";
		rc_bus26m = "/mtk-lpm/constraint-list/rc-bus26m";
		rc_syspll = "/mtk-lpm/constraint-list/rc-syspll";
		rc_vcore = "/mtk-lpm/constraint-list/rc-vcore";
		remoteproc_ccd = "/remoteproc-ccd";
		reserved_memory = "/reserved-memory";
		rt5133 = "/i2c@11f01000/rt5133@18";
		rt5133_eint = "/odm/rt5133-eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		rt5133_ldo1 = "/i2c@11f01000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c@11f01000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c@11f01000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c@11f01000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c@11f01000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c@11f01000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c@11f01000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c@11f01000/rt5133@18/regulators/LDO8";
		rt6160_bus5 = "/i2c@11f01000/rt6160@75";
		s2idle = "/cpus/idle-states/s2idle";
		sap = "/sap@1c400000";
		scmi = "/firmware/scmi";
		scmi_rx_shmem = "/ssram2@1c360000/tiny-mbox@1";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/ssram1@1c350000/tiny-mbox@0";
		scp = "/scp@1c400000";
		scp_clk = "/syscon@1cb21000";
		scp_clk_ctrl = "/soc/scp-clk-ctrl@1cb21000";
		scp_dvfs = "/scp-dvfs";
		scp_fast_iic_clk = "/syscon@1cbe1000";
		scp_iic_clk = "/syscon@1cbb8000";
		scpsys = "/power-controller@1c001000";
		security_ao = "/security-ao@1040d000";
		semi_bus = "/syscon@1030e000";
		seninf_top = "/soc/seninf-top@1a00e000";
		skp = "/soc/skp@10355000";
		slbc = "/slbc@113e00";
		smart_pa = "/smart-pa";
		smi_cam_sub_comm0 = "/smi-cam-sub-comm0@1a005000";
		smi_cam_sub_comm2 = "/smi-cam-sub-comm2@1a006000";
		smi_cam_vcore_sub_comm = "/smi-cam-vcore-sub-comm@1b203000";
		smi_ccu_sub_comm0 = "/smi-ccu-sub-comm0@1b202000";
		smi_disp1_dram_sub_comm1 = "/smi-disp1-dram-sub-comm1@1421e000";
		smi_disp1_sram_sub_comm1 = "/smi-disp1-sram-sub-comm1@1421f000";
		smi_disp_common = "/smi-disp-comm@1e801000";
		smi_disp_dram_sub_comm0 = "/smi-disp-dram-sub-comm0@1401e000";
		smi_disp_sram_sub_comm0 = "/smi-disp-sram-sub-comm0@1401f000";
		smi_img_sub_comm0 = "/smi-img-sub-comm0@15002000";
		smi_img_sub_comm1 = "/smi-img-sub-comm1@15003000";
		smi_img_sub_comm2 = "/smi-img-sub-comm2@15008000";
		smi_img_sub_comm3 = "/smi-img-sub-comm3@15009000";
		smi_img_sub_comm4 = "/smi-img-sub-comm4@1500a000";
		smi_img_vcore_sub_comm0 = "/smi-img-vcore-sub-comm0@15781000";
		smi_img_vcore_sub_comm1 = "/smi-img-vcore-sub-comm1@15782000";
		smi_larb0 = "/smi-larb0@1440c000";
		smi_larb1 = "/smi-larb1@1440d000";
		smi_larb11 = "/smi-larb11@15230000";
		smi_larb12 = "/smi-larb12@15340000";
		smi_larb13 = "/smi-larb13@1a001000";
		smi_larb14 = "/smi-larb14@1a002000";
		smi_larb15 = "/smi-larb15@15140000";
		smi_larb16 = "/smi-larb16@1a026000";
		smi_larb17 = "/smi-larb17@1a027000";
		smi_larb18 = "/smi-larb18@15006000";
		smi_larb19 = "/smi-larb19@1a02e000";
		smi_larb2 = "/smi-larb2@1f002000";
		smi_larb20 = "/smi-larb20@1460c000";
		smi_larb21 = "/smi-larb21@1460d000";
		smi_larb22 = "/smi-larb22@15530000";
		smi_larb23 = "/smi-larb23@15630000";
		smi_larb25 = "/smi-larb25@1a02c000";
		smi_larb26 = "/smi-larb26@1a02d000";
		smi_larb27 = "/smi-larb27@1a003000";
		smi_larb28 = "/smi-larb28@15720000";
		smi_larb29 = "/smi-larb29@1a004000";
		smi_larb3 = "/smi-larb3@1f802000";
		smi_larb30 = "/smi-larb30@1b201000";
		smi_larb32 = "/smi-larb32@1401d000";
		smi_larb33 = "/smi-larb33@1421d000";
		smi_larb34 = "/smi-larb34@1a029000";
		smi_larb35 = "/smi-larb35@1a02b000";
		smi_larb36 = "/smi-larb36@1a028000";
		smi_larb37 = "/smi-larb37@1a02a000";
		smi_larb38 = "/smi-larb38@15190000";
		smi_larb4 = "/smi-larb4@1602e000";
		smi_larb5 = "/smi-larb5@1600d000";
		smi_larb7 = "/smi-larb7@17010000";
		smi_larb8 = "/smi-larb8@17810000";
		smi_larb9 = "/smi-larb9@15001000";
		smi_mdp_2x1_subcommon = "/smi-mdp-2x1-subcommon@1e80c000";
		smi_mdp_common = "/smi-mdp-comm@1e80f000";
		smi_ovl1_sram_sub_comm1 = "/smi-ovl1-sram-sub-comm1@1460e000";
		smi_ovl_sram_sub_comm0 = "/smi-ovl-sram-sub-comm0@1440e000";
		smi_pd_cam_ccu = "/smi-pd-cam-ccu";
		smi_pd_cam_main = "/smi-pd-cam-main";
		smi_pd_cam_mraw = "/smi-pd-cam-mraw";
		smi_pd_cam_suba = "/smi-pd-cam-suba";
		smi_pd_cam_subb = "/smi-pd-cam-subb";
		smi_pd_cam_subc = "/smi-pd-cam-subc";
		smi_pd_cam_vcore = "/smi-pd-cam-vcore";
		smi_pd_dis1 = "/smi-pd-dis1";
		smi_pd_disp0 = "/smi-pd-disp0";
		smi_pd_img_dip = "/smi-pd-img-dip";
		smi_pd_img_main = "/smi-pd-img-main";
		smi_pd_img_vcore = "/smi-pd-img-vcore";
		smi_pd_mdp0 = "/smi-pd-mdp0";
		smi_pd_mdp1 = "/smi-pd-mdp1";
		smi_pd_ovl0 = "/smi-pd-ovl0";
		smi_pd_ovl1 = "/smi-pd-ovl1";
		smi_pd_vdec0 = "/smi-pd-vdec0";
		smi_pd_vdec1 = "/smi-pd-vdec1";
		smi_pd_venc0 = "/smi-pd-venc0";
		smi_pd_venc1 = "/smi-pd-venc1";
		smi_sysram_common = "/smi-sysram-comm@1e80b000";
		snd_audio_dsp = "/snd-audio-dsp";
		snd_scp_ultra = "/snd-scp-ultra";
		soc_bot1_crit = "/thermal-zones/soc-bot1/trips/soc-bot1-crit";
		soc_bot2_crit = "/thermal-zones/soc-bot2/trips/soc-bot2-crit";
		soc_bot3_crit = "/thermal-zones/soc-bot3/trips/soc-bot3-crit";
		soc_bot4_crit = "/thermal-zones/soc-bot4/trips/soc-bot4-crit";
		soc_dbg_error_flag = "/soc/soc-dbg-error-flag@d01a000";
		soc_max_crit = "/thermal-zones/soc_max/trips/so-max-crit";
		soc_top1_crit = "/thermal-zones/soc-top1/trips/soc-top1-crit";
		soc_top2_crit = "/thermal-zones/soc-top2/trips/soc-top2-crit";
		soc_top3_crit = "/thermal-zones/soc-top3/trips/soc-top3-crit";
		soc_top4_crit = "/thermal-zones/soc-top4/trips/soc-top4-crit";
		sound = "/sound";
		speech_usip_mem = "/speech-usip-mem";
		spi0 = "/soc/spi0@11010000";
		spi1 = "/soc/spi1@11011000";
		spi2 = "/soc/spi2@11012000";
		spi3 = "/soc/spi3@11013000";
		spi4 = "/soc/spi4@11014000";
		spi5 = "/soc/spi5@11015000";
		spi6 = "/soc/spi6@11016000";
		spi7 = "/soc/spi7@11017000";
		spm_cond_pll = "/mtk-lpm/spm-cond-list/spm-cond-pll";
		spm_emi = "/mtk-lpm/resource-ctrl-list/spm-emi";
		spm_pmic = "/mtk-lpm/resource-ctrl-list/spm-pmic";
		spm_vcore = "/mtk-lpm/resource-ctrl-list/spm-vcore";
		spmi = "/soc/spmi@1cc04000";
		spmi_pmif_mpu = "/soc/spmi-pmif-mpu@1cc04900";
		srclken_rc = "/soc/srclken-rc@1c00d000";
		ssmpu = "/soc/ssmpu@10355000";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma-memory";
		sspm = "/sspm@1c300000";
		sspm_cfg_clk = "/syscon@1c343000";
		sspm_rts_header = "/met/sspm-rts-header";
		ssr_top_clk = "/syscon@10400000";
		ssusb = "/soc/usb0@11201000";
		subpmic_pmu_eint = "/subpmic-pmu-eint";
		swpm = "/swpm";
		syspll = "/mtk-lpm/resource-ctrl-list/syspll";
		system_bus = "/cpus/idle-states/system-bus";
		system_mem = "/cpus/idle-states/system-mem";
		system_pll = "/cpus/idle-states/system-pll";
		system_vcore = "/cpus/idle-states/system-vcore";
		systimer = "/soc/systimer@1cc10000";
		tboard_thermistor1 = "/thermal-ntc1@1cc03554";
		tboard_thermistor2 = "/thermal-ntc2@1cc03558";
		tboard_thermistor3 = "/thermal-ntc3@1cc0355c";
		tboard_thermistor4 = "/thermal-ntc4";
		tboard_thermistor5 = "/thermal-ntc5";
		tboard_thermistor6 = "/thermal-ntc6";
		tboard_thermistor7 = "/thermal-ntc7";
		therm_intf = "/therm-intf@114000";
		thermal_zones = "/thermal-zones";
		timer = "/timer";
		tinysys_mbox = "/tinysys-mbox@1c351000";
		topckgen_clk = "/syscon@10000000";
		tracker = "/soc/tracker";
		traw_dip1_clk = "/syscon@15710000";
		trusty = "/trusty";
		trusty_irq = "/trusty/trusty-irq";
		trusty_virtio = "/trusty/trusty-virtio";
		tsx_ntc = "/thermal-zones/tsx-ntc";
		tsx_ntc_crit = "/thermal-zones/tsx-ntc/trips/tsx-ntc-crit";
		tsx_thermistor = "/thermal-ntc6@1cc0354c";
		typec_mux_switch = "/soc/typec-mux-switch";
		tz_system = "/trusty/tz-system";
		u2_phy_data = "/efuse@11e80000/u2-phy-data@1cc";
		u2port0 = "/soc/usb-phy0@11e40000/usb2-phy0@11e40000";
		u3fpgaphy = "/soc/u3fpgaphy";
		u3fpgaport0 = "/soc/u3fpgaphy/u3fpgaport0";
		u3phy = "/soc/usb-phy0@11e40000";
		u3port0 = "/soc/usb-phy0@11e40000/usb3-phy0@11e43000";
		uart0 = "/soc/serial@11001000";
		uart1 = "/soc/serial@11002000";
		uart2 = "/soc/serial@11003000";
		uart3 = "/soc/serial@11004000";
		uart_gpio_disable = "/soc/pinctrl@10005000/uart_gpio_disable@gpio24";
		uart_gpio_enable = "/soc/pinctrl@10005000/uart_gpio_enable@gpio24";
		uarthub = "/uarthub";
		ufscfg_ao_clk = "/syscon@112b8000";
		ufscfg_pdn_clk = "/syscon@112bb000";
		ufscfgao_rst = "/syscon@112b8000/reset-controller";
		ufscfgpdn_rst = "/syscon@112bb000/reset-controller";
		ufshci = "/soc/ufshci@112b0000";
		ufsphy = "/soc/ufsphy@112a0000";
		ulposc = "/clocks/ulposc";
		ulposc2 = "/clocks/ulposc2";
		usb_boost = "/usb-boost-manager";
		usb_dp_selector = "/soc/usb-dp-selector@10005600";
		usb_host = "/soc/usb0@11201000/xhci0@11200000";
		usb_meta = "/usb-meta";
		usb_offload = "/soc/usb-offload";
		usb_role = "/extcon-usb/port/endpoint";
		utos = "/utos";
		vcp = "/soc/vcp@1ec00000";
		vcp_io2 = "/soc/vcp-iommu-vdec";
		vcp_io3 = "/soc/vcp-iommu-venc";
		vcp_io4 = "/soc/vcp-iommu-work";
		vcp_io5 = "/soc/vcp-iommu-sec";
		vcu = "/soc/vcu@16000000";
		vdec_gcon_base_clk = "/syscon@1602f000";
		vdec_soc_gcon_base_clk = "/syscon@1600f000";
		venc_gcon_clk = "/syscon@17000000";
		venc_gcon_core1_clk = "/syscon@17800000";
		vlp_cksys_clk = "/syscon@1c013000";
		vlpcfg_bus = "/syscon@1c00c000";
		vmmspm = "/vmmspm";
		vow_clk_miso_off = "/soc/pinctrl@10005000/vow-clk-miso-off";
		vow_clk_miso_on = "/soc/pinctrl@10005000/vow-clk-miso-on";
		vow_dat_miso_off = "/soc/pinctrl@10005000/vow-dat-miso-off";
		vow_dat_miso_on = "/soc/pinctrl@10005000/vow-dat-miso-on";
		vow_scp_dmic_clk_off = "/soc/pinctrl@10005000/vow-scp-dmic-clk-off";
		vow_scp_dmic_clk_on = "/soc/pinctrl@10005000/vow-scp-dmic-clk-on";
		vow_scp_dmic_dat_off = "/soc/pinctrl@10005000/vow-scp-dmic-dat-off";
		vow_scp_dmic_dat_on = "/soc/pinctrl@10005000/vow-scp-dmic-dat-on";
		vtskin = "/soc/vtskin";
		vtskin1_crit = "/thermal-zones/vtskin1/trips/vtskin1-crit";
		vtskin2_crit = "/thermal-zones/vtskin2/trips/vtskin2-crit";
		vtskin3_crit = "/thermal-zones/vtskin3/trips/vtskin3-crit";
		vtskin4_crit = "/thermal-zones/vtskin4/trips/vtskin4-crit";
		vtskin5_crit = "/thermal-zones/vtskin5/trips/vtskin5-crit";
		vtskin6_crit = "/thermal-zones/vtskin6/trips/vtskin6-crit";
		vtskin_max_crit = "/thermal-zones/vtskin-max/trips/vtskin-max-crit";
		watchdog = "/soc/watchdog@1c00a000";
		wifi = "/wifi@18000000";
		wifi_cooler = "/wifi-cooler";
		wlan7207c = "/connfem/wlan7207c";
		wlan7207c_wf0 = "/soc/pinctrl@10005000/wlan7207c-wf0";
		wlan7207c_wf1 = "/soc/pinctrl@10005000/wlan7207c-wf1";
		wlan7207h = "/connfem/wlan7207h";
		wlan7207h_wf0 = "/soc/pinctrl@10005000/wlan7207h-wf0";
		wlan7207h_wf1 = "/soc/pinctrl@10005000/wlan7207h-wf1";
		wpe1_dip1_clk = "/syscon@15220000";
		wpe2_dip1_clk = "/syscon@15520000";
		wpe3_dip1_clk = "/syscon@15620000";
	};

	aliases {
		aal0 = "/soc/disp-aal@14002000";
		aal1 = "/soc/disp-aal@14202000";
		c3d0 = "/soc/disp-c3d@14003000";
		c3d1 = "/soc/disp-c3d@14203000";
		ccorr0 = "/soc/disp-ccorr@14004000";
		ccorr1 = "/soc/disp-ccorr@14005000";
		ccorr2 = "/soc/disp-ccorr@14204000";
		ccorr3 = "/soc/disp-ccorr@14205000";
		ccorr4 = "/soc/disp-ccorr@14021000";
		ccorr5 = "/soc/disp-ccorr@14022000";
		ccorr6 = "/soc/disp-ccorr@14221000";
		ccorr7 = "/soc/disp-ccorr@14222000";
		chist0 = "/soc/disp-chist0@14006000";
		chist1 = "/soc/disp-chist1@14007000";
		chist2 = "/soc/disp1-chist0@14206000";
		chist3 = "/soc/disp1-chist1@14207000";
		color0 = "/soc/disp-color@14008000";
		color1 = "/soc/disp-color@14208000";
		dither0 = "/soc/disp-dither@14009000";
		dither1 = "/soc/disp-dither@1400a000";
		dither2 = "/soc/disp-dither@14209000";
		dither3 = "/soc/disp-dither@1420a000";
		dli-async12 = "/soc/ovl-dli-async0@14400000";
		dli-async15 = "/soc/ovl1-dli-async0@14600000";
		dlo-async15 = "/soc/ovl1-dlo-async0@14600000";
		dlo-async8 = "/soc/ovl-dlo-async0@14400000";
		dsc0 = "/soc/disp-dsc-wrap0@1400c000";
		dsi0 = "/soc/dsi@1400d000";
		dsi1 = "/soc/dsi@1420d000";
		gamma0 = "/soc/disp-gamma@1400e000";
		gamma1 = "/soc/disp-gamma@1420e000";
		gamma2 = "/soc/disp-gamma@14023000";
		gamma3 = "/soc/disp-gamma@14223000";
		i2c0 = "/i2c@11d00000";
		i2c1 = "/i2c@11d01000";
		i2c10 = "/i2c@11b72000";
		i2c11 = "/i2c@11b73000";
		i2c12 = "/i2c@11cc2000";
		i2c13 = "/i2c@11cc3000";
		i2c2 = "/i2c@11b70000";
		i2c3 = "/i2c@11f00000";
		i2c4 = "/i2c@11b71000";
		i2c5 = "/i2c@11f01000";
		i2c6 = "/i2c@11280000";
		i2c7 = "/i2c@11d02000";
		i2c8 = "/i2c@11cc0000";
		i2c9 = "/i2c@11cc1000";
		inlinerotate0 = "/soc/inlinerot@1440b000";
		inlinerotate1 = "/soc/inlinerot@1460b000";
		maal0 = "/soc/disp-mdp-aal@1400f000";
		maal1 = "/soc/disp-mdp-aal@1420f000";
		mdp-rsz0 = "/soc/mdp-rsz6@14407000";
		mdp-rsz1 = "/soc/mdp-rsz7@14607000";
		mml-mutex = "/soc/mml-mutex0@1f801000";
		mml-wrot0 = "/soc/mml-wrot0@1f80f000";
		mml-wrot1 = "/soc/mml-wrot1@1f810000";
		mml-wrot2 = "/soc/mml-wrot2@1f815000";
		mml-wrot3 = "/soc/mml-wrot3@1f816000";
		mmlsys-cfg = "/soc/mmlsys-config@1f800000";
		mtksmmu0 = "/soc/iommu@1e802000";
		mtksmmu1 = "/soc/iommu@1e810000";
		mtksmmu2 = "/soc/iommu@19010000";
		mtksmmu3 = "/soc/iommu@19015000";
		mutex0 = "/soc/disp-mutex0@14001000";
		oddmr0 = "/soc/disp-oddmr0@14013000";
		oddmr1 = "/soc/disp1-oddmr0@14213000";
		ovl11 = "/soc/disp1-ovl0@14602000";
		ovl12 = "/soc/disp1-ovl1@14603000";
		ovl13 = "/soc/disp1-ovl2@14604000";
		ovl14 = "/soc/disp1-ovl3@14605000";
		ovl3 = "/soc/disp-ovl0@14402000";
		ovl4 = "/soc/disp-ovl1@14403000";
		ovl5 = "/soc/disp-ovl2@14404000";
		ovl6 = "/soc/disp-ovl3@14405000";
		postalign0 = "/soc/disp-postalign0";
		postalign1 = "/soc/disp1-postalign0";
		postmask0 = "/soc/disp-postmask0@14015000";
		postmask1 = "/soc/disp1-postmask0@14215000";
		rsz0 = "/soc/disp-rsz0@14016000";
		rsz2 = "/soc/disp1-rsz0@14216000";
		rsz4 = "/soc/disp-rsz1@14406000";
		rsz5 = "/soc/disp1-rsz1@14606000";
		spr0 = "/soc/disp-spr@14017000";
		spr1 = "/soc/disp-spr@14217000";
		tdshp0 = "/soc/disp-tdshp@14018000";
		tdshp1 = "/soc/disp-tdshp@14019000";
		tdshp2 = "/soc/disp-tdshp@14218000";
		tdshp3 = "/soc/disp-tdshp@14219000";
		wdma0 = "/soc/disp-wdma1@1401c000";
		wdma1 = "/soc/disp1-wdma1@1421c000";
		wdma10 = "/soc/disp-wdma0@14408000";
		wdma11 = "/soc/disp-wdma2@1440a000";
		wdma12 = "/soc/disp1-wdma0@14608000";
		wdma13 = "/soc/disp1-wdma2@1460a000";
		y2r0 = "/soc/disp-y2r0@14000000";
		y2r2 = "/soc/disp1-y2r0@14200000";
		y2r4 = "/soc/ovl-y2r0@14400000";
		y2r5 = "/soc/ovl-y2r1@14400000";
		y2r6 = "/soc/ovl1-y2r0@14600000";
		y2r7 = "/soc/ovl1-y2r1@14600000";
	};

	aov {
		compatible = "mediatek,aov";
		op-mode = <0x0>;
		phandle = <0x19e>;
		status = "disable";
	};

	apusys-apummu {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,rv-apummu";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <0x3a 0x120581>;
	};

	atf-logger {
		compatible = "mediatek,tfa_debug";
		phandle = <0x1a2>;
	};

	audio-dsp-hrt-bw {
		adsp-qos-scene-phone-call = <0x1 0x1f4>;
		compatible = "mediatek,mt6897-audio-dsp-hrt-bw";
		phandle = <0x367>;
	};

	audio-sram@11059000 {
		block-size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode-size = <0x14000 0x1aa00>;
		prefer-mode = <0x0>;
		reg = <0x0 0x11059000 0x0 0x14000>;
	};

	backlight-cooler {
		#cooling-cells = <0x2>;
		backlight-names = "lcd-backlight";
		compatible = "mediatek,backlight-cooler";
		phandle = <0x202>;
	};

	bp-thl {
		compatible = "mediatek,mtk-bp-thl";
		max-throttle-level = <0x2>;
		phandle = <0x353>;
		soc-limit-threshold = <0xf>;
		soc-max-stage = <0x1>;
		soc-throttle-level = <0x0 0x1>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
		interrupts = <0x0 0x37c 0x4 0x0 0x0 0x266 0x4 0x0 0x0 0x37b 0x4 0x0>;
		phandle = <0x369>;
		reg = <0x0 0x18000000 0x0 0x1000 0x0 0x18001000 0x0 0x1000 0x0 0x18051000 0x0 0x1000 0x0 0x18060000 0x0 0x1000 0x0 0x18800000 0x0 0x1000 0x0 0x18812000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	bus-parity@c000900 {
		compatible = "mediatek,bus-parity";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1", "MCU2IFR", "INF_L3C2MCU";
		infra-types = <0x2 0x2 0x2 0x2 0x1 0x0>;
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";
		interrupts = <0x0 0x2e 0x4 0x0 0x0 0x10f 0x4 0x0>;
		mcu-data-len = <0x4 0x4 0x4 0x4 0x4 0x2>;
		mcu-fail-bit-shift = <0x0 0x1 0x2 0x3 0x4 0x5>;
		mcu-names = "MST_EMI0_CH0", "MST_EMI0_CH1", "MST_EMI1_CH0", "MST_EMI1_CH1", "MST_INFRA", "SLV_L3GIC";
		mcu-rd0wd0-offset = <0xc 0xc 0xc 0xc 0xc 0x24>;
		mcu-types = <0x0 0x0 0x0 0x0 0x0 0x1>;
		reg = <0x0 0xc000900 0x0 0x20 0x0 0xc000920 0x0 0x20 0x0 0xc000940 0x0 0x20 0x0 0xc000960 0x0 0x20 0x0 0xc000980 0x0 0x20 0x0 0xc0009a0 0x0 0x30 0x0 0x10270600 0x0 0x20 0x0 0x10270620 0x0 0x20 0x0 0x1030e600 0x0 0x20 0x0 0x1030e620 0x0 0x20 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc0009dc 0x0 0x4>;
	};

	cache-parity {
		arm-complex-ecc-hwirq = <0x28 0x29>;
		arm-dsu-ecc-hwirq = <0x30>;
		compatible = "mediatek,mt6985-cache-parity";
		ecc-irq-support = <0x1>;
		interrupts = <0x0 0x0 0x4 0x0 0x0 0x1 0x4 0x0 0x0 0x2 0x4 0x0 0x0 0x3 0x4 0x0 0x0 0x4 0x4 0x0 0x0 0x5 0x4 0x0 0x0 0x6 0x4 0x0 0x0 0x7 0x4 0x0 0x0 0x8 0x4 0x0 0x0 0x9 0x4 0x0 0x0 0x10 0x4 0x0>;
	};

	camera-camsys-ccu {
		compatible = "mediatek,camera-camsys-ccu";
		mediatek,ccu-rproc = <0x33>;
	};

	camisp-l13-1 {
		compatible = "mediatek,camisp-larb";
		iommus = <0x8f 0x1a0 0x8f 0x1a1>;
		mediatek,larb-id = <0xd>;
	};

	camisp-l13-2 {
		compatible = "mediatek,camisp-larb";
		iommus = <0xd8 0x1a2>;
		mediatek,larb-id = <0xd>;
	};

	camisp-l14-1 {
		compatible = "mediatek,camisp-larb";
		iommus = <0x8f 0x1c0 0x8f 0x1c1>;
		mediatek,larb-id = <0xe>;
	};

	camisp-l14-2 {
		compatible = "mediatek,camisp-larb";
		iommus = <0xd8 0x1c2>;
		mediatek,larb-id = <0xe>;
	};

	charger {
		ac-charger-current = <0x1f47d0>;
		ac-charger-input-current = <0x30d400>;
		alg-new-arbitration;
		algorithm-name = "Basic";
		battery-cv = <0x426030>;
		bc12-psy = <0x26>;
		bootmode = <0x22>;
		charger = <0x26>;
		charger-configuration = <0x0>;
		charging-host-charger-current = <0x16e360>;
		compatible = "mediatek,charger";
		enable-dynamic-mivr;
		enable-fast-charging-indicator;
		enable-min-charge-temp;
		enable-vbat-mon = <0x0>;
		gauge = <0x2a>;
		jeita-temp-above-t4-cv = <0x40b280>;
		jeita-temp-below-t0-cv = <0x3da540>;
		jeita-temp-t0-to-t1-cv = <0x3da540>;
		jeita-temp-t1-to-t2-cv = <0x40b280>;
		jeita-temp-t2-to-t3-cv = <0x423920>;
		jeita-temp-t3-to-t4-cv = <0x40b280>;
		max-charge-temp = <0x3c>;
		max-charge-temp-minus-x-degree = <0x3a>;
		max-charger-voltage = <0x632ea0>;
		max-dmivr-charger-current = <0x1b7740>;
		min-charge-temp = <0xfffffff6>;
		min-charge-temp-plus-x-degree = <0xfffffff7>;
		min-charger-voltage = <0x4630c0>;
		min-charger-voltage-1 = <0x432380>;
		min-charger-voltage-2 = <0x401640>;
		phandle = <0x35b>;
		temp-neg-10-thres = <0x0>;
		temp-t0-thres = <0x0>;
		temp-t0-thres-plus-x-degree = <0x0>;
		temp-t1-thres = <0x0>;
		temp-t1-thres-plus-x-degree = <0x6>;
		temp-t2-thres = <0xa>;
		temp-t2-thres-plus-x-degree = <0x10>;
		temp-t3-thres = <0x2d>;
		temp-t3-thres-minus-x-degree = <0x27>;
		temp-t4-thres = <0x32>;
		temp-t4-thres-minus-x-degree = <0x2f>;
		usb-charger-current = <0x7a120>;
		vbus-sw-ovp-voltage = <0xe4e1c0>;
	};

	charger-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,mt6375-charger-cooler";
		phandle = <0x201>;
	};

	charger_gl {
		ac-charger-current = <0x1f47d0>;
		ac-charger-input-current = <0x30d400>;
		alg-new-arbitration;
		algorithm-name = "Basic";
		battery-cv = <0x426030>;
		bc12-psy = <0x26>;
		bootmode = <0x22>;
		charger = <0x26>;
		charger-configuration = <0x0>;
		charging-host-charger-current = <0x16e360>;
		compatible = "mediatek,charger_gl";
		enable-dynamic-mivr;
		enable-fast-charging-indicator;
		enable-min-charge-temp;
		enable-vbat-mon = <0x0>;
		gauge = <0x2a>;
		jeita-temp-above-t4-cv = <0x40b280>;
		jeita-temp-below-t0-cv = <0x3da540>;
		jeita-temp-t0-to-t1-cv = <0x3da540>;
		jeita-temp-t1-to-t2-cv = <0x40b280>;
		jeita-temp-t2-to-t3-cv = <0x423920>;
		jeita-temp-t3-to-t4-cv = <0x40b280>;
		max-charge-temp = <0x3c>;
		max-charge-temp-minus-x-degree = <0x3a>;
		max-charger-voltage = <0x632ea0>;
		max-dmivr-charger-current = <0x1b7740>;
		min-charge-temp = <0xfffffff6>;
		min-charge-temp-plus-x-degree = <0xfffffff7>;
		min-charger-voltage = <0x4630c0>;
		min-charger-voltage-1 = <0x432380>;
		min-charger-voltage-2 = <0x401640>;
		phandle = <0x35c>;
		temp-neg-10-thres = <0x0>;
		temp-t0-thres = <0x0>;
		temp-t0-thres-plus-x-degree = <0x0>;
		temp-t1-thres = <0x0>;
		temp-t1-thres-plus-x-degree = <0x6>;
		temp-t2-thres = <0xa>;
		temp-t2-thres-plus-x-degree = <0x10>;
		temp-t3-thres = <0x2d>;
		temp-t3-thres-minus-x-degree = <0x27>;
		temp-t4-thres = <0x32>;
		temp-t4-thres-minus-x-degree = <0x2f>;
		usb-charger-current = <0x7a120>;
		vbus-sw-ovp-voltage = <0xe4e1c0>;
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram \t\t\t    nosoftlockup transparent_hugepage=never \t\t\t    kasan.page_alloc.sample=1 \t\t\t    allow_mismatched_32bit_el0 \t\t\t    8250.nr_uarts=4 cgroup.memory=nosocket,nokmem \t\t\t    androidboot.hardware=mt6897 disable_dma32=on \t\t\t    vmalloc=400M swiotlb=noforce \t\t\t    firmware_class.path=/vendor/firmware";
		kaslr-seed = <0x0 0x0>;
		mkp_panic = "on";
		phandle = <0x22>;
	};

	clk-ao {
		compatible = "simple-bus";
		phandle = <0x1e1>;
	};

	clkchk {
		compatible = "mediatek,mt6897-clkchk";
	};

	clkitg {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "simple-bus";
		phandle = <0x1e2>;
		status = "okay";
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0xe3>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0xde>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x1e4>;
		};

		ulposc {
			#clock-cells = <0x0>;
			clock-frequency = "#\f+";
			compatible = "fixed-clock";
			phandle = <0x1e5>;
		};

		ulposc2 {
			#clock-cells = <0x0>;
			clock-frequency = <0x13ab6680>;
			compatible = "fixed-clock";
			phandle = <0x1e6>;
		};
	};

	cm-mgr@c100000 {
		cm-mgr,cp-down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,cp-up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,dt-down = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm-mgr,dt-up = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm-mgr,vp-down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr,vp-up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm-mgr-arch = "v1p";
		cm-mgr-cpu-opp-to-dram = <0x1 0x1 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8>;
		cm-mgr-enable = <0x1>;
		cm-mgr-num-array = <0x7>;
		cm-perf-mode-ceiling-opp = <0x0>;
		cm-perf-mode-enable = <0x1>;
		cm-perf-mode-thd = <0x5>;
		compatible = "mediatek,mt6897-cm_mgr";
		interconnect-names = "cm-perf-bw";
		interconnects = <0x77 0x3 0x77 0x0>;
		phandle = <0x1f1>;
		reg = <0x0 0xc100000 0x0 0x9000>;
		reg-names = "cm_mgr_base";
		required-opps = <0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
		use-cpu-to-dram-map = "enable";
		use-cpu-to-dram-map-new = "enable";
	};

	connfem {
		compatible = "mediatek,mt6897-connfem";
		phandle = <0x36e>;
		pinctrl-0 = <0x194 0x195 0x196 0x197>;
		pinctrl-1 = <0x198 0x199 0x19a 0x19b>;
		pinctrl-names = "wlan7207h-wlan7207c", "qm42195-qm45197";

		nofem {
			phandle = <0x36f>;
			pid = <0x0>;
			vid = <0x0>;
		};

		qm42195 {
			phandle = <0x372>;
			pid = <0x1>;
			vid = <0x3>;
		};

		qm45197 {
			phandle = <0x373>;
			pid = <0x2>;
			vid = <0x3>;
		};

		wlan7207c {
			phandle = <0x371>;
			pid = <0x7>;
			vid = <0x2>;
		};

		wlan7207h {
			phandle = <0x370>;
			pid = <0x4>;
			vid = <0x2>;
		};
	};

	connscp {
		compatible = "mediatek,mt6897-conn_scp";
		ipi-mbox-size = <0x40>;
		phandle = <0x36b>;
		scp-remap-addr = <0x0>;
		scp-remap-offset = <0x2100000>;
		scp-remap-size = <0x20000>;
		scp-shm-size = <0x20000>;
	};

	consys@18000000 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6897-consys-atf";
		emi-addr = <0x0>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;
		emi-size = <0xc00000>;
		phandle = <0x87>;
		pinctrl-0 = <0x191>;
		pinctrl-1 = <0x192>;
		pinctrl-2 = <0x193>;
		pinctrl-names = "default", "conninfra_tcxo_set", "conninfra_tcxo_clr";
		power-domains = <0x41 0x1>;
		reg = <0x0 0x10001000 0x0 0xf64 0x0 0x10005000 0x0 0xa6c 0x0 0x11ec0000 0x0 0xa04 0x0 0x18000000 0x0 0x480 0x0 0x18001000 0x0 0x658 0x0 0x18003000 0x0 0x204 0x0 0x1800e000 0x0 0x124 0x0 0x18011000 0x0 0x138 0x0 0x18012000 0x0 0xbc 0x0 0x18020000 0x0 0x4c 0x0 0x18023000 0x0 0x1000 0x0 0x1803b000 0x0 0x18 0x0 0x18040000 0x0 0x2c 0x0 0x18041000 0x0 0x164 0x0 0x18042000 0x0 0x324 0x0 0x1804b000 0x0 0x414 0x0 0x1804d000 0x0 0x41c 0x0 0x1804f000 0x0 0x148 0x0 0x18053800 0x0 0x1000 0x0 0x18060000 0x0 0xbf8 0x0 0x18070000 0x0 0x8004 0x0 0x1c001000 0x0 0x1000 0x0 0x1c00a000 0x0 0x51c 0x0 0x1803c000 0x0 0x4 0x0 0x1803e000 0x0 0x4>;
		ro-bt-emi-size = <0x2e0000>;
		ro-emi-size = <0x680000>;
		ro-gps-emi-size = <0xa0000>;
		ro-wifi-emi-size = <0x300000>;
		rw-emi-size = <0x480000>;
		status = "okay";
	};

	cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat-limit-freq-lv1 = <0xdbba0 0xdbba0 0x13d620>;
		lbat-limit-freq-lv2 = <0x124f80 0x19f0a0 0x1b7740>;
		lbat-limit-freq-lv3 = <0xdbba0 0xdbba0 0xdbba0>;
		lbat-max-level = <0x3>;
		oc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		oc-limit-freq-lv2 = <0xdbba0 0xdbba0 0xdbba0>;
		oc-max-level = <0x2>;
		phandle = <0x350>;
		soc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		soc-max-level = <0x1>;
	};

	cpuhvfs@114400 {
		apmixedsys = <0x3b>;
		clk-div = <0x10c 0x118 0x124 0x100>;
		clk-div-base = <0x3c>;
		compatible = "mediatek,cpufreq-hybrid";
		cslog-range = <0x3d0 0xfa0>;
		mcucfg-ver = <0x0>;
		phandle = <0x1e0>;
		pll-con = <0x40c 0x80c 0xc0c 0xc>;
		proc1-supply = <0x3d>;
		proc2-supply = <0x3e>;
		proc3-supply = <0x3f>;
		proc4-supply = <0x3d>;
		reg = <0x0 0x114400 0x0 0xc00 0x0 0x11bc00 0x0 0x1400 0x0 0x118000 0x0 0x800 0x0 0x114f40 0x0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		tbl-off = <0x4 0x4c 0x94 0xdc>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				doe {
					phandle = <0x19f>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};

				core2 {
					cpu = <0x17>;
				};

				doe {
					phandle = <0x1a0>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x18>;
				};

				doe {
					phandle = <0x1a1>;
				};
			};
		};

		cpu@0 {
			capacity-dmips-mhz = <0x152>;
			compatible = "arm,cortex-a510";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x11>;
			reg = <0x0>;
		};

		cpu@1 {
			capacity-dmips-mhz = <0x152>;
			compatible = "arm,cortex-a510";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x12>;
			reg = <0x100>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x438>;
			compatible = "arm,cortex-a715";
			cpu-idle-states = <0xb 0xc 0xd 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x1>;
			phandle = <0x15>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x438>;
			compatible = "arm,cortex-a715";
			cpu-idle-states = <0xb 0xc 0xd 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x1>;
			phandle = <0x16>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x438>;
			compatible = "arm,cortex-a715";
			cpu-idle-states = <0xb 0xc 0xd 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x1>;
			phandle = <0x17>;
			reg = <0x600>;
		};

		cpu@2 {
			capacity-dmips-mhz = <0x152>;
			compatible = "arm,cortex-a510";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x13>;
			reg = <0x200>;
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,cortex-a715";
			cpu-idle-states = <0xe 0xf 0x10 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x2>;
			phandle = <0x18>;
			reg = <0x700>;
		};

		cpu@3 {
			capacity-dmips-mhz = <0x152>;
			compatible = "arm,cortex-a510";
			cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2 0x0>;
			phandle = <0x14>;
			reg = <0x300>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff-b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2e>;
				exit-latency-us = <0x96>;
				local-timer-stop;
				min-residency-us = <0x99c>;
				phandle = <0xf>;
			};

			clusteroff-l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x8f>;
				exit-latency-us = <0x1a4>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x4>;
			};

			clusteroff-m {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x52>;
				exit-latency-us = <0xfd>;
				local-timer-stop;
				min-residency-us = <0xbcc>;
				phandle = <0xc>;
			};

			cpuoff-b {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x34>;
				exit-latency-us = <0x81>;
				local-timer-stop;
				min-residency-us = <0x762>;
				phandle = <0xe>;
			};

			cpuoff-l {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x7e>;
				exit-latency-us = <0xfb>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x3>;
			};

			cpuoff-m {
				arm,psci-suspend-param = <0x10000>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x4d>;
				exit-latency-us = <0xb3>;
				local-timer-stop;
				min-residency-us = <0x9d8>;
				phandle = <0xb>;
			};

			mcusysoff-b {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x20c>;
				exit-latency-us = <0x151>;
				local-timer-stop;
				min-residency-us = <0x11da>;
				phandle = <0x10>;
			};

			mcusysoff-l {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2b9>;
				exit-latency-us = <0x273>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x5>;
			};

			mcusysoff-m {
				arm,psci-suspend-param = <0x2010007>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x233>;
				exit-latency-us = <0x1e6>;
				local-timer-stop;
				min-residency-us = <0x1004>;
				phandle = <0xd>;
			};

			s2idle {
				arm,psci-suspend-param = <0x20180ff>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2710>;
				exit-latency-us = <0x2710>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0xa>;
			};

			system-bus {
				arm,psci-suspend-param = <0x201007f>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2b9>;
				exit-latency-us = <0xa7e>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x8>;
			};

			system-mem {
				arm,psci-suspend-param = <0x201000f>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2b9>;
				exit-latency-us = <0x376>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x6>;
			};

			system-pll {
				arm,psci-suspend-param = <0x201001f>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2b9>;
				exit-latency-us = <0x3a8>;
				local-timer-stop;
				min-residency-us = <0x1644>;
				phandle = <0x7>;
			};

			system-vcore {
				arm,psci-suspend-param = <0x20100ff>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x3ac>;
				exit-latency-us = <0xdac>;
				local-timer-stop;
				min-residency-us = <0x8980>;
				phandle = <0x9>;
			};
		};
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <0x19>;
	};

	disable-unused {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		compatible = "simple-bus";
		phandle = <0x1e3>;
		status = "okay";

		disable-unused-clk-apmixedsys@0 {
			clocks = <0x6a 0x0 0x6a 0x1 0x6a 0x2 0x6a 0x3 0x6a 0x4 0x6a 0x5 0x6a 0x6 0x6a 0x7 0x6a 0x8 0x6a 0x9 0x6a 0xa>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-armpll-b-pll-ctrl@0 {
			clocks = <0x6e 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-armpll-bl-pll-ctrl@0 {
			clocks = <0x6d 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-armpll-ll-pll-ctrl@0 {
			clocks = <0x6c 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-audiosys@0 {
			clocks = <0x66 0x0 0x66 0x1 0x66 0x2 0x66 0x3 0x66 0x4 0x66 0x5 0x66 0x6 0x66 0x7 0x66 0x8 0x66 0x9 0x66 0xa 0x66 0xb 0x66 0xc 0x66 0xd 0x66 0xe 0x66 0xf 0x66 0x10 0x66 0x11 0x66 0x12 0x66 0x13 0x66 0x14 0x66 0x15 0x66 0x16 0x66 0x17 0x66 0x18 0x66 0x19 0x66 0x1a 0x66 0x1b 0x66 0x1c 0x66 0x1d 0x66 0x1e 0x66 0x1f 0x66 0x20 0x66 0x21 0x66 0x22 0x66 0x23 0x66 0x24 0x66 0x25 0x66 0x26 0x66 0x27 0x66 0x28 0x66 0x29 0x66 0x2a 0x66 0x2b 0x66 0x2c 0x66 0x2d 0x66 0x2e 0x66 0x2f 0x66 0x30 0x66 0x31 0x66 0x32 0x66 0x33 0x66 0x34 0x66 0x35 0x66 0x36 0x66 0x37 0x66 0x38 0x66 0x39 0x66 0x3a 0x66 0x3b 0x66 0x3c 0x66 0x3d 0x66 0x3e 0x66 0x3f 0x66 0x40 0x66 0x41 0x66 0x42 0x66 0x43 0x66 0x44 0x66 0x45 0x66 0x46 0x66 0x47 0x66 0x48 0x66 0x49 0x66 0x4a 0x66 0x4b 0x66 0x4c 0x66 0x4d 0x66 0x4e 0x66 0x4f 0x66 0x50 0x66 0x51 0x66 0x52>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x4>;
			reg = <0x0>;
		};

		disable-unused-clk-cam-vcore@0 {
			clocks = <0x44 0x0>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x10>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-ipe@0 {
			clocks = <0x46 0x0 0x46 0x1 0x46 0x2 0x46 0x3 0x46 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x12>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-main@0 {
			clocks = <0x4e 0x0 0x4e 0x1 0x4e 0x2 0x4e 0x3 0x4e 0x4 0x4e 0x5 0x4e 0x6 0x4e 0x7 0x4e 0x8 0x4e 0x9 0x4e 0xa 0x4e 0xb 0x4e 0xc 0x4e 0xd 0x4e 0xe 0x4e 0xf 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x14 0x4e 0x15 0x4e 0x16 0x4e 0x17 0x4e 0x18 0x4e 0x19 0x4e 0x1a 0x4e 0x1b 0x4e 0x1c 0x4e 0x1d>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x11>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-mraw@0 {
			clocks = <0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x4 0x47 0x5 0x47 0x6 0x47 0x7 0x47 0x8>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x12>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-rawa@0 {
			clocks = <0x4d 0x0 0x4d 0x1 0x4d 0x2 0x4d 0x3 0x4d 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x13>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-rawb@0 {
			clocks = <0x4b 0x0 0x4b 0x1 0x4b 0x2 0x4b 0x3 0x4b 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x14>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-rawc@0 {
			clocks = <0x49 0x0 0x49 0x1 0x49 0x2 0x49 0x3 0x49 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x15>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-yuva@0 {
			clocks = <0x4c 0x0 0x4c 0x1 0x4c 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x13>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-yuvb@0 {
			clocks = <0x4a 0x0 0x4a 0x1 0x4a 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x14>;
			reg = <0x0>;
		};

		disable-unused-clk-camsys-yuvc@0 {
			clocks = <0x48 0x0 0x48 0x1 0x48 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x15>;
			reg = <0x0>;
		};

		disable-unused-clk-ccipll-pll-ctrl@0 {
			clocks = <0x6b 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-ccu@0 {
			clocks = <0x45 0x0 0x45 0x1 0x45 0x2 0x45 0x3 0x45 0x4>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x16>;
			reg = <0x0>;
		};

		disable-unused-clk-dip-nr1-dip1@0 {
			clocks = <0x5b 0x0 0x5b 0x1>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-dip-nr2-dip1@0 {
			clocks = <0x5a 0x0 0x5a 0x1>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-dip-top-dip1@0 {
			clocks = <0x5c 0x0 0x5c 0x1 0x5c 0x2 0x5c 0x3 0x5c 0x4 0x5c 0x5 0x5c 0x6 0x5c 0x7 0x5c 0x8>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-dispsys0-config@0 {
			clocks = <0x62 0x0 0x62 0x1 0x62 0x2 0x62 0x3 0x62 0x4 0x62 0x5 0x62 0x6 0x62 0x7 0x62 0x8 0x62 0x9 0x62 0xa 0x62 0xb 0x62 0xc 0x62 0xd 0x62 0xe 0x62 0xf 0x62 0x10 0x62 0x11 0x62 0x12 0x62 0x13 0x62 0x14 0x62 0x15 0x62 0x16 0x62 0x17 0x62 0x18 0x62 0x19 0x62 0x1a 0x62 0x1b 0x62 0x1c 0x62 0x1d 0x62 0x1e 0x62 0x1f 0x62 0x20 0x62 0x21 0x62 0x22 0x62 0x23 0x62 0x24 0x62 0x25 0x62 0x26 0x62 0x27 0x62 0x28 0x62 0x29 0x62 0x2a 0x62 0x2b 0x62 0x2c 0x62 0x2d>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x1a>;
			reg = <0x0>;
		};

		disable-unused-clk-img-vcore-d1a@0 {
			clocks = <0x5e 0x0 0x5e 0x1 0x5e 0x2 0x5e 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xa>;
			reg = <0x0>;
		};

		disable-unused-clk-imgsys-main@0 {
			clocks = <0x5d 0x0 0x5d 0x1 0x5d 0x2 0x5d 0x3 0x5d 0x4 0x5d 0x5 0x5d 0x6 0x5d 0x7 0x5d 0x8 0x5d 0x9 0x5d 0xa 0x5d 0xb 0x5d 0xc 0x5d 0xd 0x5d 0xe 0x5d 0xf 0x5d 0x10 0x5d 0x11 0x5d 0x12 0x5d 0x13 0x5d 0x14 0x5d 0x15 0x5d 0x16 0x5d 0x17 0x5d 0x18 0x5d 0x19 0x5d 0x1a 0x5d 0x1b 0x5d 0x1c 0x5d 0x1d 0x5d 0x1e 0x5d 0x1f>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xa>;
			reg = <0x0>;
		};

		disable-unused-clk-imp-iic-wrap-c@0 {
			clocks = <0x2e 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-imp-iic-wrap-en@0 {
			clocks = <0x1e 0x0 0x1e 0x1 0x1e 0x2 0x1e 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-imp-iic-wrap-es@0 {
			clocks = <0x30 0x0 0x30 0x1 0x30 0x2 0x30 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-imp-iic-wrap-n@0 {
			clocks = <0x1f 0x0 0x1f 0x1>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-imp-iic-wrap-s@0 {
			clocks = <0x1a 0x0 0x1a 0x1 0x1a 0x2>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-infracfg-ao@0 {
			clocks = <0x67 0x0 0x67 0x1 0x67 0x2 0x67 0x3 0x67 0x4 0x67 0x5 0x67 0x6 0x67 0x7 0x67 0x8 0x67 0x9 0x67 0xa 0x67 0xb 0x67 0xc>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-mdpsys0-config@0 {
			clocks = <0x42 0x0 0x42 0x1 0x42 0x2 0x42 0x3 0x42 0x4 0x42 0x5 0x42 0x6 0x42 0x7 0x42 0x8 0x42 0x9 0x42 0xa 0x42 0xb 0x42 0xc 0x42 0xd 0x42 0xe 0x42 0xf 0x42 0x10 0x42 0x11 0x42 0x12 0x42 0x13 0x42 0x14 0x42 0x15 0x42 0x16 0x42 0x17 0x42 0x18 0x42 0x19 0x42 0x1a 0x42 0x1b 0x42 0x1c 0x42 0x1d 0x42 0x1e 0x42 0x1f 0x42 0x20 0x42 0x21 0x42 0x22 0x42 0x23 0x42 0x24 0x42 0x25 0x42 0x26 0x42 0x27>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x18>;
			reg = <0x0>;
		};

		disable-unused-clk-mdpsys1@0 {
			clocks = <0x40 0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40 0x4 0x40 0x5 0x40 0x6 0x40 0x7 0x40 0x8 0x40 0x9 0x40 0xa 0x40 0xb 0x40 0xc 0x40 0xd 0x40 0xe 0x40 0xf 0x40 0x10 0x40 0x11 0x40 0x12 0x40 0x13 0x40 0x14 0x40 0x15 0x40 0x16 0x40 0x17 0x40 0x18 0x40 0x19 0x40 0x1a 0x40 0x1b 0x40 0x1c 0x40 0x1d 0x40 0x1e 0x40 0x1f 0x40 0x20 0x40 0x21 0x40 0x22 0x40 0x23 0x40 0x24 0x40 0x25 0x40 0x26 0x40 0x27>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x19>;
			reg = <0x0>;
		};

		disable-unused-clk-mminfra-config@0 {
			clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x7>;
			reg = <0x0>;
		};

		disable-unused-clk-mmsys1@0 {
			clocks = <0x61 0x0 0x61 0x1 0x61 0x2 0x61 0x3 0x61 0x4 0x61 0x5 0x61 0x6 0x61 0x7 0x61 0x8 0x61 0x9 0x61 0xa 0x61 0xb 0x61 0xc 0x61 0xd 0x61 0xe 0x61 0xf 0x61 0x10 0x61 0x11 0x61 0x12 0x61 0x13 0x61 0x14 0x61 0x15 0x61 0x16 0x61 0x17 0x61 0x18 0x61 0x19 0x61 0x1a 0x61 0x1b 0x61 0x1c 0x61 0x1d 0x61 0x1e 0x61 0x1f 0x61 0x20 0x61 0x21 0x61 0x22 0x61 0x23 0x61 0x24 0x61 0x25 0x61 0x26 0x61 0x27 0x61 0x28 0x61 0x29 0x61 0x2a 0x61 0x2b 0x61 0x2c 0x61 0x2d>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x1b>;
			reg = <0x0>;
		};

		disable-unused-clk-ovlsys0-config@0 {
			clocks = <0x60 0x0 0x60 0x1 0x60 0x2 0x60 0x3 0x60 0x4 0x60 0x5 0x60 0x6 0x60 0x7 0x60 0x8 0x60 0x9 0x60 0xa 0x60 0xb 0x60 0xc 0x60 0xd 0x60 0xe 0x60 0xf 0x60 0x10 0x60 0x11 0x60 0x12 0x60 0x13 0x60 0x14 0x60 0x15 0x60 0x16 0x60 0x17 0x60 0x18 0x60 0x19 0x60 0x1a>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x1c>;
			reg = <0x0>;
		};

		disable-unused-clk-ovlsys1-config@0 {
			clocks = <0x5f 0x0 0x5f 0x1 0x5f 0x2 0x5f 0x3 0x5f 0x4 0x5f 0x5 0x5f 0x6 0x5f 0x7 0x5f 0x8 0x5f 0x9 0x5f 0xa 0x5f 0xb 0x5f 0xc 0x5f 0xd 0x5f 0xe 0x5f 0xf 0x5f 0x10 0x5f 0x11 0x5f 0x12 0x5f 0x13 0x5f 0x14 0x5f 0x15 0x5f 0x16 0x5f 0x17 0x5f 0x18 0x5f 0x19 0x5f 0x1a>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0x1d>;
			reg = <0x0>;
		};

		disable-unused-clk-pericfg-ao@0 {
			clocks = <0x1b 0x0 0x1b 0x1 0x1b 0x2 0x1b 0x3 0x1b 0x4 0x1b 0x5 0x1b 0x6 0x1b 0x7 0x1b 0x8 0x1b 0x9 0x1b 0xa 0x1b 0xb 0x1b 0xc 0x1b 0xd 0x1b 0xe 0x1b 0xf 0x1b 0x10 0x1b 0x11 0x1b 0x12 0x1b 0x13 0x1b 0x14 0x1b 0x15 0x1b 0x16 0x1b 0x17 0x1b 0x18 0x1b 0x19 0x1b 0x1a 0x1b 0x1b 0x1b 0x1c 0x1b 0x1d 0x1b 0x1e>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-pextpcfg-ao@0 {
			clocks = <0x63 0x0 0x63 0x1 0x63 0x2 0x63 0x3 0x63 0x4 0x63 0x5>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-ptppll-pll-ctrl@0 {
			clocks = <0x6f 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-scp-fast-iic@0 {
			clocks = <0x4f 0x0>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-scp-iic@0 {
			clocks = <0x50 0x0 0x50 0x1 0x50 0x2 0x50 0x3 0x50 0x4 0x50 0x5>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-scp@0 {
			clocks = <0x51 0x0 0x51 0x1 0x51 0x2 0x51 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-topckgen@0 {
			clocks = <0x69 0x63 0x69 0x64 0x69 0x65 0x69 0x66 0x69 0x67 0x69 0x68 0x69 0x69 0x69 0x6a 0x69 0x6b 0x69 0x6c 0x69 0x6d 0x69 0x6e 0x69 0x6f 0x69 0x70 0x69 0x71 0x69 0x4 0x69 0x5 0x69 0x6 0x69 0x7 0x69 0x8 0x69 0x9 0x69 0xa 0x69 0xe 0x69 0xf 0x69 0x10 0x69 0x11 0x69 0x12 0x69 0x13 0x69 0x14 0x69 0x15 0x69 0x16 0x69 0x17 0x69 0x18 0x69 0x19 0x69 0x1a 0x69 0x1c 0x69 0x1d 0x69 0x1e 0x69 0x1f 0x69 0x20 0x69 0x21 0x69 0x22 0x69 0x23 0x69 0x24 0x69 0x25 0x69 0x26 0x69 0x27 0x69 0x28 0x69 0x29 0x69 0x2a 0x69 0x2b 0x69 0x2c 0x69 0x2d 0x69 0x2e 0x69 0x2f 0x69 0x31 0x69 0x32 0x69 0x33 0x69 0x34 0x69 0x3b 0x69 0x3d 0x69 0x3e 0x69 0x42 0x69 0x46 0x69 0x47 0x69 0x48 0x69 0x49 0x69 0x4a 0x69 0x4b 0x69 0x4c 0x69 0x4d 0x69 0x4e 0x69 0x50 0x69 0x51 0x69 0x52 0x69 0x55 0x69 0x56 0x69 0x57 0x69 0x58 0x69 0x59 0x69 0x5a 0x69 0x5b 0x69 0x5c 0x69 0x5d 0x69 0x5e 0x69 0x5f 0x69 0x60 0x69 0x61 0x69 0x62>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-traw-dip1@0 {
			clocks = <0x56 0x0 0x56 0x1 0x56 0x2 0x56 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-ufscfg-ao@0 {
			clocks = <0x65 0x0 0x65 0x1 0x65 0x2 0x65 0x3>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-ufscfg-pdn@0 {
			clocks = <0x64 0x0 0x64 0x1>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-vdecsys-soc@0 {
			clocks = <0x55 0x0 0x55 0x1 0x55 0x2 0x55 0x3 0x55 0x4 0x55 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xc>;
			reg = <0x0>;
		};

		disable-unused-clk-vdecsys@0 {
			clocks = <0x54 0x0 0x54 0x1 0x54 0x2 0x54 0x3 0x54 0x4 0x54 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xd>;
			reg = <0x0>;
		};

		disable-unused-clk-vencsys-c1@0 {
			clocks = <0x52 0x0 0x52 0x1 0x52 0x2 0x52 0x3 0x52 0x4 0x52 0x5 0x52 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xf>;
			reg = <0x0>;
		};

		disable-unused-clk-vencsys@0 {
			clocks = <0x53 0x0 0x53 0x1 0x53 0x2 0x53 0x3 0x53 0x4 0x53 0x5 0x53 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xe>;
			reg = <0x0>;
		};

		disable-unused-clk-vlp-cksys@0 {
			clocks = <0x68 0x0 0x68 0xf 0x68 0x13 0x68 0x14>;
			compatible = "mediatek,clk-disable-unused";
			reg = <0x0>;
		};

		disable-unused-clk-wpe1-dip1@0 {
			clocks = <0x59 0x0 0x59 0x1 0x59 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-wpe2-dip1@0 {
			clocks = <0x58 0x0 0x58 0x1 0x58 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-clk-wpe3-dip1@0 {
			clocks = <0x57 0x0 0x57 0x1 0x57 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-pd-adsp-ao@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x5>;
			reg = <0x0>;
		};

		disable-unused-pd-adsp-top-dormant@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x6>;
			reg = <0x0>;
		};

		disable-unused-pd-audio@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x4>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-ccu-ao@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x17>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-ccu@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x16>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-main@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x11>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-mraw@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x12>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-suba@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x13>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-subb@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x14>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-subc@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x15>;
			reg = <0x0>;
		};

		disable-unused-pd-cam-vcore@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x10>;
			reg = <0x0>;
		};

		disable-unused-pd-csi-rx@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1e>;
			reg = <0x0>;
		};

		disable-unused-pd-dis0-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1a>;
			reg = <0x0>;
		};

		disable-unused-pd-dis1-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1b>;
			reg = <0x0>;
		};

		disable-unused-pd-dp-tx@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1f>;
			reg = <0x0>;
		};

		disable-unused-pd-isp-dip1@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xb>;
			reg = <0x0>;
		};

		disable-unused-pd-isp-main@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xa>;
			reg = <0x0>;
		};

		disable-unused-pd-isp-vcore@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x9>;
			reg = <0x0>;
		};

		disable-unused-pd-mdp0-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x18>;
			reg = <0x0>;
		};

		disable-unused-pd-mdp1-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x19>;
			reg = <0x0>;
		};

		disable-unused-pd-mm-infra@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x7>;
			reg = <0x0>;
		};

		disable-unused-pd-mm-proc-dormant@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x8>;
			reg = <0x0>;
		};

		disable-unused-pd-ovl0-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1c>;
			reg = <0x0>;
		};

		disable-unused-pd-ovl1-shutdown@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x1d>;
			reg = <0x0>;
		};

		disable-unused-pd-pextp-mac0@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x2>;
			reg = <0x0>;
		};

		disable-unused-pd-pextp-phy0@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0x3>;
			reg = <0x0>;
		};

		disable-unused-pd-vde0@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xc>;
			reg = <0x0>;
		};

		disable-unused-pd-vde1@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xd>;
			reg = <0x0>;
		};

		disable-unused-pd-ven0@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xe>;
			reg = <0x0>;
		};

		disable-unused-pd-ven1@0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0x41 0xf>;
			reg = <0x0>;
		};
	};

	disp-sec {
		compatible = "mediatek,disp-sec";
		mboxes = <0x8e 0x8 0xffffffff 0x4>;
		phandle = <0x23e>;
		sw-sync-token-tzmp-disp-set = <0x28e>;
		sw-sync-token-tzmp-disp-wait = <0x28d>;
	};

	disp-ssc0-smi-2x1-sub-comm@1e809000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x3>;
		phandle = <0x90>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e809000 0x0 0x1000>;
	};

	disp-ssc1-smi-2x1-sub-comm@1e80a000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x4>;
		phandle = <0x91>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80a000 0x0 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x153c 0x4 0x2 0x153c 0x4 0x2>;
		ckdiv4-ca = <0x148c 0x4 0x2 0x148c 0x4 0x2>;
		cldiv2 = <0xf34 0x2 0x1 0xf34 0x2 0x1>;
		compatible = "mediatek,mt6897-dramc", "mediatek,common-dramc";
		crystal-freq = <0x1a>;
		dqopen = <0xd94 0x1fffe 0x15 0xd94 0x1fffe 0x15>;
		dqsopen = <0xd94 0x4000000 0x1a 0xd94 0x4000000 0x1a>;
		fbksel = <0x910 0x40 0x6 0x910 0x40 0x6>;
		fmeter-version = <0x2>;
		mr4-rg = <0x90 0xffff 0x0>;
		mr4-version = <0x0>;
		phandle = <0x1a3>;
		pll-id = <0xe98 0x200000 0x19>;
		pll-md = <0x944 0x100 0x8 0x944 0x100 0x8>;
		posdiv = <0x90c 0x3800 0xb 0x92c 0x3800 0xb>;
		prediv = <0x90c 0xfffc 0xe 0x92c 0xfffc 0xe>;
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10250000 0x0 0x2000 0x0 0x10260000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10254000 0x0 0x1000 0x0 0x10264000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10258000 0x0 0x2000 0x0 0x10268000 0x0 0x2000 0x0 0x10236000 0x0 0x2000 0x0 0x10246000 0x0 0x2000 0x0 0x10256000 0x0 0x2000 0x0 0x10266000 0x0 0x2000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0x908 0x7fff8 0x3 0x928 0x7fff8 0x3>;
		shu-lv = <0xe98 0xc000 0xe>;
		shu-of = <0x700>;
	};

	drm-wv {
		compatible = "mediatek,drm_wv";
		phandle = <0x36d>;
		status = "okay";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18>;
		interrupts = <0x0 0x23 0x4 0x0>;
		phandle = <0x1c1>;
	};

	efuse@11e80000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mediatek,devinfo";
		phandle = <0x1f3>;

		cpu-data@234 {
			phandle = <0x1f4>;
			reg = <0x234 0x4>;
		};

		csi-data0@1d4 {
			phandle = <0x1f5>;
			reg = <0x1d4 0x4>;
		};

		csi-data1@1d8 {
			phandle = <0x1f6>;
			reg = <0x1d8 0x4>;
		};

		csi-data2@1dc {
			phandle = <0x1f7>;
			reg = <0x1dc 0x4>;
		};

		csi-data3@140 {
			phandle = <0x1f8>;
			reg = <0x140 0x4>;
		};

		csi-data4@144 {
			phandle = <0x1f9>;
			reg = <0x144 0x4>;
		};

		csi-data5@148 {
			phandle = <0x1fa>;
			reg = <0x148 0x4>;
		};

		data1@310 {
			phandle = <0xe4>;
			reg = <0x310 0x38>;
		};

		data2@2d4 {
			phandle = <0xe5>;
			reg = <0x2d4 0x28>;
		};

		data3@364 {
			phandle = <0xe6>;
			reg = <0x364 0x4>;
		};

		data4@2fc {
			phandle = <0xe7>;
			reg = <0x2fc 0x10>;
		};

		lkg@218 {
			phandle = <0x1fb>;
			reg = <0x218 0x18>;
		};

		segment@78 {
			phandle = <0x11a>;
			reg = <0x78 0x4>;
		};

		u2-phy-data@1cc {
			phandle = <0xfb>;
			reg = <0x1cc 0x4>;
		};
	};

	extcon-usb {
		charger = <0x26>;
		compatible = "mediatek,extcon-usb";
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0x34b>;
		tcpc = "type_c_port0";
		vbus-current = <0x1b7740>;
		vbus-supply = <0x175>;
		vbus-voltage = <0x4c4b40>;

		port {

			endpoint {
				phandle = <0xf9>;
				remote-endpoint = <0x176>;
			};
		};
	};

	firmware {
		phandle = <0x1cd>;

		scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx", "rx";
			mboxes = <0x35 0x0 0x35 0x1>;
			phandle = <0x1ce>;
			shmem = <0x36 0x37>;

			protocol@80 {
				phandle = <0x1cf>;
				reg = <0x80>;
				scmi-apmcupm = <0x4>;
				scmi-cm = <0x9>;
				scmi-dispplatdbg = <0x2>;
				scmi-gpupm = <0x6>;
				scmi-met = <0x3>;
				scmi-mminfra = <0x5>;
				scmi-plt = <0x7>;
				scmi-qos = <0x1>;
				scmi-slbc = <0xa>;
				scmi-smi = <0x8>;
				scmi-ssc = <0xb>;
			};
		};
	};

	flashlight-core {
		battery-oc-level = <0x2>;
		battery-percent-level = <0x1>;
		compatible = "mediatek,flashlight_core";
		low-battery-level = <0x2>;
		phandle = <0x1ed>;
	};

	fm@18000000 {
		compatible = "mediatek,fm";
		conn-id = <0x205>;
		family-id = <0x6983>;
		host-id = <0x6897>;
		interrupts = <0x0 0x353 0x4 0x0>;
		phandle = <0x34a>;
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		cpu-limit = <0x2>;
		fbt-cpu-mask = <0xff 0x80 0xf 0x7f 0xf0 0x70>;
		gcc-enable = <0x1>;
		interconnect-names = "fpsgo-perf-bw";
		interconnects = <0x77 0x3 0x77 0x0>;
		phandle = <0x1f2>;
		required-opps = <0x78>;
		sbe-resceue-enable = <0x1>;
	};

	gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";
		lbat-limit-freq = <0x124f80 0xaae60 0x493e0>;
		lbat-max-level = <0x3>;
		oc-limit-freq = <0x124f80 0xaae60>;
		oc-max-level = <0x2>;
		phandle = <0x351>;
		soc-limit-freq = <0x7fffffff>;
		soc-max-level = <0x1>;
	};

	gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		dual-buck = <0x0>;
		gpueb-support = <0x1>;
		gpufreq-bringup = <0x0>;
		gpufreq-version = <0x2>;
		phandle = <0x114>;
	};

	hvbp {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,hvbp";
		force-ta-cv-vbat = <0x2008>;
		gauge = <0x2a>;
		idvchg-ss-init = <0x1f4>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0x1f40>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1fa4>;
		idvchg-step = <0x32>;
		idvchg-term = <0x1f4>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0x9c4 0x8fc 0x866 0x7d0>;
		ita-level-dual = <0xbb8 0x9c4 0x6d6 0x3e8>;
		phandle = <0x35a>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x1>;
		start-vbat-max = <0x222e>;
		start-vbat-min = <0x1bbc>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x0>;
		swchg-off-vbat = <0x2008>;
		ta-blanking = <0x1f4>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x0 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x28 0x32 0x3c 0x46>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x22c4>;
		vbat-threshold = <0x2008>;
		vta-cap-max = <0x2af8>;
		vta-cap-min = <0xc350>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0x1dc>;
		quality = [03 84];
	};

	hypervisor {
		compatible = "mediatek,geniezone-hyp";
		phandle = <0x376>;
		status = "disabled";
	};

	i2c@11280000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x2e 0x0 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc0 0x4 0x0>;
		phandle = <0x1b5>;
		reg = <0x0 0x11280000 0x0 0x1000 0x0 0x11300600 0x0 0x80>;
		scl-gpio-id = <0x95>;
		sda-gpio-id = <0x96>;

		gate-ic@11 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,gate-ic-i2c";
			gate-power-gpios = <0x20 0x40 0x0>;
			id = <0x6>;
			phandle = <0x1b7>;
			reg = <0x11>;
			status = "okay";
		};

		ps5170@28 {
			compatible = "parade,ps5170";
			mediatek,vs-voter = <0x2f 0x189a 0x20 0x1>;
			phandle = <0x1b6>;
			reg = <0x28>;
			status = "okay";
		};
	};

	i2c@11b70000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1e 0x0 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xbc 0x4 0x0>;
		phandle = <0x1a7>;
		reg = <0x0 0x11b70000 0x0 0x1000 0x0 0x11300300 0x0 0x100>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
	};

	i2c@11b71000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1e 0x1 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xbe 0x4 0x0>;
		phandle = <0x1a9>;
		reg = <0x0 0x11b71000 0x0 0x1000 0x0 0x11300480 0x0 0x100>;
		scl-gpio-id = <0x91>;
		sda-gpio-id = <0x92>;
	};

	i2c@11b72000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1e 0x2 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc4 0x4 0x0>;
		phandle = <0x1bb>;
		reg = <0x0 0x11b72000 0x0 0x1000 0x0 0x11300980 0x0 0x80>;
		scl-gpio-id = <0x9d>;
		sda-gpio-id = <0x9e>;
	};

	i2c@11b73000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1e 0x3 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc5 0x4 0x0>;
		phandle = <0x1bc>;
		reg = <0x0 0x11b73000 0x0 0x1000 0x0 0x11300a00 0x0 0x80>;
		scl-gpio-id = <0x9f>;
		sda-gpio-id = <0xa0>;
	};

	i2c@11cc0000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x30 0x0 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc2 0x4 0x0>;
		phandle = <0x1b9>;
		reg = <0x0 0x11cc0000 0x0 0x1000 0x0 0x11300780 0x0 0x100>;
		scl-gpio-id = <0x99>;
		sda-gpio-id = <0x9a>;
	};

	i2c@11cc1000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x30 0x1 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc3 0x4 0x0>;
		phandle = <0x1ba>;
		reg = <0x0 0x11cc1000 0x0 0x1000 0x0 0x11300880 0x0 0x100>;
		scl-gpio-id = <0x9b>;
		sda-gpio-id = <0x9c>;
	};

	i2c@11cc2000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x30 0x2 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc6 0x4 0x0>;
		phandle = <0x1bd>;
		reg = <0x0 0x11cc2000 0x0 0x1000 0x0 0x11300a80 0x0 0x80>;
		scl-gpio-id = <0xa1>;
		sda-gpio-id = <0xa2>;
	};

	i2c@11cc3000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x30 0x3 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc7 0x4 0x0>;
		phandle = <0x1be>;
		reg = <0x0 0x11cc3000 0x0 0x1000 0x0 0x11300b00 0x0 0x80>;
		scl-gpio-id = <0xa3>;
		sda-gpio-id = <0xa4>;
	};

	i2c@11d00000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1a 0x0 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xba 0x4 0x0>;
		phandle = <0x1a5>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x11300200 0x0 0x80>;
		scl-gpio-id = <0x89>;
		sda-gpio-id = <0x8a>;

		et7480@42 {
			compatible = "mediatek,et7480-audioswitch";
			phandle = <0xeb>;
			pinctrl-0 = <0x1c>;
			pinctrl-1 = <0x1d>;
			pinctrl-names = "uart_enable", "uart_disable";
			reg = <0x42>;
			status = "ok";
		};
	};

	i2c@11d01000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1a 0x1 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xbb 0x4 0x0>;
		phandle = <0x1a6>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x11300280 0x0 0x80>;
		scl-gpio-id = <0x8b>;
		sda-gpio-id = <0x8c>;
	};

	i2c@11d02000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1a 0x2 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xc1 0x4 0x0>;
		phandle = <0x1b8>;
		reg = <0x0 0x11d02000 0x0 0x1000 0x0 0x11300680 0x0 0x100>;
		scl-gpio-id = <0x97>;
		sda-gpio-id = <0x98>;
	};

	i2c@11f00000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x1f 0x0 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xbd 0x4 0x0>;
		phandle = <0x1a8>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x11300400 0x0 0x80>;
		scl-gpio-id = <0x8f>;
		sda-gpio-id = <0x90>;
	};

	i2c@11f01000 {
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x1f 0x1 0x1b 0x14>;
		compatible = "mediatek,mt6897-i2c";
		interrupts = <0x0 0xbf 0x4 0x0>;
		phandle = <0x1aa>;
		reg = <0x0 0x11f01000 0x0 0x1000 0x0 0x11300580 0x0 0x80>;
		scl-gpio-id = <0x93>;
		sda-gpio-id = <0x94>;

		mt6375@34 {
			#interrupt-cells = <0x1>;
			compatible = "mediatek,mt6375";
			interrupt-controller;
			interrupt-parent = <0x20>;
			interrupts = <0x7 0x8>;
			phandle = <0x29>;
			reg = <0x34>;
			status = "okay";
			wakeup-source;

			adc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6375-adc";
				interrupt-names = "adc_donei";
				interrupts = <0x2c>;
				phandle = <0x21>;
			};

			auxadc {
				#interrupt-cells = <0x1>;
				#io-channel-cells = <0x1>;
				charger = <0x26>;
				compatible = "mediatek,pmic-auxadc", "mediatek,mt6375-auxadc";
				interrupt-controller;
				interrupts = <0x68>;
				io-channel-names = "chg_vbat", "auxadc_vbat";
				io-channels = <0x21 0x4 0x27 0x5>;
				isink-load-supply = <0x28>;
				phandle = <0x27>;

				imix-r {
					val = <0x5a>;
				};
			};

			chg {
				aicr = <0x1f4>;
				bc12-sel = <0x0>;
				boot-mode = <0x22>;
				chg-name = "primary_chg";
				chg-tmr = <0xa>;
				chg-tmr-en;
				compatible = "mediatek,mt6375-chg";
				cv = <0x1068>;
				dcdt-sel = <0x258>;
				ichg = <0x7d0>;
				ieoc = <0x96>;
				interrupt-names = "fl_pwr_rdy", "fl_detach", "fl_vbus_ov", "fl_chg_tout", "fl_wdt", "fl_bc12_dn", "fl_aicc_done", "fl_pe_done", "fl_batpro_done", "adc_vbat_mon_ov";
				interrupts = <0x0 0x1 0x8 0xb 0x17 0x1f 0x12 0x13 0x1b 0x2b>;
				io-channels = <0x21 0x1 0x21 0x3 0x21 0x4 0x21 0x5 0x21 0x6 0x21 0x8 0x21 0xa 0x21 0x2 0x21 0x7>;
				ircmp-r = <0x0>;
				ircmp-v = <0x0>;
				mivr = <0x1130>;
				nr-port = <0x1>;
				otg-lbp = <0xaf0>;
				phandle = <0x26>;
				phy-names = "usb2-phy";
				phys = <0x23 0x3>;
				pmic-uvlo = <0x25>;
				spec-ta-en;
				te-en;
				usb = <0x24>;
				vbus-ov = <0x38a4>;
				vrec = <0x64>;
				wdt = <0x9c40>;

				otg {
					phandle = <0x175>;
					regulator-compatible = "mt6375,otg-vbus";
					regulator-max-microamp = <0x249f00>;
					regulator-max-microvolt = <0x53ec60>;
					regulator-min-microamp = <0x7a120>;
					regulator-min-microvolt = <0x4a0150>;
					regulator-name = "usb-otg-vbus";
				};
			};

			dbg {
				compatible = "mediatek,mt6375-dbg";
			};

			lbat_service {
				compatible = "mediatek,mt6375-lbat-service";
				interrupt-names = "bat_h", "bat_l";
				interrupts-extended = <0x27 0x0 0x27 0x1>;
				io-channel-names = "chg_vbat";
				io-channels = <0x21 0x4>;
				resistance-ratio = <0x4 0x1>;
			};

			mtk-battery-oc-throttling {
				compatible = "mediatek,mt6375-battery_oc_throttling";
				interrupt-names = "fg_cur_h", "fg_cur_l";
				interrupts-extended = <0x2a 0x2 0x2a 0x3>;
				oc-thd = <0x1770 0x1b58 0x1f40>;
				phandle = <0x1ac>;
			};

			mtk-gauge {
				#interrupt-cells = <0x1>;
				active-table = <0x6>;
				battery0-profile-t0 = <0x0 0xa8d4 0x3fc 0x622 0x131 0xa832 0x3fc 0x6c2 0x263 0xa7b8 0x410 0x677 0x394 0xa73e 0x412 0x62e 0x4c5 0xa6ce 0x43a 0x5e8 0x5f6 0xa65d 0x44a 0x59b 0x728 0xa5e3 0x43a 0x576 0x859 0xa56b 0x44c 0x53f 0x98a 0xa4f9 0x44c 0x516 0xabb 0xa481 0x44f 0x4f8 0xbed 0xa411 0x460 0x4dc 0xd1e 0xa3a3 0x460 0x4bb 0xe4f 0xa33d 0x45c 0x497 0xf80 0xa2d3 0x44c 0x478 0x10b2 0xa25d 0x456 0x466 0x11e3 0xa1f7 0x474 0x454 0x1314 0xa18f 0x47a 0x442 0x1445 0xa126 0x482 0x439 0x1577 0xa0b9 0x474 0x431 0x16a8 0xa050 0x47b 0x42e 0x17d9 0x9fe4 0x480 0x429 0x190a 0x9f82 0x47c 0x420 0x1a3c 0x9f2b 0x499 0x412 0x1b6d 0x9ee6 0x4d3 0x3f8 0x1c9e 0x9e9d 0x4ee 0x3de 0x1dcf 0x9e29 0x4c5 0x3e7 0x1f01 0x9da0 0x4b0 0x3f0 0x2032 0x9d16 0x4b0 0x3f9 0x2163 0x9ca7 0x4cf 0x3fc 0x2294 0x9c4b 0x4d6 0x3fc 0x23c6 0x9c06 0x4e6 0x3f3 0x24f7 0x9bc8 0x50b 0x3e5 0x2628 0x9b8c 0x520 0x3d9 0x2759 0x9b53 0x51c 0x3ca 0x288b 0x9b03 0x507 0x3ca 0x29bc 0x9abb 0x526 0x3c1 0x2aed 0x9a6a 0x53c 0x3c0 0x2c1e 0x9a1c 0x54a 0x3c7 0x2d50 0x99b9 0x542 0x3d0 0x2e81 0x993b 0x511 0x3e9 0x2fb2 0x98af 0x4e2 0x409 0x30e3 0x9837 0x49c 0x424 0x3215 0x97d7 0x497 0x438 0x3346 0x9783 0x48c 0x43b 0x3477 0x9732 0x458 0x44c 0x35a8 0x96f1 0x44c 0x44c 0x36da 0x96bc 0x44c 0x44c 0x380b 0x9688 0x43a 0x44c 0x393c 0x964c 0x426 0x44c 0x3a6d 0x9621 0x424 0x446 0x3b9f 0x95ef 0x437 0x442 0x3cd0 0x95bc 0x425 0x442 0x3e01 0x9593 0x437 0x442 0x3f32 0x956a 0x424 0x442 0x4064 0x9542 0x424 0x442 0x4195 0x9519 0x411 0x441 0x42c6 0x94fb 0x43a 0x438 0x43f7 0x94dc 0x45e 0x438 0x4529 0x94bc 0x44c 0x438 0x465a 0x948b 0x44c 0x438 0x478b 0x946e 0x44e 0x438 0x48bc 0x9459 0x462 0x432 0x49ee 0x9445 0x477 0x428 0x4b1f 0x942f 0x48b 0x424 0x4c50 0x9412 0x49c 0x424 0x4d81 0x93fc 0x498 0x424 0x4eb3 0x93e0 0x491 0x424 0x4fe4 0x93c9 0x4b0 0x424 0x5115 0x93a8 0x4a1 0x427 0x5246 0x937f 0x474 0x431 0x5378 0x9356 0x46e 0x438 0x54a9 0x9334 0x466 0x438 0x55da 0x9319 0x46e 0x439 0x570b 0x92ed 0x460 0x442 0x583d 0x92be 0x452 0x443 0x596e 0x9299 0x438 0x44c 0x5a9f 0x9276 0x430 0x44c 0x5bd0 0x9251 0x42d 0x442 0x5d02 0x9237 0x442 0x438 0x5e33 0x9214 0x44c 0x42f 0x5f64 0x91e1 0x456 0x42e 0x6095 0x91a4 0x441 0x42e 0x61c7 0x9167 0x42e 0x425 0x62f8 0x9134 0x443 0x424 0x6429 0x90fc 0x457 0x41c 0x655a 0x90ad 0x449 0x423 0x668c 0x9064 0x444 0x424 0x67bd 0x9046 0x44c 0x41c 0x68ee 0x903c 0x459 0x40a 0x6a1f 0x9031 0x47a 0x3f6 0x6b51 0x9027 0x488 0x3ea 0x6c82 0x900f 0x4b2 0x3e8 0x6db3 0x8fdb 0x4e1 0x3bb 0x6ee4 0x8f14 0x4de 0x326 0x7016 0x8d80 0x4d8 0x320 0x7147 0x8b6a 0x515 0x320 0x7278 0x888f 0x576 0x320 0x73a9 0x8448 0x66b 0x320 0x74db 0x7bb8 0x229f 0x320 0x760c 0x6d7e 0x14b4 0x320>;
				battery0-profile-t0-col = <0x4>;
				battery0-profile-t0-num = <0x64>;
				battery0-profile-t1 = <0x0 0xa8d4 0x4fb 0x622 0x131 0xa832 0x4fb 0x6c2 0x263 0xa7b8 0x514 0x677 0x394 0xa73e 0x517 0x62e 0x4c5 0xa6ce 0x548 0x5e8 0x5f6 0xa65d 0x55d 0x59b 0x728 0xa5e3 0x549 0x576 0x859 0xa56b 0x55f 0x53f 0x98a 0xa4f9 0x55f 0x516 0xabb 0xa481 0x563 0x4f8 0xbed 0xa411 0x578 0x4dc 0xd1e 0xa3a3 0x578 0x4bb 0xe4f 0xa33d 0x573 0x497 0xf80 0xa2d3 0x55f 0x478 0x10b2 0xa25d 0x56b 0x466 0x11e3 0xa1f7 0x591 0x454 0x1314 0xa18f 0x599 0x442 0x1445 0xa126 0x5a2 0x439 0x1577 0xa0b9 0x591 0x431 0x16a8 0xa050 0x59a 0x42e 0x17d9 0x9fe4 0x5a0 0x429 0x190a 0x9f82 0x59b 0x420 0x1a3c 0x9f2b 0x5bf 0x412 0x1b6d 0x9ee6 0x608 0x3f8 0x1c9e 0x9e9d 0x629 0x3de 0x1dcf 0x9e29 0x5f6 0x3e7 0x1f01 0x9da0 0x5dc 0x3f0 0x2032 0x9d16 0x5dc 0x3f9 0x2163 0x9ca7 0x603 0x3fc 0x2294 0x9c4b 0x60c 0x3fc 0x23c6 0x9c06 0x61f 0x3f3 0x24f7 0x9bc8 0x64e 0x3e5 0x2628 0x9b8c 0x668 0x3d9 0x2759 0x9b53 0x663 0x3ca 0x288b 0x9b03 0x649 0x3ca 0x29bc 0x9abb 0x670 0x3c1 0x2aed 0x9a6a 0x68b 0x3c0 0x2c1e 0x9a1c 0x69c 0x3c7 0x2d50 0x99b9 0x693 0x3d0 0x2e81 0x993b 0x655 0x3e9 0x2fb2 0x98af 0x61b 0x409 0x30e3 0x9837 0x5c3 0x424 0x3215 0x97d7 0x5bd 0x438 0x3346 0x9783 0x5af 0x43b 0x3477 0x9732 0x56e 0x44c 0x35a8 0x96f1 0x55f 0x44c 0x36da 0x96bc 0x55f 0x44c 0x380b 0x9688 0x549 0x44c 0x393c 0x964c 0x52f 0x44c 0x3a6d 0x9621 0x52d 0x446 0x3b9f 0x95ef 0x545 0x442 0x3cd0 0x95bc 0x52e 0x442 0x3e01 0x9593 0x545 0x442 0x3f32 0x956a 0x52d 0x442 0x4064 0x9542 0x52d 0x442 0x4195 0x9519 0x515 0x441 0x42c6 0x94fb 0x548 0x438 0x43f7 0x94dc 0x576 0x438 0x4529 0x94bc 0x55f 0x438 0x465a 0x948b 0x55f 0x438 0x478b 0x946e 0x562 0x438 0x48bc 0x9459 0x57b 0x432 0x49ee 0x9445 0x595 0x428 0x4b1f 0x942f 0x5ae 0x424 0x4c50 0x9412 0x5c3 0x424 0x4d81 0x93fc 0x5be 0x424 0x4eb3 0x93e0 0x5b5 0x424 0x4fe4 0x93c9 0x5dc 0x424 0x5115 0x93a8 0x5c9 0x427 0x5246 0x937f 0x591 0x431 0x5378 0x9356 0x58a 0x438 0x54a9 0x9334 0x580 0x438 0x55da 0x9319 0x589 0x439 0x570b 0x92ed 0x578 0x442 0x583d 0x92be 0x566 0x443 0x596e 0x9299 0x546 0x44c 0x5a9f 0x9276 0x53c 0x44c 0x5bd0 0x9251 0x538 0x442 0x5d02 0x9237 0x552 0x438 0x5e33 0x9214 0x55f 0x42f 0x5f64 0x91e1 0x56c 0x42e 0x6095 0x91a4 0x551 0x42e 0x61c7 0x9167 0x53a 0x425 0x62f8 0x9134 0x554 0x424 0x6429 0x90fc 0x56d 0x41c 0x655a 0x90ad 0x55b 0x423 0x668c 0x9064 0x555 0x424 0x67bd 0x9046 0x55f 0x41c 0x68ee 0x903c 0x56f 0x40a 0x6a1f 0x9031 0x599 0x3f6 0x6b51 0x9027 0x5aa 0x3ea 0x6c82 0x900f 0x5de 0x3e8 0x6db3 0x8fdb 0x619 0x3bb 0x6ee4 0x8f14 0x615 0x326 0x7016 0x8d80 0x60e 0x320 0x7147 0x8b6a 0x65a 0x320 0x7278 0x888f 0x6d4 0x320 0x73a9 0x8448 0x806 0x320 0x74db 0x7bb8 0x2b47 0x320 0x760c 0x6d7e 0x19e1 0x320>;
				battery0-profile-t1-col = <0x4>;
				battery0-profile-t1-num = <0x64>;
				battery0-profile-t2 = <0x0 0xa816 0x622 0x622 0x131 0xa774 0x6c2 0x6c2 0x263 0xa6fa 0x677 0x677 0x394 0xa67f 0x62e 0x62e 0x4c5 0xa5fc 0x5e8 0x5e8 0x5f6 0xa583 0x59b 0x59b 0x728 0xa51c 0x576 0x576 0x859 0xa4ab 0x53f 0x53f 0x98a 0xa434 0x516 0x516 0xabb 0xa3cd 0x4f8 0x4f8 0xbed 0xa35e 0x4dc 0x4dc 0xd1e 0xa2f7 0x4bb 0x4bb 0xe4f 0xa287 0x497 0x497 0xf80 0xa219 0x478 0x478 0x10b2 0xa1b1 0x466 0x466 0x11e3 0xa143 0x454 0x454 0x1314 0xa0d4 0x442 0x442 0x1445 0xa064 0x439 0x439 0x1577 0xa009 0x431 0x431 0x16a8 0x9fb4 0x42e 0x42e 0x17d9 0x9f71 0x429 0x429 0x190a 0x9f30 0x420 0x420 0x1a3c 0x9ed4 0x412 0x412 0x1b6d 0x9e48 0x3f8 0x3f8 0x1c9e 0x9d9c 0x3de 0x3de 0x1dcf 0x9cf8 0x3e7 0x3e7 0x1f01 0x9c73 0x3f0 0x3f0 0x2032 0x9c03 0x3f9 0x3f9 0x2163 0x9ba8 0x3fc 0x3fc 0x2294 0x9b62 0x3fc 0x3fc 0x23c6 0x9b14 0x3f3 0x3f3 0x24f7 0x9ac9 0x3e5 0x3e5 0x2628 0x9a6f 0x3d9 0x3d9 0x2759 0x99ff 0x3ca 0x3ca 0x288b 0x9989 0x3ca 0x3ca 0x29bc 0x991b 0x3c1 0x3c1 0x2aed 0x98bc 0x3c0 0x3c0 0x2c1e 0x9868 0x3c7 0x3c7 0x2d50 0x981d 0x3d0 0x3d0 0x2e81 0x97cf 0x3e9 0x3e9 0x2fb2 0x9785 0x409 0x409 0x30e3 0x974c 0x424 0x424 0x3215 0x971a 0x438 0x438 0x3346 0x96d7 0x43b 0x43b 0x3477 0x96a0 0x44c 0x44c 0x35a8 0x9675 0x44c 0x44c 0x36da 0x963c 0x44c 0x44c 0x380b 0x9606 0x44c 0x44c 0x393c 0x95dc 0x44c 0x44c 0x3a6d 0x95b3 0x446 0x446 0x3b9f 0x9581 0x442 0x442 0x3cd0 0x9558 0x442 0x442 0x3e01 0x9539 0x442 0x442 0x3f32 0x951a 0x442 0x442 0x4064 0x94e8 0x442 0x442 0x4195 0x94bf 0x441 0x441 0x42c6 0x94aa 0x438 0x438 0x43f7 0x9483 0x438 0x438 0x4529 0x946e 0x438 0x438 0x465a 0x944e 0x438 0x438 0x478b 0x9428 0x438 0x438 0x48bc 0x9413 0x432 0x432 0x49ee 0x93fd 0x428 0x428 0x4b1f 0x93dd 0x424 0x424 0x4c50 0x93b5 0x424 0x424 0x4d81 0x938e 0x424 0x424 0x4eb3 0x936d 0x424 0x424 0x4fe4 0x9347 0x424 0x424 0x5115 0x9326 0x427 0x427 0x5246 0x92fd 0x431 0x431 0x5378 0x92d4 0x438 0x438 0x54a9 0x92ac 0x438 0x438 0x55da 0x9283 0x439 0x439 0x570b 0x9250 0x442 0x442 0x583d 0x9210 0x443 0x443 0x596e 0x91e1 0x44c 0x44c 0x5a9f 0x91b0 0x44c 0x44c 0x5bd0 0x916a 0x442 0x442 0x5d02 0x911b 0x438 0x438 0x5e33 0x90de 0x42f 0x42f 0x5f64 0x90ba 0x42e 0x42e 0x6095 0x90a0 0x42e 0x42e 0x61c7 0x9082 0x425 0x425 0x62f8 0x9074 0x424 0x424 0x6429 0x9063 0x41c 0x41c 0x655a 0x9039 0x423 0x423 0x668c 0x8f9f 0x424 0x424 0x67bd 0x8e48 0x41c 0x41c 0x68ee 0x8c3a 0x40a 0x40a 0x6a1f 0x897c 0x3f6 0x3f6 0x6b51 0x8573 0x3ea 0x3ea 0x6c82 0x7c66 0x3e8 0x3e8 0x6db3 0x6e32 0x3bb 0x3bb 0x6ee4 0x6e32 0x326 0x326 0x7016 0x6e32 0x320 0x320 0x7147 0x6e32 0x320 0x320 0x7278 0x6e32 0x320 0x320 0x73a9 0x6e32 0x320 0x320 0x74db 0x6e32 0x320 0x320 0x760c 0x6e32 0x320 0x320>;
				battery0-profile-t2-col = <0x4>;
				battery0-profile-t2-num = <0x64>;
				battery0-profile-t3 = <0x0 0xa6d6 0xed8 0x1086 0x131 0xa60b 0xeda 0x1173 0x263 0xa574 0xf40 0x10fd 0x394 0xa4fa 0xfa1 0x107a 0x4c5 0xa480 0xfbd 0xf71 0x5f6 0xa407 0xfed 0xf0b 0x728 0xa39f 0x1007 0xeae 0x859 0xa329 0x1036 0xd83 0x98a 0xa2cb 0x10fa 0xd45 0xabb 0xa25b 0x118b 0xc6d 0xbed 0xa1eb 0x11f5 0xc4c 0xd1e 0xa17d 0x124e 0xb68 0xe4f 0xa117 0x11fc 0xb59 0xf80 0xa0af 0x1185 0xa8e 0x10b2 0xa044 0x110a 0xa92 0x11e3 0x9fed 0x116d 0x9e7 0x1314 0x9faa 0x1250 0x99b 0x1445 0x9f6e 0x1302 0x975 0x1577 0x9f0e 0x135f 0x8ce 0x16a8 0x9e89 0x1301 0x896 0x17d9 0x9de9 0x1213 0x896 0x190a 0x9d34 0x11ee 0x869 0x1a3c 0x9c90 0x1288 0x81c 0x1b6d 0x9c16 0x132c 0x809 0x1c9e 0x9ba0 0x1312 0x824 0x1dcf 0x9b43 0x123e 0x82f 0x1f01 0x9af7 0x1202 0x809 0x2032 0x9aa6 0x128f 0x7cf 0x2163 0x9a4f 0x12f4 0x7b6 0x2294 0x99e8 0x12fb 0x7c4 0x23c6 0x9984 0x1223 0x7da 0x24f7 0x9928 0x1177 0x7d7 0x2628 0x98c7 0x118f 0x7c4 0x2759 0x986d 0x11db 0x7b3 0x288b 0x981c 0x1217 0x7c5 0x29bc 0x97d7 0x126b 0x7e2 0x2aed 0x979a 0x126d 0x807 0x2c1e 0x975d 0x128f 0x814 0x2d50 0x9719 0x1273 0x80e 0x2e81 0x96d9 0x1161 0x7f7 0x2fb2 0x96a3 0x115a 0x7f4 0x30e3 0x9678 0x1224 0x804 0x3215 0x9648 0x12f6 0x81c 0x3346 0x960d 0x1287 0x82f 0x3477 0x95e8 0x117f 0x82b 0x35a8 0x95c1 0x11b0 0x813 0x36da 0x9598 0x1244 0x802 0x380b 0x956f 0x12e1 0x80d 0x393c 0x9534 0x131f 0x827 0x3a6d 0x951c 0x1352 0x83a 0x3b9f 0x94eb 0x1282 0x840 0x3cd0 0x94d5 0x11e5 0x81d 0x3e01 0x94b7 0x12a2 0x7f8 0x3f32 0x948e 0x1355 0x7ff 0x4064 0x9470 0x13eb 0x81a 0x4195 0x9447 0x137e 0x82e 0x42c6 0x9432 0x1248 0x83c 0x43f7 0x940b 0x12b9 0x82b 0x4529 0x9400 0x13c4 0x805 0x465a 0x93eb 0x1437 0x7f3 0x478b 0x93cb 0x1405 0x80b 0x48bc 0x93a5 0x129f 0x826 0x49ee 0x938f 0x1335 0x837 0x4b1f 0x9373 0x1426 0x833 0x4c50 0x935c 0x1459 0x811 0x4d81 0x933c 0x147d 0x7fc 0x4eb3 0x9311 0x145e 0x810 0x4fe4 0x92e5 0x1449 0x82f 0x5115 0x92c9 0x145b 0x849 0x5246 0x9296 0x13d7 0x84c 0x5378 0x925e 0x138b 0x834 0x54a9 0x9220 0x13ab 0x81c 0x55da 0x91f4 0x14bb 0x826 0x570b 0x91b3 0x1563 0x84c 0x583d 0x915f 0x1511 0x877 0x596e 0x9117 0x145c 0x884 0x5a9f 0x90e4 0x1432 0x86d 0x5bd0 0x90cf 0x145b 0x83c 0x5d02 0x90b6 0x14a3 0x839 0x5e33 0x90a1 0x1553 0x84b 0x5f64 0x9092 0x1638 0x856 0x6095 0x9069 0x172a 0x861 0x61c7 0x9006 0x181b 0x860 0x62f8 0x8ee7 0x1883 0x86a 0x6429 0x8d02 0x1920 0x8bf 0x655a 0x8a7c 0x1a9f 0x975 0x668c 0x86dc 0x1cd3 0xab0 0x67bd 0x801b 0x2796 0xcaa 0x68ee 0x7940 0x33db 0xe57 0x6a1f 0x7940 0x33db 0xe9d 0x6b51 0x7940 0x33db 0xe82 0x6c82 0x7940 0x33db 0xe7e 0x6db3 0x7940 0x33db 0xe7e 0x6ee4 0x7940 0x33db 0xe7e 0x7016 0x7940 0x33db 0xe7e 0x7147 0x7940 0x33db 0xe7e 0x7278 0x7940 0x33db 0xe7e 0x73a9 0x7940 0x33db 0xe7e 0x74db 0x7940 0x33db 0xe7e 0x760c 0x7940 0x33db 0xe7e>;
				battery0-profile-t3-col = <0x4>;
				battery0-profile-t3-num = <0x64>;
				battery0-profile-t4 = <0x0 0xa4a6 0x1a87 0x1a87 0x131 0xa3b1 0x1ad1 0x1ad1 0x263 0xa2a9 0x1c05 0x1c05 0x394 0xa198 0x1b54 0x1b54 0x4c5 0xa0be 0x1c02 0x1c02 0x5f6 0xa032 0x1c85 0x1c85 0x728 0x9fc5 0x1b7b 0x1b7b 0x859 0x9f65 0x1cfe 0x1cfe 0x98a 0x9ee7 0x1cb0 0x1cb0 0xabb 0x9e4a 0x1b8a 0x1b8a 0xbed 0x9d92 0x1b07 0x1b07 0xd1e 0x9cdd 0x1aa2 0x1aa2 0xe4f 0x9c3b 0x188c 0x188c 0xf80 0x9bc3 0x1a6c 0x1a6c 0x10b2 0x9b55 0x180f 0x180f 0x11e3 0x9af4 0x198b 0x198b 0x1314 0x9aa4 0x17ad 0x17ad 0x1445 0x9a5a 0x18a2 0x18a2 0x1577 0x9a05 0x18b4 0x18b4 0x16a8 0x99a9 0x18c6 0x18c6 0x17d9 0x994a 0x17e7 0x17e7 0x190a 0x98e8 0x17f4 0x17f4 0x1a3c 0x9888 0x1771 0x1771 0x1b6d 0x982b 0x1805 0x1805 0x1c9e 0x97da 0x16e0 0x16e0 0x1dcf 0x9788 0x1761 0x1761 0x1f01 0x9741 0x1760 0x1760 0x2032 0x9709 0x15ca 0x15ca 0x2163 0x96d1 0x174e 0x174e 0x2294 0x9694 0x1715 0x1715 0x23c6 0x965c 0x1739 0x1739 0x24f7 0x9629 0x1739 0x1739 0x2628 0x95f6 0x1739 0x1739 0x2759 0x95c3 0x1739 0x1739 0x288b 0x9597 0x1739 0x1739 0x29bc 0x956e 0x1739 0x1739 0x2aed 0x9545 0x1739 0x1739 0x2c1e 0x9516 0x1739 0x1739 0x2d50 0x94f1 0x1739 0x1739 0x2e81 0x94cb 0x1739 0x1739 0x2fb2 0x94aa 0x1739 0x1739 0x30e3 0x9493 0x1739 0x1739 0x3215 0x946f 0x1739 0x1739 0x3346 0x9456 0x1739 0x1739 0x3477 0x944a 0x1739 0x1739 0x35a8 0x942f 0x1739 0x1739 0x36da 0x9422 0x1739 0x1739 0x380b 0x940e 0x1739 0x1739 0x393c 0x93f1 0x1739 0x1739 0x3a6d 0x93dc 0x1739 0x1739 0x3b9f 0x93c7 0x1739 0x1739 0x3cd0 0x93bc 0x1739 0x1739 0x3e01 0x93a8 0x1739 0x1739 0x3f32 0x9380 0x1739 0x1739 0x4064 0x9362 0x1739 0x1739 0x4195 0x9343 0x1739 0x1739 0x42c6 0x931b 0x1739 0x1739 0x43f7 0x92fb 0x1739 0x1739 0x4529 0x92c8 0x1739 0x1739 0x465a 0x9296 0x1739 0x1739 0x478b 0x926c 0x1739 0x1739 0x48bc 0x9239 0x1739 0x1739 0x49ee 0x9203 0x1739 0x1739 0x4b1f 0x91ba 0x1739 0x1739 0x4c50 0x916f 0x1739 0x1739 0x4d81 0x913a 0x1739 0x1739 0x4eb3 0x90ff 0x198c 0x1739 0x4fe4 0x90ce 0x198c 0x1739 0x5115 0x90a8 0x198c 0x1739 0x5246 0x9082 0x198c 0x1739 0x5378 0x9042 0x198c 0x1739 0x54a9 0x8fee 0x198c 0x1739 0x55da 0x8f64 0x198c 0x1739 0x570b 0x8e68 0x198c 0x1739 0x583d 0x8cca 0x198c 0x1739 0x596e 0x8a75 0x198c 0x1739 0x5a9f 0x86f8 0x198c 0x1739 0x5bd0 0x8172 0x198c 0x1739 0x5d02 0x7882 0x198c 0x1739 0x5e33 0x7882 0x198c 0x1739 0x5f64 0x7882 0x198c 0x1739 0x6095 0x7882 0x198c 0x1739 0x61c7 0x7882 0x198c 0x1739 0x62f8 0x7882 0x198c 0x1739 0x6429 0x7882 0x198c 0x1739 0x655a 0x7882 0x198c 0x1739 0x668c 0x7882 0x198c 0x1739 0x67bd 0x7882 0x198c 0x1739 0x68ee 0x7882 0x198c 0x1739 0x6a1f 0x7882 0x198c 0x1739 0x6b51 0x7882 0x198c 0x1739 0x6c82 0x7882 0x198c 0x1739 0x6db3 0x7882 0x198c 0x1739 0x6ee4 0x7882 0x198c 0x1739 0x7016 0x7882 0x198c 0x1739 0x7147 0x7882 0x198c 0x1739 0x7278 0x7882 0x198c 0x1739 0x73a9 0x7882 0x198c 0x1739 0x74db 0x7882 0x198c 0x1739 0x760c 0x7882 0x198c 0x1739>;
				battery0-profile-t4-col = <0x4>;
				battery0-profile-t4-num = <0x64>;
				battery0-profile-t5 = <0x0 0xa4a6 0x28d2 0x28d2 0x131 0xa3b1 0x28d9 0x28d9 0x263 0xa2a9 0x2a4e 0x2a4e 0x394 0xa198 0x2ae2 0x2ae2 0x4c5 0xa0be 0x2b23 0x2b23 0x5f6 0xa032 0x2c2e 0x2c2e 0x728 0x9fc5 0x2db0 0x2db0 0x859 0x9f65 0x2e5d 0x2e5d 0x98a 0x9ee7 0x2e2a 0x2e2a 0xabb 0x9e4a 0x2df7 0x2df7 0xbed 0x9d92 0x2db7 0x2db7 0xd1e 0x9cdd 0x2d5a 0x2d5a 0xe4f 0x9c3b 0x2d62 0x2d62 0xf80 0x9bc3 0x2cd0 0x2cd0 0x10b2 0x9b55 0x2c63 0x2c63 0x11e3 0x9af4 0x2c29 0x2c29 0x1314 0x9aa4 0x2c0a 0x2c0a 0x1445 0x9a5a 0x2c66 0x2c66 0x1577 0x9a05 0x2ccb 0x2ccb 0x16a8 0x99a9 0x2cec 0x2cec 0x17d9 0x994a 0x2ce2 0x2ce2 0x190a 0x98e8 0x2ce7 0x2ce7 0x1a3c 0x9888 0x2cd1 0x2cd1 0x1b6d 0x982b 0x2c7d 0x2c7d 0x1c9e 0x97da 0x2c58 0x2c58 0x1dcf 0x9788 0x2bf6 0x2bf6 0x1f01 0x9741 0x2b82 0x2b82 0x2032 0x9709 0x2b43 0x2b43 0x2163 0x96d1 0x2b37 0x2b37 0x2294 0x9694 0x2b35 0x2b35 0x23c6 0x965c 0x2b0e 0x2b0e 0x24f7 0x9629 0x2aea 0x2aea 0x2628 0x95f6 0x2b47 0x2b47 0x2759 0x95c3 0x2b7f 0x2b7f 0x288b 0x9597 0x2ba4 0x2ba4 0x29bc 0x956e 0x2bf0 0x2bf0 0x2aed 0x9545 0x2bea 0x2bea 0x2c1e 0x9516 0x2bfb 0x2bfb 0x2d50 0x94f1 0x2c3f 0x2c3f 0x2e81 0x94cb 0x2cb0 0x2cb0 0x2fb2 0x94aa 0x2d66 0x2d66 0x30e3 0x9493 0x2e57 0x2e57 0x3215 0x946f 0x2de8 0x2de8 0x3346 0x9456 0x2c7a 0x2c7a 0x3477 0x944a 0x2d15 0x2d15 0x35a8 0x942f 0x2da2 0x2da2 0x36da 0x9422 0x2e32 0x2e32 0x380b 0x940e 0x2eb9 0x2eb9 0x393c 0x93f1 0x2e9a 0x2e9a 0x3a6d 0x93dc 0x2e50 0x2e50 0x3b9f 0x93c7 0x2dbd 0x2dbd 0x3cd0 0x93bc 0x2d6c 0x2d6c 0x3e01 0x93a8 0x2e76 0x2e76 0x3f32 0x9380 0x2f2a 0x2f2a 0x4064 0x9362 0x2fc3 0x2fc3 0x4195 0x9343 0x308a 0x308a 0x42c6 0x931b 0x30c2 0x30c2 0x43f7 0x92fb 0x3153 0x3153 0x4529 0x92c8 0x3168 0x3168 0x465a 0x9296 0x3147 0x3147 0x478b 0x926c 0x3104 0x3104 0x48bc 0x9239 0x31f2 0x31f2 0x49ee 0x9203 0x33b4 0x33b4 0x4b1f 0x91ba 0x3564 0x3564 0x4c50 0x916f 0x3757 0x3757 0x4d81 0x913a 0x380e 0x380e 0x4eb3 0x90ff 0x3819 0x3819 0x4fe4 0x90ce 0x38e8 0x38e8 0x5115 0x90a8 0x3bbd 0x3bbd 0x5246 0x9082 0x3e96 0x3e96 0x5378 0x9042 0x409d 0x409d 0x54a9 0x8fee 0x416a 0x416a 0x55da 0x8f64 0x42e8 0x42e8 0x570b 0x8e68 0x45fb 0x45fb 0x583d 0x8cca 0x4743 0x4743 0x596e 0x8a75 0x481d 0x481d 0x5a9f 0x86f8 0x4c23 0x4c23 0x5bd0 0x8172 0x45ef 0x45ef 0x5d02 0x7882 0x3200 0x3200 0x5e33 0x7882 0x3200 0x3200 0x5f64 0x7882 0x3200 0x3200 0x6095 0x7882 0x3200 0x3200 0x61c7 0x7882 0x3200 0x3200 0x62f8 0x7882 0x3200 0x3200 0x6429 0x7882 0x3200 0x3200 0x655a 0x7882 0x3200 0x3200 0x668c 0x7882 0x3200 0x3200 0x67bd 0x7882 0x3200 0x3200 0x68ee 0x7882 0x3200 0x3200 0x6a1f 0x7882 0x3200 0x3200 0x6b51 0x7882 0x3200 0x3200 0x6c82 0x7882 0x3200 0x3200 0x6db3 0x7882 0x3200 0x3200 0x6ee4 0x7882 0x3200 0x3200 0x7016 0x7882 0x3200 0x3200 0x7147 0x7882 0x3200 0x3200 0x7278 0x7882 0x3200 0x3200 0x73a9 0x7882 0x3200 0x3200 0x74db 0x7882 0x3200 0x3200 0x760c 0x7882 0x3200 0x3200>;
				battery0-profile-t5-col = <0x4>;
				battery0-profile-t5-num = <0x64>;
				bootmode = <0x22>;
				car-tune-value = <0x64>;
				charger = <0x26>;
				com-fg-meter-resistance = <0x46>;
				com-r-fg-value = <0x0>;
				compatible = "mediatek,mt6375-gauge";
				curr-measure-20a = <0x0>;
				difference-fullocv-ith = <0xc8>;
				embedded-sel = <0x0>;
				enable-tmp-intr-suspend = <0x0>;
				fg-meter-resistance = <0x46>;
				g-fg-charge-pseudo100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g-fg-charge-pseudo100-col = <0xa>;
				g-fg-charge-pseudo100-row = <0x4>;
				g-fg-pseudo100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g-fg-pseudo100-col = <0xa>;
				g-fg-pseudo100-row = <0x4>;
				g-fg-pseudo100-t0 = <0x64>;
				g-fg-pseudo100-t1 = <0x64>;
				g-fg-pseudo100-t2 = <0x64>;
				g-fg-pseudo100-t3 = <0x64>;
				g-fg-pseudo100-t4 = <0x64>;
				g-pmic-min-vol = <0x7d00 0x7d00 0x7d00 0x7d00 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x7d00 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918>;
				g-pmic-min-vol-col = <0xa>;
				g-pmic-min-vol-row = <0x4>;
				g-pon-sys-iboot = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
				g-pon-sys-iboot-col = <0xa>;
				g-pon-sys-iboot-row = <0x4>;
				g-qmax-sys-vol = <0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530 0x7530>;
				g-qmax-sys-vol-col = <0xa>;
				g-qmax-sys-vol-row = <0x4>;
				interrupt-controller;
				interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L", "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV", "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H", "BAT_TMP_L";
				interrupts-extended = <0x29 0x68 0x2a 0x0 0x2a 0x1 0x27 0x2 0x27 0x3 0x27 0x9 0x2a 0x13 0x2a 0x4 0x2a 0x7 0x2a 0x8 0x2a 0x9 0x27 0x4 0x27 0x5>;
				io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt", "ptim_r", "vref";
				io-channels = <0x27 0x0 0x27 0x1 0x27 0x2 0x27 0x3 0x27 0x4>;
				keep-100-percent = <0x1>;
				multi-temp-gauge0 = <0x1>;
				nvmem-cell-names = "initialization", "state-of-charge";
				nvmem-cells = <0x2b 0x2c>;
				phandle = <0x2a>;
				pmic-min-vol = <0x7530>;
				pmic-shutdown-current = <0x14>;
				poweron-system-iboot = <0x1f4>;
				q-max-sys-voltage-bat0 = <0xbb8>;
				q-max-sys-voltage-bat1 = <0xbb8>;
				q-max-sys-voltage-bat2 = <0xbb8>;
				q-max-sys-voltage-bat3 = <0xbb8>;
				r-fg-value = <0x1>;
				rbat-pull-up-volt = <0x730>;
				shutdown-1-time = <0x3c>;
				shutdown-gauge0-voltage = <0x7530>;
				temperature-t0 = <0x32>;
				temperature-t1 = <0x19>;
				temperature-t2 = <0xa>;
				temperature-t3 = <0x0>;
				temperature-t4 = <0xfffffff9>;
				temperature-t5 = <0xfffffff6>;
				unit-multiple = <0x1>;
			};

			tcpc {
				charger = <0x26>;
				compatible = "mediatek,mt6375-tcpc";
				interrupt-names = "pd_evt";
				interrupts = <0x78>;
				io-channels = <0x21 0xe 0x21 0xf>;
				phandle = <0x1ab>;
				tcpc,en-ctd;
				tcpc,en-fod;
				tcpc,en-typec-otp;
				tcpc,name = "type_c_port0";
				tcpc,role-def = <0x5>;
				tcpc,rp-level = <0x1>;
				tcpc,vconn-supply = <0x1>;
				wd,sbu-aud-ubound = <0x640>;
				wd,sbu-calib-init = <0x4b0>;
				wd,sbu-ph-auddev = <0x64>;
				wd,sbu-ph-lbound = <0x378>;
				wd,sbu-ph-lbound1-c2c = <0xb22>;
				wd,sbu-ph-ubound1-c2c = <0xc4e>;
				wd,sbu-ph-ubound2-c2c = <0xed8>;
				wd,sbu-pl-bound = <0xc8>;
				wd,sbu-pl-lbound-c2c = <0x44c>;
				wd,sbu-pl-ubound-c2c = <0xa28>;
				wd,wd0-tdet = <0x3>;
				wd,wd0-tsleep = <0x1>;

				displayport {
					1st-connection = "dfp-d";
					2nd-connection = "dfp-d";
					signal,dp-v13;
					typec,receptacle;

					dfp-d {
						pin-assignment,mode-c;
						pin-assignment,mode-d;
						pin-assignment,mode-e;
					};

					ufp-d {
					};
				};

				dpm-caps {
					attempt-enter-dp-mode;
					dr-check = <0x0>;
					local-dr-data;
					local-dr-power;
					local-no-suspend;
					local-usb-comm;
					pr-check = <0x0>;
				};

				pd-data {
					bat,nr = <0x1>;
					pd,charging-policy = <0x31>;
					pd,id-vdo-data = <0xd54029cf 0x0 0x63750000 0x61000000 0x0 0x41000000>;
					pd,id-vdo-size = <0x6>;
					pd,mfrs = "RichtekTCPC";
					pd,pid = <0x6375>;
					pd,sink-cap-ext = <0xcf297563 0x0 0x100 0x0 0x10b010a 0xa000000>;
					pd,sink-pdo-data = <0x190c8>;
					pd,sink-pdo-size = <0x1>;
					pd,source-cap-ext = [cf 29 75 63 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 07 00];
					pd,source-pdo-data = <0x19096>;
					pd,source-pdo-size = <0x1>;
					pd,vid = <0x29cf>;

					bat-info0 {
						bat,design-cap = <0xbb8>;
						bat,mfrs = "bat1";
						bat,pid = <0x6375>;
						bat,vid = <0x29cf>;
					};
				};
			};
		};

		rt5133@18 {
			#gpio-cells = <0x2>;
			compatible = "richtek,rt5133";
			enable-gpio = <0x20 0x41 0x0>;
			gpio-controller;
			gpio-supply = <0x2d>;
			interrupts-extended = <0x20 0x4 0x2>;
			phandle = <0x34>;
			reg = <0x18>;
			status = "ok";
			wakeup-source;

			regulators {

				BASE {
					oc-shutdown-all = <0x0>;
					pgb-shutdown-all = <0x0>;
					regulator-name = "rt5133,base";
				};

				LDO1 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x2d>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo1";
					soft-start-time-sel = <0x1>;
				};

				LDO2 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1ae>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x30d400>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo2";
					soft-start-time-sel = <0x1>;
				};

				LDO3 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1af>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo3";
					soft-start-time-sel = <0x1>;
				};

				LDO4 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1b0>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo4";
					soft-start-time-sel = <0x1>;
				};

				LDO5 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1b1>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo5";
					soft-start-time-sel = <0x1>;
				};

				LDO6 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1b2>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo6";
					soft-start-time-sel = <0x1>;
				};

				LDO7 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1b3>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo7";
					soft-start-time-sel = <0x1>;
				};

				LDO8 {
					oc-ptsel = <0x1>;
					pgb-ptsel = <0x1>;
					phandle = <0x1b4>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xd0bd8>;
					regulator-name = "rt5133-ldo8";
					soft-start-time-sel = <0x1>;
				};
			};
		};

		rt6160@75 {
			compatible = "richtek,rt6160";
			phandle = <0x1ad>;
			reg = <0x75>;
			regulator-always-on;
			regulator-max-microvolt = <0x4f5880>;
			regulator-min-microvolt = <0x1ee628>;
			regulator-name = "rt6160-buckboost";

			dbg {
				compatible = "richtek,rt6160-dbg";
			};
		};
	};

	interconnect {
		#mtk-interconnect-cells = <0x1>;
		clock-names = "mm", "mdp";
		clocks = <0x69 0xa 0x69 0xa>;
		compatible = "mediatek,mt6897-mmqos";
		interconnect-names = "icc-bw", "icc-hrt-bw";
		interconnects = <0x77 0x8 0x77 0x0 0x77 0x1a 0x77 0x19>;
		mediatek,commons-supply = <0x99 0x98>;
		mediatek,larbs-supply = <0xad 0xae 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbd 0xc2 0xc3 0xbe 0xc4 0xc7 0xbf 0xca 0xaf 0xb0 0xbb 0xbc 0xcb 0xcc 0xcd 0xc0 0xce 0xcf 0xb1 0xb2 0xc8 0xc9 0xc5 0xc6 0xc1>;
		mmqos-log-level = <0x0>;
		mmqos-state = <0x1d>;
		phandle = <0xdb>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc400000 0x0 0x40000 0x0 0xc440000 0x0 0x200000>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x11 0x12 0x13 0x14>;
				phandle = <0x32>;
			};

			interrupt-partition-1 {
				affinity = <0x15 0x16 0x17 0x18>;
				phandle = <0x31>;
			};
		};
	};

	lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0x1>;
		phandle = <0x1d6>;
		sw-version = <0x1>;
		timeout-ms = <0xc8>;
		timeout-type = <0x0>;
		timeout-warning = <0x0>;

		monitors {

			monitor1 {
				base = <0x10023000>;
				bus-freq-mhz = <0x4e>;
				bus-status-num = <0x4>;
				bus-status-offset = <0x10>;
				monitor-name = "debug_ctrl_ao_INFRA_AO";
				num-ports = <0x27>;
			};

			monitor2 {
				base = <0x1002b000>;
				bus-freq-mhz = <0x4e>;
				bus-status-num = <0x8>;
				bus-status-offset = <0x24>;
				idle-masks = <0x14 0x2000000 0x20 0x80>;
				monitor-name = "debug_ctrl_ao_INFRA_AO1";
				num-ports = <0x3e>;
			};

			monitor3 {
				base = <0x10042000>;
				bus-freq-mhz = <0x2d8>;
				bus-status-num = <0x5>;
				bus-status-offset = <0x14>;
				idle-masks = <0xc 0x1ff80000>;
				monitor-name = "debug_ctrl_ao_NEMI_AO";
				num-ports = <0x14>;
			};

			monitor4 {
				base = <0x10028000>;
				bus-freq-mhz = <0x2d8>;
				bus-status-num = <0x5>;
				bus-status-offset = <0x14>;
				idle-masks = <0xc 0x1ff80000>;
				monitor-name = "debug_ctrl_ao_SEMI_AO";
				num-ports = <0x14>;
			};

			monitor5 {
				base = <0x11037000>;
				bus-freq-mhz = <0x4e>;
				bus-status-num = <0x3>;
				bus-status-offset = <0x10>;
				monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
				num-ports = <0x16>;
			};

			monitor6 {
				base = <0x1c01d000>;
				bus-freq-mhz = <0x9c>;
				bus-status-num = <0x3>;
				bus-status-offset = <0xc>;
				monitor-name = "debug_ctrl_ao_VLP_AO";
				num-ports = <0xe>;
			};

			monitor7 {
				base = <0x1e825000>;
				bus-freq-mhz = <0x2b0>;
				bus-status-num = <0x3>;
				bus-status-offset = <0x10>;
				monitor-name = "debug_ctrl_ao_MM_AO";
				num-ports = <0x19>;
			};

			monitor8 {
				base = <0x1ec51000>;
				bus-freq-mhz = <0x2d8>;
				isr-dump = <0x0>;
				monitor-name = "debug_ctrl_ao_MMUP_AO";
				num-ports = <0xd>;
			};
		};
	};

	lk-charger {
		ac-charger-current = <0x1f47d0>;
		ac-charger-input-current = <0x30d400>;
		charging-host-charger-current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable-anime;
		enable-check-vsys;
		enable-pd20-reset;
		fast-charge-voltage = <0x2dc6c0>;
		max-charger-voltage = <0x632ea0>;
		non-std-ac-charger-current = <0x7a120>;
		pd-charger-current = <0x7a120>;
		phandle = <0xe9>;
		power-path-support;
		ta-ac-charger-current = <0x2dc6c0>;
		temp-t1-threshold = <0x0>;
		temp-t3-threshold = <0x2d>;
		temp-t4-threshold = <0x32>;
		usb-charger-current = <0x7a120>;
	};

	logstore {
		enabled = <0x1>;
		phandle = <0x1a4>;
		pmic-register = <0xa0d>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <0x1>;
		lvsys-thd-volt-h = <0xc1c>;
		lvsys-thd-volt-l = <0xb54>;
		temperature-max-stage = <0x2>;
		temperature-stage-threshold = <0xb 0x0>;
		thd-volts-h = <0xdac 0xd48 0xce4 0xe74 0xe10 0xd7a 0xf3c 0xed8 0xd7a>;
		thd-volts-h-2s = <0xdac 0xd48 0xce4 0xe74 0xe10 0xd7a 0xf3c 0xed8 0xd7a>;
		thd-volts-l = <0xd48 0xce4 0xc80 0xe10 0xd7a 0xce4 0xed8 0xd7a 0xce4>;
		thd-volts-l-2s = <0xd48 0xce4 0xc80 0xe10 0xd7a 0xce4 0xed8 0xd7a 0xce4>;
		vbat-thd-enable = <0x1>;
	};

	masp@1040e000 {
		compatible = "mediatek,masp";
		interrupts = <0x0 0x147 0x4 0x0>;
		phandle = <0x1de>;
		reg = <0x0 0x1040e000 0x0 0x1000>;
	};

	mcupm@c070000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7", "mbox8", "mbox9", "mbox10", "mbox11", "mbox12", "mbox13", "mbox14", "mbox15";
		interrupts = <0x0 0x30 0x4 0x0 0x0 0x31 0x4 0x0 0x0 0x32 0x4 0x0 0x0 0x33 0x4 0x0 0x0 0x34 0x4 0x0 0x0 0x35 0x4 0x0 0x0 0x36 0x4 0x0 0x0 0x37 0x4 0x0 0x0 0x38 0x4 0x0 0x0 0x39 0x4 0x0 0x0 0x3a 0x4 0x0 0x0 0x3b 0x4 0x0 0x0 0x3c 0x4 0x0 0x0 0x3d 0x4 0x0 0x0 0x3e 0x4 0x0 0x0 0x3f 0x4 0x0>;
		mbox-extend = <0x10>;
		phandle = <0xed>;
		reg = <0x0 0xc070000 0x0 0x50000 0x0 0xc0bf600 0x0 0xa0 0x0 0xc072004 0x0 0x4 0x0 0xc072018 0x0 0x4 0x0 0xc072000 0x0 0x4 0x0 0xc072010 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
	};

	md-power-throttling {
		compatible = "mediatek,md-power-throttling";
		lbat-max-level = <0x3>;
		lbat-reduce-tx-lv1 = <0x0>;
		lbat-reduce-tx-lv2 = <0x0>;
		lbat-reduce-tx-lv3 = <0x0>;
		oc-max-level = <0x2>;
		oc-reduce-tx-lv1 = <0x0>;
		oc-reduce-tx-lv2 = <0x6>;
		phandle = <0x352>;
		soc-max-level = <0x1>;
		soc-reduce-tx-lv1 = <0x6>;
		status = "disabled";
	};

	mdla {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek, mdla-rv";
		core-num = <0x2>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <0x3a 0x120581>;
		version = <0x68970500>;
	};

	mdp-ssc4-smi-2x1-sub-comm@1e817000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x5>;
		phandle = <0x94>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e817000 0x0 0x1000>;
	};

	mdp-ssc5-smi-2x1-sub-comm@1e818000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x6>;
		phandle = <0x95>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e818000 0x0 0x1000>;
	};

	mdpm {
		compatible = "mediatek,mt6897-mdpm";
		phandle = <0x34f>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
		phandle = <0x1d4>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0x1d3>;
		prot-region-based-size = <0x0 0x2000000>;
		sapu-data-shm-size = <0x0 0x0>;
		svp-region-based-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-region-based-size = <0x0 0x0>;
	};

	met {

		gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING", "cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-5 = "GPUEB_PTP3_FREQ", "sign_freq,work_freq,cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "sign_volt,work_volt,cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "FLL0_in,FLL1_in,FLL4_in,FLL5_in,FLL6_in,FLL0_out,FLL1_out,FLL4_out,FLL5_out,FLL6_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			phandle = <0x360>;
		};

		mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";
			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,cpuqos_mode,dnth0,dnth1,upth0,upth1,hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,l3_hit,l3_mis,pmu_cyc_cnt";
			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-11 = "MCUPM_PMU_MGR_NON_WFX", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";
			node-3 = "MCUPM_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-4 = "MCUPM_DSU_DVFS_L3_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-5 = "MCUPM_DSU_DVFS_EMI_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-6 = "MCUPM_DSU_DVFS_NON_WFX", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-7 = "MCUPM_DSU_DVFS_OPP", "CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";
			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			phandle = <0x35e>;
		};

		met-emi {
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr-ratio-default = <0x8>;
			ddrphy-ao-misc-cg-ctrl0 = <0xacc>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			dram-freq-default = <0x1900>;
			dram-num = <0x2>;
			dram-type-default = <0x8>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xb6c>;
			dramc-ver = <0x2>;
			emi-num = <0x2>;
			met-emi-support-list = <0x12>;
			phandle = <0x35d>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-gpueb {
				size = <0x400000>;
				start = <0x0>;
			};

			met-res-ram-mcupm {
				size = <0x400000>;
				start = <0x0>;
			};

			met-res-ram-sspm {
				size = <0x400000>;
				start = <0x0>;
			};
		};

		sspm-rts-header {
			node-0 = "SSPM_PTPOD", "_id,voltage";
			node-1 = "SSPM_MET_UNIT_TEST", "test";
			node-10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			node-11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5,reset";
			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR", "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,", "down_BB,down_DSU,total_up,total_cur,total_down";
			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR", "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,", "cur_BB_a,down_L_a,down_B_a,down_BB_a,", "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,", "cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP", "map_opp_50,map_opp_70,final,", "orig,L3_vote_opp,debounce_up,debounce_down";
			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG", "up_L,up_B,up_BB,down_L,down_B,down_BB,", "up_L_flag,up_B_flag,up_BB_flag,", "down_L_flag,down_B_flag,down_BB_flag";
			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-2 = "SSPM_QOS_BOUND_STATE", "ver,apu_num,idx,state,num,event,emibw_mon_total,", "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,", "emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,", "apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,", "apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,", "apubw_mon_edma0,apubw_mon_edma1,", "apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,", "apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,", "apulat_mon_edma0,apulat_mon_edma1";
			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,dormant,off";
			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node-3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-30 = "SSPM_SWPM_CPU__DVFS", "vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,", "cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node-31 = "SSPM_SWPM_CPU__LKG_POWER", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";
			node-32 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,cpu_BB,dsu,mcusys";
			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node-34 = "SSPM_SWPM_GPU__LOADING", "top_loading,stack_loading,iterator_loading";
			node-35 = "SSPM_SWPM_GPU__DVFS", "top_freq,stack_freq,vgpu,vcore,mtcmos,top_ratio,stack_ratio";
			node-36 = "SSPM_SWPM_GPU__URATE", "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node-37 = "SSPM_SWPM_GPU__THERMAL", "thermal,top_lkg,stack_lkg";
			node-38 = "SSPM_SWPM_GPU__COUNTER", "GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,", "TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,", "ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";
			node-39 = "SSPM_SWPM_GPU__POWER", "gpu";
			node-4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node-5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,", "c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";
			node-50 = "SSPM_SWPM_CORE__DVFS", "vcore,ddr_freq,vcore_opp,ddr_opp";
			node-51 = "SSPM_SWPM_CORE__POWER", "dramc,infra_top,aphy_vcore";
			node-52 = "SSPM_SWPM_CORE__LKG_POWER", "infra_top,dramc,thermal";
			node-53 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw_0,read_bw_1,write_bw_0,write_bw_1,", "srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,", "phr_pct_0,phr_pct_1,util_0,util_1,", "trans_0,trans_1,mr4,ddr_freq,ddr_opp";
			node-54 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node-55 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,", "dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";
			node-56 = "SSPM_SWPM_ME__POWER", "disp,mdp,venc,vdec";
			node-57 = "SSPM_SWPM_ME__IDX", "vdec_fps,venc_fps,disp_fps,disp_resolution";
			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node-6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_eas_opp_cur_0,c_eas_opp_cur_1,c_eas_opp_cur_2,", "c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,d_times_down,", "c_map_dram_enable,perf_mode_enable,perf_mode_ceiling_opp,", "perf_mode_thd,mode";
			node-60 = "__SSPM_GPU_APU_SSC_CNT__", "N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,", "N_APU_1_R,N_APU_1_W,N_GPU_1_R,", "N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,", "S_GPU_0_W,S_APU_1_R,S_APU_1_W,", "S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT", "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF", "venc,mml,ainr,disp,hifi3,aod,apu";
			node-63 = "SSPM_SLBC_BW", "mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU", "hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY", "venc,mml,ainr,disp,hifi3,aod,apu,slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU", "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-68 = "SSPM_SWPM_SOC__SMAP", "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES", "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-7 = "SSPM_CM_MGR_RATIO", "stall_0,stall_1,stall_2,stall_3,stall_4,", "stall_5,stall_6,stall_7,", "active_0,active_1,active_2,active_3,active_4,", "active_5,active_6,active_7";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX", "diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,", "wact_0,wact_1,bcnt_0,bcnt_1,", "dcm_ctrl_0,dcm_ctrl_1,", "stb_0_0,stb_0_1,stb_1_0,stb_1_1,", "stb_2_0,stb_2_1,stb_3_0,stb_3_1,", "pd_0_0,pd_0_1,pd_1_0,pd_1_1,", "pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ", "mcu,mcupm,disp0,disp1,ufs,gce,infra,peri,", "md,conn,gpueb,mdp0,mdp1,mmup,dpmaif,cg_check";
			node-72 = "SSPM_SPM_RES__APSRC_REQ", "mcu,mcupm,md,scp,conn,adsp,gpueb,ufs,disp,gce,", "mmup,dpmaif,infra,cg_check,ccif";
			node-73 = "SSPM_SPM_DBG__PWR_OFF", "dsu,mcu,gpu,venc,vdec,mdp,disp,cam,img,mminfra";
			node-74 = "SSPM_SPM_DBG__PWR_ACT", "scp,adsp,venc0,venc1,audio,cam,img,mminfra,", "sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn,vdec0,vdec1";
			node-75 = "SSPM_SPM_DBG__SYS_STA", "s0_p,s0,s1,spm_state7,spm_state6,spm_state5,", "spm_state4,spm_state3,spm_state2,spm_state1,spm_state0";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX", "diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,", "wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,", "pgh_0,pgh_1,pgh_2,pgh_3,", "pgm_0,pgm_1,pgm_2,pgm_3,", "intb_0,intb_1,intb_2,intb_3,", "stb_0_0,stb_0_1,stb_1_0,stb_1_1,", "stb_2_0,stb_2_1,stb_3_0,stb_3_1,", "mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,", "mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX", "pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,", "pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM", "bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ", "mcupm,gpueb,ufs,disp,gce,mmup,infra";
			node-8 = "SSPM_CM_MGR_BW", "total_bw";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ", "md,scp,conn,adsp,sspm,mmup,dpmaif,ccif";
			node-81 = "SSPM_SPM_RES__INFRA_REQ", "md,scp,conn,adsp,sspm,mmup,dpmaif,ccif";
			node-82 = "SSPM_SPM_RES__26M_REQ", "md,scp,conn,adsp,sspm,apu,dpmaif,cg_check,ccif";
			node-83 = "SSPM_SPM_RES__VCORE_REQ", "md,scp,conn,adsp";
			node-84 = "SSPM_SPM_RES__PMIC_REQ", "md,scp,conn,adsp";
			node-9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,up4,up5,", "down0,down1,down2,down3,down4,down5";
			phandle = <0x35f>;
		};
	};

	mgm {
		compatible = "arm,physical-memory-group-manager";
		phandle = <0x10e>;
	};

	mitee {
		compatible = "xiaomi,mitee";
		phandle = <0x1da>;
	};

	mkp {
		compatible = "mediatek,mkp-drv";
		memory-region = <0x39>;
	};

	mmdvfs {
		clock-names = "disp0", "disp1", "disp2", "disp3", "mminfra", "mdp0", "mdp1", "venc", "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MAINPLL_D5_D2", "TOP_MMPLL_D4_D2", "TOP_UNIVPLL_D5_D2", "TOP_UNIVPLL_D4_D2";
		clocks = <0x69 0x4 0x69 0x5 0x69 0x6 0x69 0x7 0x69 0xa 0x69 0x8 0x69 0x9 0x69 0x31 0x69 0x82 0x69 0x7c 0x69 0xac 0x69 0x84 0x69 0xa8 0x69 0x7a 0x69 0xa9 0x69 0x89 0x69 0x85>;
		compatible = "mediatek,mmdvfs";
		dvfsrc-vcore-supply = <0x92>;
		mediatek,disp-parallel;
		mediatek,mux-disp0 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-disp1 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-disp2 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-disp3 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-mdp0 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-mdp1 = "TOP_MAINPLL_D9", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-mminfra = "TOP_MAINPLL_D5_D2", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4", "TOP_MMPLL_D4";
		mediatek,mux-venc = "TOP_UNIVPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4", "TOP_UNIVPLL_D4", "TOP_MMPLL_D4";
		mediatek,support-mux = "disp0", "disp1", "disp2", "disp3", "mminfra", "mdp0", "mdp1", "venc";
		operating-points-v2 = <0xd1>;
	};

	mmdvfs-clk {
		#clock-cells = <0x1>;
		#mmdvfs,clock-cells = <0x6>;
		clock-names = "pwr_vcore", "pwr_vmm", "rst_vfmt", "rst_cam", "rst_img";
		clocks = <0xd0 0xf 0xd0 0x10 0xd0 0x8 0xd0 0xc 0xd0 0xa>;
		compatible = "mediatek,mtk-mmdvfs-v3";
		mediatek,mmdvfs-clock-names = "disp", "mdp", "mml", "smi_common0", "smi_common1", "venc", "jpegenc", "vdec", "vfmt", "jpegdec", "img", "ipe", "cam", "ccu", "aov", "vcore", "vmm";
		mediatek,mmdvfs-clocks = <0xd0 0x0 0x0 0x1 0x0 0x1 0xd1 0xd0 0x1 0x0 0x2 0x0 0x1 0xd2 0xd0 0x2 0x0 0x3 0x0 0x1 0xd2 0xd0 0x3 0x0 0x4 0x0 0x1 0x93 0xd0 0x4 0x0 0x4 0x0 0x1 0x93 0xd0 0x5 0x0 0x5 0x0 0x1 0xd3 0xd0 0x6 0x0 0x6 0x0 0x1 0xd3 0xd0 0x7 0x0 0x7 0x0 0x1 0xd4 0xd0 0x8 0x0 0x8 0x0 0x1 0xd4 0xd0 0x9 0x0 0x6 0x0 0x1 0xd3 0xd0 0xa 0x1 0x9 0x0 0x2 0xd5 0xd0 0xb 0x1 0x9 0x0 0x2 0xd5 0xd0 0xc 0x1 0xa 0x0 0x1 0xd6 0xd0 0xd 0x1 0xa 0x0 0x0 0xd6 0xd0 0xe 0x1 0xb 0x0 0x0 0xd6 0xd0 0xf 0x0 0xc 0x0 0x0 0xd7 0xd0 0x10 0x1 0xd 0x0 0x1 0xd7>;
		mmdvfs-free-run;
		phandle = <0xd0>;
	};

	mmdvfs-debug {
		clock-names = "vcore", "vmm";
		clocks = <0xd0 0xf 0xd0 0x10>;
		compatible = "mediatek,mmdvfs-debug";
		debug-version = <0x2>;
		dvfsrc-vcore-supply = <0x92>;
		fmeter-id = <0x5060708 0x90a0b34 0x35404155>;
		fmeter-type = <0x2020202 0x2020202 0x2020202>;
		force-step0 = <0x0>;
		mediatek,mmdvfs-clk = <0xd0>;
		phandle = <0x257>;
		release-step0 = <0x1>;
		use-v3-pwr = <0x2>;
	};

	mmdvfs-v3-start {
		compatible = "mediatek,mmdvfs-v3-start";
	};

	mminfra-debug@1e827000 {
		bkrs-reg = <0x1e800250>;
		clock-names = "clk0", "clk1", "clk2", "clk3";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mminfra-debug";
		init-clk-on;
		interrupts = <0x0 0x1c9 0x4 0x0>;
		mminfra-bkrs = <0x0>;
		mminfra-gals-sel = <0xf 0x10 0x11 0x12 0x13 0x14>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e827000 0x0 0x90>;
	};

	mmqos-wrapper {
		compatible = "mediatek,mt6897-mmqos-wrapper";
	};

	mmsram-smi-2x1-sub-comm3@1e80d000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x7>;
		phandle = <0x96>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80d000 0x0 0x1000>;
	};

	mmsram-smi-2x1-sub-comm4@1e80e000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x8>;
		phandle = <0x97>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80e000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x97 0x1 0x0>;
		phandle = <0x1d8>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	mt6363-temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6363-pmic-temp";
		io-channel-names = "pmic6363_ts1", "pmic6363_ts2", "pmic6363_ts3", "pmic6363_ts4";
		io-channels = <0x81 0x5 0x81 0x6 0x81 0x7 0x81 0x8>;
		nvmem-cell-names = "mt6363_e_data";
		nvmem-cells = <0x82>;
		phandle = <0x8b>;
	};

	mt6368-temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6368-pmic-temp";
		io-channel-names = "pmic6368_ts1", "pmic6368_ts2", "pmic6368_ts3", "pmic6368_ts4";
		io-channels = <0x83 0x5 0x83 0x6 0x83 0x7 0x83 0x8>;
		nvmem-cell-names = "mt6368_e_data";
		nvmem-cells = <0x84>;
		phandle = <0x8c>;
	};

	mt6897-afe-pcm@11050000 {
		apmixedsys = <0x6a>;
		clock-names = "aud_hopping_clk", "aud_f26m_clk", "aud_dl0_dac_clk", "aud_dl0_dac_hires_clk", "aud_dl0_dac_predis_clk", "aud_dl1_dac_clk", "aud_dl1_dac_hires_clk", "aud_dl1_dac_predis_clk", "aud_ul0_adc_clk", "aud_ul0_adc_hires_clk", "aud_ul1_adc_clk", "aud_ul1_adc_hires_clk", "aud_apll1_clk", "aud_apll2_clk", "aud_apll_tuner1_clk", "aud_apll_tuner2_clk", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_mux_audio_h", "top_apll1_d2", "top_apll2_d2", "top_i2sin0_m_sel", "top_i2sin1_m_sel", "top_fmi2s_m_sel", "top_tdmout_m_sel", "top_apll12_div_i2sin0", "top_apll12_div_i2sin1", "top_apll12_div_fmi2s", "top_apll12_div_tdmout_m", "top_apll12_div_tdmout_b", "top_clk26m_clk", "aud_slv_ck_peri", "aud_mst_ck_peri", "aud_intbus_ck_peri";
		clocks = <0x66 0x4c 0x66 0x4d 0x66 0x7 0x66 0x6 0x66 0x8 0x66 0x2 0x66 0x1 0x66 0x3 0x66 0x21 0x66 0x1f 0x66 0x1d 0x66 0x1b 0x66 0x4e 0x66 0x4f 0x66 0x52 0x66 0x51 0x69 0x1a 0x69 0x77 0x69 0x2c 0x69 0x9a 0x69 0x2d 0x69 0x9e 0x69 0x27 0x69 0x9c 0x69 0x28 0x69 0xa0 0x69 0x34 0x69 0x9b 0x69 0x9f 0x69 0x55 0x69 0x56 0x69 0x61 0x69 0x62 0x69 0x63 0x69 0x64 0x69 0x6f 0x69 0x70 0x69 0x71 0x69 0xb9 0x1b 0x1c 0x1b 0x1d 0x1b 0x1e>;
		compatible = "mediatek,mt6897-sound";
		etdm-in-ch = <0x2>;
		etdm-in-sync = <0x1>;
		etdm-ip-mode = <0x0>;
		etdm-out-ch = <0x2>;
		etdm-out-sync = <0x0>;
		infracfg = <0x67>;
		interrupts = <0x0 0x101 0x4 0x0>;
		phandle = <0x190>;
		pinctrl-0 = <0x177>;
		pinctrl-1 = <0x178>;
		pinctrl-10 = <0x181>;
		pinctrl-11 = <0x182>;
		pinctrl-12 = <0x183>;
		pinctrl-13 = <0x184>;
		pinctrl-14 = <0x185>;
		pinctrl-15 = <0x186>;
		pinctrl-16 = <0x187>;
		pinctrl-17 = <0x188>;
		pinctrl-18 = <0x189>;
		pinctrl-19 = <0x18a>;
		pinctrl-2 = <0x179>;
		pinctrl-20 = <0x18b>;
		pinctrl-21 = <0x18c>;
		pinctrl-22 = <0x18d>;
		pinctrl-23 = <0x18e>;
		pinctrl-3 = <0x17a>;
		pinctrl-4 = <0x17b>;
		pinctrl-5 = <0x17c>;
		pinctrl-6 = <0x17d>;
		pinctrl-7 = <0x17e>;
		pinctrl-8 = <0x17f>;
		pinctrl-9 = <0x180>;
		pinctrl-names = "aud-clk-mosi-off", "aud-clk-mosi-on", "aud-dat-mosi-off", "aud-dat-mosi-on", "aud-dat-mosi-ch34-off", "aud-dat-mosi-ch34-on", "aud-dat-miso0-off", "aud-dat-miso0-on", "aud-dat-miso1-off", "aud-dat-miso1-on", "aud-dat-miso2-off", "aud-dat-miso2-on", "vow-dat-miso-off", "vow-dat-miso-on", "vow-clk-miso-off", "vow-clk-miso-on", "aud-gpio-i2sin0-off", "aud-gpio-i2sin0-on", "aud-gpio-i2sout0-off", "aud-gpio-i2sout0-on", "vow-scp-dmic-dat-off", "vow-scp-dmic-dat-on", "vow-scp-dmic-clk-off", "vow-scp-dmic-clk-on";
		power-domains = <0x41 0x4>;
		reg = <0x0 0x11050000 0x0 0x9000>;
		topckgen = <0x69>;
	};

	mtee-svp {
		compatible = "mediatek,svp";
		phandle = <0x36c>;
	};

	mtk-apu-mem-code {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek, apu_mem_code";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <0x3a 0x120581>;
		mask = <0x3 0xffffffff>;
		phandle = <0x1df>;
		status = "okay";
		type = <0x1>;
	};

	mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable-write-silence = <0x1>;
		enable-secure-write = <0x0>;
		interrupts = <0x0 0x381 0x4 0x0>;
		mediatek,infracfg = <0x67>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x364>;
		reg = <0x0 0x18830000 0x0 0x2000 0x0 0x18840000 0x0 0x20000>;
	};

	mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x1ee>;
	};

	mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x1ef>;
	};

	mtk-ctd {
		bc12-psy-port0 = <0x26>;
		bc12-sel-port0 = <0x0>;
		chg-name-port0 = "primary_chg";
		compatible = "mediatek,mtk_ctd";
		nr-port = <0x1>;
		phandle = <0x1c5>;
	};

	mtk-lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		cg-shift = <0x0>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x167 0x168 0x169>;
		hwreq = "hw_cg", "peri_req";
		irq-remain = <0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e>;
		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_mem", "system_pll", "system_bus", "system_vcore";
		lpm-kernel-suspend = <0x0>;
		mcusys-cnt-chk = <0x1>;
		phandle = <0x343>;
		pll-shift = <0x0>;
		power-gs = <0x0>;
		ranges;
		resource-ctrl = <0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166>;
		spm-cond = <0x16a>;
		suspend-method = "enable";

		constraint-list {

			rc-bus26m {
				cond-info = <0x1>;
				id = <0x1>;
				phandle = <0x168>;
				rc-name = "bus26m";
				value = <0x1>;
			};

			rc-syspll {
				cond-info = <0x1>;
				id = <0x2>;
				phandle = <0x169>;
				rc-name = "syspll";
				value = <0x1>;
			};

			rc-vcore {
				cond-info = <0x1>;
				id = <0x0>;
				phandle = <0x167>;
				rc-name = "vcore";
				value = <0x1>;
			};
		};

		cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0x344>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge-keypad {
				phandle = <0x150>;
				target = <0x16b>;
				value = <0x1 0x0 0x0 0x4>;
			};

			level-apusys-hw-apu-logtop {
				phandle = <0x155>;
				target = <0x16c>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-apusys-rv-apu-wdt {
				phandle = <0x151>;
				target = <0x139>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-apusys-rv-ce-exp {
				phandle = <0x154>;
				target = <0x139>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level-apusys-rv-mbox0 {
				phandle = <0x152>;
				target = <0x139>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level-apusys-rv-mbox1 {
				phandle = <0x153>;
				target = <0x139>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level-dsi0 {
				phandle = <0x15e>;
				target = <0x14d>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi0 {
				phandle = <0x156>;
				target = <0x16d>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi1 {
				phandle = <0x157>;
				target = <0x16e>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi2 {
				phandle = <0x158>;
				target = <0x16f>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi3 {
				phandle = <0x159>;
				target = <0x170>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi4 {
				phandle = <0x15a>;
				target = <0x171>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi5 {
				phandle = <0x15b>;
				target = <0x172>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi6 {
				phandle = <0x15c>;
				target = <0x173>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level-spi7 {
				phandle = <0x15d>;
				target = <0x174>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0x346>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0x345>;
			reg = <0x0 0xc040000 0x0 0x1000>;
		};

		power-gs-list {
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x15f>;
				value = <0x0>;
			};

			dram-s0 {
				id = <0x3>;
				phandle = <0x162>;
				value = <0x0>;
			};

			dram-s1 {
				id = <0x4>;
				phandle = <0x163>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x160>;
				value = <0x0>;
			};

			spm-emi {
				id = <0x6>;
				phandle = <0x164>;
				value = <0x0>;
			};

			spm-pmic {
				id = <0x7>;
				phandle = <0x165>;
				value = <0x0>;
			};

			spm-vcore {
				id = <0x5>;
				phandle = <0x166>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x161>;
				value = <0x0>;
			};
		};

		spm-cond-list {

			spm-cond-pll {
				phandle = <0x16a>;
				pll-name = "UNIVPLL2", "MFGPLL", "MFGSCPLL", "SENSONPLL", "MM2PLL", "MAIN2PLL", "ADSPPLL", "APLL1", "APLL2";
			};
		};
	};

	mvpu {
		compatible = "mediatek, mt6897-mvpu";
		core-num = <0x1>;
		iommus = <0x3a 0x120581>;
		mask = <0x3 0xffffffff>;
		version = <0x0>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		phandle = <0x375>;
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		phandle = <0x362>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x1c7>;

		rt5133-eint {
			phandle = <0x1c8>;
		};

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x34 0x0 0x0>;
			phandle = <0x1c9>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio1";
			vin-supply = <0x2d>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x34 0x1 0x0>;
			phandle = <0x1ca>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio2";
			vin-supply = <0x2d>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x34 0x2 0x0>;
			phandle = <0x1cb>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio3";
			vin-supply = <0x2d>;
		};
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0xd6>;

		opp-0 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x29020c00>;
			opp-microvolt = <0xaae60>;
		};
	};

	opp-table-disp {
		compatible = "operating-points-v2";
		phandle = <0xd1>;

		opp-0 {
			opp-hz = <0x0 0xe7be2c0>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};

		opp-4 {
			opp-hz = <0x0 0x29020c00>;
			opp-microvolt = <0xb71b0>;
		};

		opp-5 {
			opp-hz = <0x0 0x29020c01>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-img {
		compatible = "operating-points-v2";
		phandle = <0xd5>;

		opp-0 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x18cba800>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x208b4c80>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x2756cd00>;
			opp-microvolt = <0xaae60>;
		};
	};

	opp-table-mdp {
		compatible = "operating-points-v2";
		phandle = <0xd2>;

		opp-0 {
			opp-hz = <0x0 0xe7be2c0>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x15b23300>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};

		opp-4 {
			opp-hz = <0x0 0x29020c00>;
			opp-microvolt = <0xb71b0>;
		};

		opp-5 {
			opp-hz = <0x0 0x29020c01>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-mminfra {
		compatible = "operating-points-v2";
		phandle = <0x93>;

		opp-0 {
			opp-hz = <0x0 0xcfe6a80>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x1471c3c0>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};

		opp-4 {
			opp-hz = <0x0 0x29020c00>;
			opp-microvolt = <0xb71b0>;
		};

		opp-5 {
			opp-hz = <0x0 0x29020c01>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-vdec {
		compatible = "operating-points-v2";
		phandle = <0xd4>;

		opp-0 {
			opp-hz = <0x0 0xcfe6a80>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x1045a640>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x19fcd500>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x2367b880>;
			opp-microvolt = <0xb1008>;
		};

		opp-4 {
			opp-hz = <0x0 0x2756cd00>;
			opp-microvolt = <0xb71b0>;
		};

		opp-5 {
			opp-hz = <0x0 0x2756cd01>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0xd3>;

		opp-0 {
			opp-hz = <0x0 0xee6b280>;
			opp-microvolt = <0x8c618>;
		};

		opp-1 {
			opp-hz = <0x0 0x1298be00>;
			opp-microvolt = <0x927c0>;
		};

		opp-2 {
			opp-hz = <0x0 0x1b4c8680>;
			opp-microvolt = <0x9eb10>;
		};

		opp-3 {
			opp-hz = <0x0 0x25317c00>;
			opp-microvolt = <0xb1008>;
		};

		opp-4 {
			opp-hz = <0x0 0x25317c01>;
			opp-microvolt = <0xb71b0>;
		};

		opp-5 {
			opp-hz = <0x0 0x29020c00>;
			opp-microvolt = <0xc3500>;
		};
	};

	opp-table-vote {
		compatible = "operating-points-v2";
		phandle = <0xd7>;

		opp-0 {
			opp-hz = <0x0 0x1>;
			opp-microvolt = <0x1>;
		};

		opp-1 {
			opp-hz = <0x0 0x2>;
			opp-microvolt = <0x2>;
		};

		opp-2 {
			opp-hz = <0x0 0x3>;
			opp-microvolt = <0x3>;
		};

		opp-3 {
			opp-hz = <0x0 0x4>;
			opp-microvolt = <0x4>;
		};

		opp-4 {
			opp-hz = <0x0 0x5>;
			opp-microvolt = <0x5>;
		};

		opp-5 {
			opp-hz = <0x0 0x6>;
			opp-microvolt = <0x6>;
		};
	};

	page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
		phandle = <0x1d5>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x34e>;
	};

	pd-adapter {
		adapter-name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		force-cv;
		nr-port = <0x1>;
		phandle = <0x1c4>;
	};

	pd_cp_manager {
		phandle = <0x1c2>;
	};

	pd_cp_manager_gl {
		phandle = <0x1c3>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		enable-inductor-protect = <0x1>;
		gauge = <0x2a>;
		ibus-err = <0xe>;
		min-charger-voltage = <0x4630c0>;
		pd-stop-battery-soc = <0x50>;
		pd-vbus-low-bound = <0x4c4b40>;
		pd-vbus-upper-bound = <0x4c4b40>;
		phandle = <0x356>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		vbat-threshold = <0x1036>;
		vsys-watt = <0x4c4b40>;
	};

	pdchk {
		compatible = "mediatek,mt6897-pdchk";
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x2a>;
		min-charger-voltage = <0x4630c0>;
		pe-charger-current = <0x2dc6c0>;
		pe-ichg-level-threshold = <0xf4240>;
		phandle = <0x354>;
		ta-12v-support;
		ta-9v-support;
		ta-ac-12v-input-current = <0x30d400>;
		ta-ac-7v-input-current = <0x30d400>;
		ta-ac-9v-input-current = <0x30d400>;
		ta-start-battery-soc = <0x0>;
		ta-stop-battery-soc = <0x55>;
		vbat-threshold = <0x1036>;
	};

	pe2 {
		cable-imp-threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		gauge = <0x2a>;
		min-charger-voltage = <0x4630c0>;
		pe20-ichg-level-threshold = <0xf4240>;
		phandle = <0x355>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		ta-start-battery-soc = <0x0>;
		ta-stop-battery-soc = <0x55>;
		vbat-cable-imp-threshold = <0x3b8260>;
		vbat-threshold = <0x1036>;
	};

	pe45 {
		compatible = "mediatek,charger,pe45";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		gauge = <0x2a>;
		high-temp-to-enter-pe45 = <0x27>;
		high-temp-to-leave-pe45 = <0x2e>;
		ibus-err = <0xe>;
		low-temp-to-enter-pe45 = <0x10>;
		low-temp-to-leave-pe45 = <0xa>;
		min-charger-voltage = <0x4630c0>;
		pe45-r-cable-1a-lower = <0x1f4>;
		pe45-r-cable-2a-lower = <0x15f>;
		pe45-r-cable-3a-lower = <0xf0>;
		pe45-r-cable-current-limit = <0xbb8 0xbb8 0xbb8 0x9c4 0x898>;
		pe45-r-cable-level = <0xc8 0x12c 0x190 0x1f4 0x1f4>;
		pe45-r-cable-voltage = <0x1388 0x157c 0x1770 0x1964 0x1b58>;
		pe45-stop-battery-soc = <0x50>;
		phandle = <0x357>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		vbat-threshold = <0x1036>;
	};

	pe5 {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,pe5";
		force-ta-cv-vbat = <0x109a>;
		gauge = <0x2a>;
		idvchg-ss-init = <0x3e8>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0xfa0>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1068>;
		idvchg-step = <0x32>;
		idvchg-term = <0x1f4>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		ita-level-dual = <0x1388 0xe74 0xd48 0xbb8>;
		phandle = <0x358>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x0>;
		stop-soc-max = <0x63>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x4b0>;
		swchg-off-vbat = <0x109a>;
		ta-blanking = <0x11d>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x12c 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x32 0x3c 0x46 0x50>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x10fe>;
		vbat-max-gap = <0x32>;
		vbat-threshold = <0x1036>;
		vta-cap-max = <0x2af8>;
		vta-cap-min = <0x1a90>;
	};

	pe5p {
		allow-not-check-ta-status;
		chg-time-max = <0x1518>;
		compatible = "mediatek,charger,pe5p";
		force-ta-cv-vbat = <0x2008>;
		gauge = <0x2a>;
		idvchg-ss-init = <0x1f4>;
		idvchg-ss-step = <0xfa>;
		idvchg-ss-step1 = <0x64>;
		idvchg-ss-step1-vbat = <0x1f40>;
		idvchg-ss-step2 = <0x32>;
		idvchg-ss-step2-vbat = <0x1fa4>;
		idvchg-step = <0x32>;
		idvchg-term = <0xfa>;
		ifod-threshold = <0xc8>;
		ircmp-rbat = <0x28>;
		ircmp-vclamp = <0x0>;
		ita-cap-min = <0x3e8>;
		ita-level = <0x1388 0x1194 0xea6 0xbb8>;
		ita-level-dual = <0x1388 0x1194 0xea6 0xbb8>;
		phandle = <0x359>;
		polling-interval = <0x2710>;
		rcable-level = <0xfa 0x12c 0x177 0x1f4>;
		rcable-level-dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw-min = <0x14>;
		start-soc-max = <0x50>;
		start-soc-min = <0x0>;
		start-vbat-max = <0x222e>;
		start-vbat-min = <0x1bbc>;
		support-ta = "pca_ta_pps", "pd_adapter";
		swchg-aicr = <0x0>;
		swchg-aicr-ss-init = <0x190>;
		swchg-aicr-ss-step = <0xc8>;
		swchg-ichg = <0x0>;
		swchg-off-vbat = <0x2008>;
		ta-blanking = <0x1f4>;
		ta-cv-ss-repeat-tmin = <0x19>;
		tbat-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat-level-def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat-recovery-area = <0x3>;
		tdvchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg-recovery-area = <0x3>;
		tswchg-curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg-level-def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg-recovery-area = <0x3>;
		tta-curlmt = <0x0 0x0 0x0 0x0 0x0 0x0 0x258 0x384 0xffffffff>;
		tta-level-def = <0x0 0x0 0x0 0x0 0x19 0x28 0x32 0x3c 0x46>;
		tta-recovery-area = <0x3>;
		vbat-cv = <0x22c4>;
		vbat-threshold = <0x2008>;
		vta-cap-max = <0x4e20>;
		vta-cap-min = <0x36b0>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6879-oc-debug";
		status = "okay";
	};

	pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <0x2>;
		phandle = <0x342>;
	};

	pmu-a510 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x32>;
		phandle = <0x1c0>;
	};

	pmu-a715 {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x31>;
		phandle = <0x1bf>;
	};

	power-controller@13f91000 {
		#power-domain-cells = <0x1>;
		compatible = "mediatek,mt6897-gpusys", "syscon";
		gpu-eb-rpc = <0x74>;
		ifr-bus = <0x71>;
		nemi-bus = <0x72>;
		phandle = <0x74>;
		reg = <0x0 0x13f91000 0x0 0x1000>;
		semi-bus = <0x73>;
		vlpcfg = <0x75>;
	};

	power-controller@1c001000 {
		#power-domain-cells = <0x1>;
		cam-main-supply = <0x76>;
		clock-names = "audio", "adsp_ao", "isp", "ipe", "vde", "ven", "cam", "dpe", "ccu", "ccu_ahb", "mdp", "mdp1", "disp", "disp1", "ovl", "ovl1", "mm_infra", "mmup", "pextp-0", "audio-0", "audio-1", "audio-2", "isp-0", "isp-1", "isp-2", "isp-3", "isp-4", "isp-5", "isp-6", "isp-7", "isp-8", "dip1-0", "dip1-1", "dip1-2", "dip1-3", "dip1-4", "dip1-5", "dip1-6", "dip1-7", "dip1-8", "dip1-9", "dip1-10", "ven0-0", "ven0-1", "ven1-0", "ven1-1", "cam_vcore-0", "cam_main-0", "cam_main-1", "cam_main-2", "cam_main-3", "cam_main-4", "cam_main-5", "cam_main-6", "cam_main-7", "cam_mraw-0", "cam_mraw-1", "cam_mraw-2", "cam_mraw-3", "cam_mraw-4", "cam_mraw-5", "cam_suba-0", "cam_suba-1", "cam_suba-2", "cam_suba-3", "cam_suba-4", "cam_subb-0", "cam_subb-1", "cam_subb-2", "cam_subb-3", "cam_subb-4", "cam_subc-0", "cam_subc-1", "cam_subc-2", "cam_subc-3", "cam_subc-4", "cam_ccu-0", "cam_ccu-1", "cam_ccu-2", "mdp0-0", "mdp1-0", "disp0-0", "disp1-0", "ovl0-0", "ovl1-0", "mm_infra-0";
		clocks = <0x69 0x1a 0x69 0x2e 0x69 0x3d 0x69 0x3e 0x69 0x32 0x69 0x31 0x69 0x50 0x69 0x52 0x69 0x13 0x69 0x3b 0x69 0x8 0x69 0x9 0x69 0x4 0x69 0x5 0x69 0x6 0x69 0x7 0x69 0xa 0x69 0x4e 0x63 0x0 0x1b 0x1c 0x1b 0x1d 0x1b 0x1e 0x5e 0x0 0x5e 0x1 0x5e 0x2 0x5e 0x3 0x5d 0x1f 0x5d 0xc 0x5d 0x4 0x5d 0x9 0x5d 0x3 0x5d 0x7 0x5d 0x8 0x5d 0xa 0x5d 0xb 0x5d 0x5 0x5d 0x18 0x5d 0x19 0x5d 0x1a 0x5d 0x15 0x5d 0x16 0x5d 0x17 0x53 0x0 0x53 0x1 0x52 0x0 0x52 0x1 0x44 0x0 0x4e 0x10 0x4e 0x11 0x4e 0x13 0x4e 0x12 0x4e 0x0 0x4e 0x1 0x4e 0x2 0x4e 0x3 0x4e 0x8 0x4e 0x16 0x47 0x0 0x47 0x1 0x46 0x0 0x46 0x4 0x4e 0x5 0x4d 0x0 0x4d 0x3 0x4d 0x4 0x4c 0x0 0x4e 0x6 0x4b 0x0 0x4b 0x3 0x4b 0x4 0x4a 0x0 0x4e 0x7 0x49 0x0 0x49 0x3 0x49 0x4 0x48 0x0 0x45 0x0 0x45 0x1 0x45 0x4 0x42 0x2 0x40 0x2 0x62 0x26 0x61 0x26 0x60 0x18 0x5f 0x18 0x43 0x2>;
		compatible = "mediatek,mt6897-scpsys", "syscon";
		gpu-eb-rpc = <0x74>;
		hw-voter-regmap = <0x70>;
		ifr-bus = <0x71>;
		isp-main-supply = <0x76>;
		nemi-bus = <0x72>;
		phandle = <0x41>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
		semi-bus = <0x73>;
		vlpcfg = <0x75>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,enable = <0x1>;
		phandle = <0x1f0>;
		reg = <0x0 0x11bb00 0x0 0x100 0x0 0x11b9c0 0x0 0x140>;
		reg-names = "sram", "share_sram";
	};

	remoteproc-ccd {
		compatible = "mediatek,ccd";
		iommus = <0x8f 0x200 0x8f 0x201 0x8f 0x202 0x8f 0x204 0x8f 0x205 0x8f 0x207 0x8f 0x208 0x8f 0x20a 0x8f 0x20b 0x8f 0x20c 0x8f 0x20d 0x8f 0x20e 0x8f 0x20f>;
		phandle = <0x124>;

		msg-dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x1d0>;
		ranges;

		ccci-dpmaif-cache-memory {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0xf0000000>;
			compatible = "mediatek,dpmaif-resv-cache-mem";
			phandle = <0x1d1>;
			size = <0x0 0x190000>;
		};

		ccci-dpmaif-nocache-memory {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0xf0000000>;
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			phandle = <0x1d2>;
			size = <0x0 0x50000>;
		};

		mkp-kernel-code-protection-memory {
			alloc-ranges = <0x0 0x40000000 0x0 0x10000>;
			compatible = "mkp-kernel-protection";
			phandle = <0x39>;
			size = <0x0 0x10000>;
		};

		ssmr-reserved-cma-memory {
			alignment = <0x0 0x1000000>;
			compatible = "shared-dma-pool";
			phandle = <0x38>;
			reusable;
			size = <0x0 0x10000000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		en-wd0-port0;
		nr-port = <0x1>;
	};

	sap@1c400000 {
		#recv-cells-mode = <0x1>;
		compatible = "mediatek,sap";
		core-id = <0x2>;
		interrupt-names = "mbox0";
		interrupts = <0x0 0x2cf 0x4 0x0>;
		l2tcm-offset = <0x1d0000>;
		mbox-count = <0x1>;
		memorydump = <0x20000 0x3f00 0x100>;
		phandle = <0x348>;
		recv-table = <0x0 0x0 0x11 0x0 0x0 0x0 0x0>;
		reg = <0x0 0x1cb3a000 0x0 0x1000 0x0 0x1cbc0000 0x0 0x20000 0x0 0x1cbff000 0x0 0x100 0x0 0x1cbff100 0x0 0x4 0x0 0x1cbff10c 0x0 0x4 0x0 0x1cba5030 0x0 0x4>;
		reg-names = "sap_cfg_reg", "sap_l1cache", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init";
		secure-dump-size = <0x24000>;
		send-table = <0x1 0x0 0x11>;
		status = "disable";
	};

	scp-dvfs {
		ccf-fmeter-support;
		clk-dbg-ver = "v3";
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7", "clk_pll_8", "clk_pll_9";
		clocks = <0x68 0x0 0x69 0xb9 0x69 0xa7 0x69 0x83 0x69 0x74 0x69 0x8b 0x69 0x9a 0x69 0x75 0x69 0xb0 0x69 0x7c 0x69 0xc9>;
		compatible = "mediatek,scp-dvfs";
		do-ulposc-cali;
		dvfs-opp = <0xb71b0 0xb71b0 0xff 0xfff 0xc8 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x10a 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x190 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x320 0x0 0x0>;
		fmeter-clksys = <0x69>;
		not-support-vlp-fmeter;
		phandle = <0x340>;
		scp-clk-ctrl = <0x14f>;
		scp-clk-hw-ver = "v1";
		scp-core-online-mask = <0x1>;
		scp-dvfs-flag = "enable";
		ulposc-cali-config = <0x41692c0 0x2400 0xc>;
		ulposc-cali-num = <0x1>;
		ulposc-cali-target = <0x320>;
		ulposc-cali-ver = "v2";
		ulposc-clksys = <0x68>;
		vlp-support;
		vlpck-support;
	};

	scp@1c400000 {
		#recv-cells-mode = <0x1>;
		compatible = "mediatek,scp";
		core-0 = "enable";
		core-nums = <0x1>;
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x2c9 0x4 0x0 0x0 0x2ca 0x4 0x0 0x0 0x2cb 0x4 0x0 0x0 0x2cc 0x4 0x0 0x0 0x2cd 0x4 0x0 0x0 0x2ce 0x4 0x0 0x0 0x2cf 0x4 0x0>;
		mbox-count = <0x5>;
		memorydump = <0x200000 0xc4000 0x3c00 0x400 0x200000>;
		phandle = <0x347>;
		recv-table = <0x1 0x0 0x2 0x0 0x0 0x0 0x0 0x2 0x0 0x1a 0x0 0x0 0x0 0x0 0x24 0x0 0x1 0x0 0x0 0x0 0x0 0xf 0x0 0x1 0x1 0x0 0x0 0x0 0x14 0x1 0xa 0x0 0x0 0x0 0x0 0x15 0x1 0x6 0x0 0x0 0x0 0x0 0x16 0x1 0x1 0x0 0x0 0x0 0x0 0x1e 0x1 0x2 0x0 0x0 0x0 0x0 0x20 0x1 0x7 0x0 0x0 0x0 0x0 0x5 0x2 0x1 0x1 0x0 0x0 0x0 0x8 0x2 0xa 0x0 0x0 0x0 0x0 0x22 0x2 0x10 0x0 0x0 0x0 0x0 0x7 0x3 0x2 0x0 0x0 0x0 0x0 0x26 0x3 0x1 0x0 0x0 0x0 0x0 0x1c 0x3 0x5 0x0 0x0 0x0 0x0 0x1b 0x3 0x2 0x0 0x0 0x0 0x0 0x23 0x3 0x4 0x1 0x0 0x0 0x0 0x28 0x3 0x4 0x0 0x0 0x0 0x0 0x2c 0x3 0x4 0x0 0x0 0x0 0x0 0x2f 0x3 0x2 0x1 0x0 0x0 0x0 0x30 0x3 0x2 0x0 0x0 0x0 0x1 0x32 0x4 0xa 0x0 0x0 0x0 0x0>;
		reg = <0x0 0x1c400000 0x0 0x200000 0x0 0x1cb24000 0x0 0x1000 0x0 0x1cb21000 0x0 0x1000 0x0 0x1cb30000 0x0 0x1000 0x0 0x1cb40000 0x0 0x1000 0x0 0x1cb52000 0x0 0x1000 0x0 0x1cb60000 0x0 0x40000 0x0 0x1cba5000 0x0 0x4 0x0 0x1cbfb000 0x0 0x100 0x0 0x1cbfb100 0x0 0x4 0x0 0x1cbfb10c 0x0 0x4 0x0 0x1cba5020 0x0 0x4 0x0 0x1cbfc000 0x0 0x100 0x0 0x1cbfc100 0x0 0x4 0x0 0x1cbfc10c 0x0 0x4 0x0 0x1cba5024 0x0 0x4 0x0 0x1cbfd000 0x0 0x100 0x0 0x1cbfd100 0x0 0x4 0x0 0x1cbfd10c 0x0 0x4 0x0 0x1cba5028 0x0 0x4 0x0 0x1cbfe000 0x0 0x100 0x0 0x1cbfe100 0x0 0x4 0x0 0x1cbfe10c 0x0 0x4 0x0 0x1cba502c 0x0 0x4 0x0 0x1cbff000 0x0 0x100 0x0 0x1cbff100 0x0 0x4 0x0 0x1cbff10c 0x0 0x4 0x0 0x1cba5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		scp-dram-region = "enable";
		scp-feature-tbl = <0x0 0x28 0x0 0x1 0x1d 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x0 0x5 0x0 0x0 0x6 0x87 0x0 0x7 0xa 0x0 0x8 0x50 0x0 0x9 0x2b 0x0 0xa 0x16 0x0 0xb 0x14 0x0 0xc 0x64 0x0 0xd 0xc8 0x0>;
		scp-hwvoter = "disable";
		scp-mem-key = "mediatek,reserve-memory-scp_share";
		scp-mem-tbl = <0x0 0x0 0x0 0x1 0xca700 0x0 0x2 0x100000 0x0 0x3 0x180000 0x0 0x4 0x19000 0x0 0x5 0xa000 0x0 0x7 0x1a000 0x0 0x8 0x10000 0x0 0x9 0x1000 0x0 0xa 0x2000 0x0 0xb 0x100 0x0 0xc 0x100 0x0 0xe 0x8000 0x0 0xf 0x10000 0x0 0x11 0x8000 0x0 0x12 0x8000 0x0>;
		scp-pm-notify = "disable";
		scp-protect = "enable";
		scp-resource-reg-dump = <0x1c013010 0x4 0x1c001908 0x4 0x1c001818 0x4>;
		scp-resource-reg-dump-cell = <0x2>;
		scp-sram-size = <0x200000>;
		scp-thermal-wq = "disable";
		secure-dump = "enable";
		secure-dump-size = <0x4c8000>;
		send-table = <0x0 0x0 0xb 0xe 0x0 0x1 0xf 0x0 0x2 0x10 0x0 0x1 0x11 0x1 0x6 0x12 0x1 0x2 0x2e 0x1 0x1 0x1d 0x1 0x10 0x1f 0x1 0x7 0x4 0x2 0x1 0x5 0x2 0x2 0x6 0x2 0x1 0x21 0x2 0x10 0x3 0x3 0x4 0x25 0x3 0x1 0x1a 0x3 0x9 0x23 0x3 0x2 0x27 0x3 0x4 0x2b 0x3 0x4 0x2d 0x3 0x1 0x2f 0x3 0x2 0x30 0x3 0x2 0x31 0x4 0xa>;
		status = "okay";
		twohart = <0x1>;
	};

	security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		phandle = <0x1dd>;
		reg = <0x0 0x1040d000 0x0 0x1000>;
	};

	slbc@113e00 {
		compatible = "mediatek,mtk-slbc";
		phandle = <0x349>;
		reg = <0x0 0x113e00 0x0 0x200>;
		slbc-enable = <0x1>;
		trace-dram-base = <0x0>;
		trace-dram-size = <0x0>;
	};

	sleep@1c001000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0x140 0x4 0x0>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
	};

	smart-pa {
		phandle = <0x361>;
	};

	smi-cam-sub-comm0@1a005000 {
		clock-names = "apb";
		clocks = <0x4e 0x10>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x10>;
		mediatek,smi-supply = <0x99 0x0>;
		phandle = <0xa9>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	smi-cam-sub-comm2@1a006000 {
		clock-names = "apb";
		clocks = <0x4e 0x11>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x13>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xaa>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	smi-cam-vcore-sub-comm@1b203000 {
		clock-names = "apb";
		clocks = <0x44 0x0>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1f>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xab>;
		power-domains = <0x41 0x10>;
		reg = <0x0 0x1b203000 0x0 0x1000>;
	};

	smi-ccu-sub-comm0@1b202000 {
		clock-names = "apb";
		clocks = <0x45 0x4>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x20>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xac>;
		power-domains = <0x41 0x16>;
		reg = <0x0 0x1b202000 0x0 0x1000>;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-common-supply = <0x90 0x91 0x94 0x95 0x96 0x97 0x99 0x98 0x9a 0xa1 0xa0 0x9c 0x9e 0x9b 0x9d 0x9f 0xa2 0xa3 0xa6 0xa5 0xa7 0xa8 0xa4 0xa9 0xaa 0xab 0xac>;
		mediatek-larb-supply = <0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce>;
	};

	smi-disp-comm@1e801000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x0>;
		mediatek,smi-supply = <0x90 0x0 0x91 0x0>;
		mmdvfs-dvfsrc-vcore-supply = <0x92>;
		operating-points-v2 = <0x93>;
		phandle = <0x99>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e801000 0x0 0x1000>;
		smi-common;
	};

	smi-disp-dram-sub-comm0@1401e000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x62 0x26 0x62 0x26 0x62 0x26 0x62 0x26>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xd>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0x9e>;
		power-domains = <0x41 0x1a>;
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	smi-disp-sram-sub-comm0@1401f000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x62 0x26 0x62 0x26 0x62 0x26 0x62 0x26>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xe>;
		mediatek,smi-supply = <0x9a 0x0>;
		phandle = <0x9b>;
		power-domains = <0x41 0x1a>;
		reg = <0x0 0x1401f000 0x0 0x1000>;
	};

	smi-disp1-dram-sub-comm1@1421e000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x61 0x26 0x61 0x26 0x61 0x26 0x61 0x26>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xb>;
		mediatek,smi-supply = <0x99 0x0>;
		phandle = <0xa0>;
		power-domains = <0x41 0x1b>;
		reg = <0x0 0x1421e000 0x0 0x1000>;
	};

	smi-disp1-sram-sub-comm1@1421f000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x61 0x26 0x61 0x26 0x61 0x26 0x61 0x26>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0xc>;
		mediatek,smi-supply = <0x9a 0x0>;
		phandle = <0x9c>;
		power-domains = <0x41 0x1b>;
		reg = <0x0 0x1421f000 0x0 0x1000>;
	};

	smi-img-sub-comm0@15002000 {
		clock-names = "apb", "smi";
		clocks = <0x5d 0x1f 0x5d 0x10>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x18>;
		mediatek,smi-supply = <0xa2 0x0>;
		phandle = <0xa6>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15002000 0x0 0x1000>;
	};

	smi-img-sub-comm1@15003000 {
		clock-names = "apb", "smi";
		clocks = <0x5d 0x1f 0x5d 0x11>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x19>;
		mediatek,smi-supply = <0xa3 0x0>;
		phandle = <0xa5>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15003000 0x0 0x1000>;
	};

	smi-img-sub-comm2@15008000 {
		clock-names = "apb", "smi";
		clocks = <0x5d 0x1f 0x5d 0x12>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1a>;
		mediatek,smi-supply = <0x9a 0x0>;
		phandle = <0xa7>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15008000 0x0 0x1000>;
	};

	smi-img-sub-comm3@15009000 {
		clock-names = "apb", "smi";
		clocks = <0x5d 0x1f 0x5d 0x13>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1b>;
		mediatek,smi-supply = <0xa2 0x0>;
		phandle = <0xa8>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15009000 0x0 0x1000>;
	};

	smi-img-sub-comm4@1500a000 {
		clock-names = "apb", "smi";
		clocks = <0x5d 0x1f 0x5d 0x14>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1c>;
		mediatek,smi-supply = <0xa3 0x0>;
		phandle = <0xa4>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x1500a000 0x0 0x1000>;
	};

	smi-img-vcore-sub-comm0@15781000 {
		clock-names = "apb", "smi", "gals0";
		clocks = <0x5e 0x2 0x5e 0x1 0x5e 0x0>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1d>;
		mediatek,smi-supply = <0x99 0x0>;
		phandle = <0xa2>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15781000 0x0 0x1000>;
	};

	smi-img-vcore-sub-comm1@15782000 {
		clock-names = "apb", "smi", "gals0";
		clocks = <0x5e 0x3 0x5e 0x1 0x5e 0x0>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x1e>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xa3>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15782000 0x0 0x1000>;
	};

	smi-larb0@1440c000 {
		clock-names = "apb", "smi";
		clocks = <0x60 0x18 0x60 0x18>;
		compatible = "mediatek,smi_larb0", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x0>;
		mediatek,smi-supply = <0x99 0x0 0x9d 0x0>;
		phandle = <0xad>;
		power-domains = <0x41 0x1c>;
		reg = <0x0 0x1440c000 0x0 0x1000>;
	};

	smi-larb11@15230000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5d 0x18 0x59 0x2 0x59 0x1 0x59 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xb>;
		mediatek,smi-supply = <0xa5 0x0>;
		phandle = <0xba>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15230000 0x0 0x1000>;
	};

	smi-larb12@15340000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
		clocks = <0x5d 0x9 0x5d 0x1b 0x5d 0x1c 0x5d 0x1d 0x5d 0x1e 0x5d 0x3>;
		compatible = "mediatek,smi_larb12", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xc>;
		mediatek,smi-supply = <0xa7 0x0 0xa8 0x0>;
		phandle = <0xbd>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15340000 0x0 0x1000>;
	};

	smi-larb13@1a001000 {
		clock-names = "apb";
		clocks = <0x4e 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-supply = <0xa9 0x0 0xaa 0x0>;
		phandle = <0xc2>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi-larb14@1a002000 {
		clock-names = "apb";
		clocks = <0x4e 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-supply = <0xa9 0x0 0xab 0x0>;
		phandle = <0xc3>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi-larb15@15140000 {
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
		clocks = <0x5d 0x15 0x5c 0x0 0x5c 0x6 0x5c 0x2 0x5b 0x1 0x5a 0x0 0x5a 0x1>;
		compatible = "mediatek,smi_larb15", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-supply = <0xa5 0x0>;
		phandle = <0xbe>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15140000 0x0 0x1000>;
	};

	smi-larb16@1a026000 {
		clock-names = "apb";
		clocks = <0x4d 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-supply = <0xa9 0x0>;
		phandle = <0xc4>;
		power-domains = <0x41 0x13>;
		reg = <0x0 0x1a026000 0x0 0x1000>;
	};

	smi-larb17@1a027000 {
		clock-names = "apb";
		clocks = <0x4c 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-supply = <0xaa 0x0>;
		phandle = <0xc7>;
		power-domains = <0x41 0x13>;
		reg = <0x0 0x1a027000 0x0 0x1000>;
	};

	smi-larb18@15006000 {
		clock-names = "apb";
		clocks = <0x5d 0xc>;
		compatible = "mediatek,smi_larb18", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-supply = <0xa5 0x0 0xa7 0x0>;
		phandle = <0xbf>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15006000 0x0 0x1000>;
	};

	smi-larb19@1a02e000 {
		clock-names = "apb";
		clocks = <0x46 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-supply = <0xa9 0x0>;
		phandle = <0xca>;
		power-domains = <0x41 0x12>;
		reg = <0x0 0x1a02e000 0x0 0x1000>;
	};

	smi-larb1@1440d000 {
		clock-names = "apb", "smi";
		clocks = <0x60 0x18 0x60 0x18>;
		compatible = "mediatek,smi_larb1", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x1>;
		mediatek,smi-supply = <0x9e 0x0 0x9d 0x0>;
		phandle = <0xae>;
		power-domains = <0x41 0x1c>;
		reg = <0x0 0x1440d000 0x0 0x1000>;
	};

	smi-larb20@1460c000 {
		clock-names = "apb", "smi";
		clocks = <0x5f 0x18 0x5f 0x18>;
		compatible = "mediatek,smi_larb20", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x14>;
		mediatek,smi-supply = <0x98 0x0 0x9f 0x0>;
		phandle = <0xaf>;
		power-domains = <0x41 0x1d>;
		reg = <0x0 0x1460c000 0x0 0x1000>;
	};

	smi-larb21@1460d000 {
		clock-names = "apb", "smi";
		clocks = <0x5f 0x18 0x5f 0x18>;
		compatible = "mediatek,smi_larb21", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x15>;
		mediatek,smi-supply = <0xa0 0x0 0x9f 0x0>;
		phandle = <0xb0>;
		power-domains = <0x41 0x1d>;
		reg = <0x0 0x1460d000 0x0 0x1000>;
	};

	smi-larb22@15530000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5d 0x19 0x58 0x2 0x58 0x1 0x58 0x0>;
		compatible = "mediatek,smi_larb22", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x16>;
		mediatek,smi-supply = <0xa6 0x0>;
		phandle = <0xbb>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15530000 0x0 0x1000>;
	};

	smi-larb23@15630000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5d 0x1a 0x57 0x2 0x57 0x1 0x57 0x0>;
		compatible = "mediatek,smi_larb23", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x17>;
		mediatek,smi-supply = <0xa4 0x0>;
		phandle = <0xbc>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15630000 0x0 0x1000>;
	};

	smi-larb25@1a02c000 {
		clock-names = "apb";
		clocks = <0x47 0x0>;
		compatible = "mediatek,smi_larb25", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x19>;
		mediatek,smi-supply = <0xa9 0x0>;
		phandle = <0xcb>;
		power-domains = <0x41 0x12>;
		reg = <0x0 0x1a02c000 0x0 0x1000>;
	};

	smi-larb26@1a02d000 {
		clock-names = "apb";
		clocks = <0x47 0x0>;
		compatible = "mediatek,smi_larb26", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1a>;
		mediatek,smi-supply = <0xaa 0x0>;
		phandle = <0xcc>;
		power-domains = <0x41 0x12>;
		reg = <0x0 0x1a02d000 0x0 0x1000>;
	};

	smi-larb27@1a003000 {
		clock-names = "apb";
		clocks = <0x4e 0x2>;
		compatible = "mediatek,smi_larb27", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1b>;
		mediatek,smi-supply = <0xaa 0x0>;
		phandle = <0xcd>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi-larb28@15720000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5d 0x17 0x56 0x3 0x56 0x2 0x56 0x0>;
		compatible = "mediatek,smi_larb28", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1c>;
		mediatek,smi-supply = <0xa6 0x0>;
		phandle = <0xc0>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15720000 0x0 0x1000>;
	};

	smi-larb29@1a004000 {
		clock-names = "apb";
		clocks = <0x4e 0x3>;
		compatible = "mediatek,smi_larb29", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1d>;
		mediatek,smi-supply = <0xa9 0x0 0xaa 0x0>;
		phandle = <0xce>;
		power-domains = <0x41 0x11>;
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	smi-larb2@1f002000 {
		clock-names = "apb", "smi";
		clocks = <0x42 0x2 0x42 0x2>;
		compatible = "mediatek,smi_larb2", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-supply = <0x99 0x0 0x9a 0x0>;
		phandle = <0xb3>;
		power-domains = <0x41 0x18>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	smi-larb30@1b201000 {
		clock-names = "apb";
		clocks = <0x45 0x0>;
		compatible = "mediatek,smi_larb30", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x1e>;
		mediatek,smi-supply = <0xac 0x0>;
		phandle = <0xcf>;
		power-domains = <0x41 0x16>;
		reg = <0x0 0x1b201000 0x0 0x1000>;
	};

	smi-larb32@1401d000 {
		clock-names = "apb", "smi";
		clocks = <0x62 0x26 0x62 0x26>;
		compatible = "mediatek,smi_larb32", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x20>;
		mediatek,smi-supply = <0x9e 0x0 0x9b 0x0>;
		phandle = <0xb1>;
		power-domains = <0x41 0x1a>;
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	smi-larb33@1421d000 {
		clock-names = "apb", "smi";
		clocks = <0x61 0x26 0x61 0x26>;
		compatible = "mediatek,smi_larb33", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		init-power-on;
		mediatek,larb-id = <0x21>;
		mediatek,smi-supply = <0xa0 0x0 0x9c 0x0>;
		phandle = <0xb2>;
		power-domains = <0x41 0x1b>;
		reg = <0x0 0x1421d000 0x0 0x1000>;
	};

	smi-larb34@1a029000 {
		clock-names = "apb";
		clocks = <0x4a 0x0>;
		compatible = "mediatek,smi_larb34", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x22>;
		mediatek,smi-supply = <0xa9 0x0>;
		phandle = <0xc8>;
		power-domains = <0x41 0x14>;
		reg = <0x0 0x1a029000 0x0 0x1000>;
	};

	smi-larb35@1a02b000 {
		clock-names = "apb";
		clocks = <0x48 0x0>;
		compatible = "mediatek,smi_larb35", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x23>;
		mediatek,smi-supply = <0xaa 0x0>;
		phandle = <0xc9>;
		power-domains = <0x41 0x15>;
		reg = <0x0 0x1a02b000 0x0 0x1000>;
	};

	smi-larb36@1a028000 {
		clock-names = "apb";
		clocks = <0x4b 0x0>;
		compatible = "mediatek,smi_larb36", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x24>;
		mediatek,smi-supply = <0xaa 0x0>;
		phandle = <0xc5>;
		power-domains = <0x41 0x14>;
		reg = <0x0 0x1a028000 0x0 0x1000>;
	};

	smi-larb37@1a02a000 {
		clock-names = "apb";
		clocks = <0x49 0x0>;
		compatible = "mediatek,smi_larb37", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x25>;
		mediatek,smi-supply = <0xa9 0x0>;
		phandle = <0xc6>;
		power-domains = <0x41 0x15>;
		reg = <0x0 0x1a02a000 0x0 0x1000>;
	};

	smi-larb38@15190000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5d 0x15 0x5c 0x7 0x5c 0x3 0x5c 0x0>;
		compatible = "mediatek,smi_larb38", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x26>;
		mediatek,smi-supply = <0xa8 0x0>;
		phandle = <0xc1>;
		power-domains = <0x41 0xb>;
		reg = <0x0 0x15190000 0x0 0x1000>;
	};

	smi-larb3@1f802000 {
		clock-names = "apb", "smi";
		clocks = <0x40 0x2 0x40 0x2>;
		compatible = "mediatek,smi_larb3", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-supply = <0xa1 0x0 0x9a 0x0>;
		phandle = <0xb4>;
		power-domains = <0x41 0x19>;
		reg = <0x0 0x1f802000 0x0 0x1000>;
	};

	smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xb5>;
		power-domains = <0x41 0xd>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi-larb5@1600d000 {
		compatible = "mediatek,smi_larb5", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-supply = <0x99 0x0>;
		phandle = <0xb6>;
		power-domains = <0x41 0xc>;
		reg = <0x0 0x1600d000 0x0 0x1000>;
	};

	smi-larb7@17010000 {
		clock-names = "apb", "smi";
		clocks = <0x53 0x0 0x53 0x1>;
		compatible = "mediatek,smi_larb7", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x7>;
		mediatek,smi-supply = <0x99 0x0 0x9a 0x0>;
		phandle = <0xb7>;
		power-domains = <0x41 0xe>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi-larb8@17810000 {
		clock-names = "apb", "smi";
		clocks = <0x52 0x0 0x52 0x1>;
		compatible = "mediatek,smi_larb8", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-supply = <0x98 0x0 0x9a 0x0>;
		phandle = <0xb8>;
		power-domains = <0x41 0xf>;
		reg = <0x0 0x17810000 0x0 0x1000>;
	};

	smi-larb9@15001000 {
		clock-names = "apb";
		clocks = <0x5d 0x4>;
		compatible = "mediatek,smi_larb9", "mediatek,mt6897-smi-larb", "mediatek,smi-larb";
		mediatek,larb-id = <0x9>;
		mediatek,smi-supply = <0xa4 0x0>;
		phandle = <0xb9>;
		power-domains = <0x41 0xa>;
		reg = <0x0 0x15001000 0x0 0x1000>;
	};

	smi-mdp-2x1-subcommon@1e80c000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		mediatek,common-id = <0x9>;
		mediatek,dump-with-comm = <0x1>;
		mediatek,smi-supply = <0x98 0x0>;
		phandle = <0xa1>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80c000 0x0 0x1000>;
	};

	smi-mdp-comm@1e80f000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x1>;
		mediatek,smi-supply = <0x94 0x0 0x95 0x0>;
		mmdvfs-dvfsrc-vcore-supply = <0x92>;
		operating-points-v2 = <0x93>;
		phandle = <0x98>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80f000 0x0 0x1000>;
		smi-common;
	};

	smi-mdp-m0-rsi-regs@1e815000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x1>;
		mediatek,rsi-id = <0x2>;
		phandle = <0x241>;
		reg = <0x0 0x1e815000 0x0 0x1000>;
	};

	smi-mdp-m1-rsi-regs@1e816000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x1>;
		mediatek,rsi-id = <0x3>;
		phandle = <0x242>;
		reg = <0x0 0x1e816000 0x0 0x1000>;
	};

	smi-mm-m0-rsi-regs@1e807000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x0>;
		mediatek,rsi-id = <0x0>;
		phandle = <0x23f>;
		reg = <0x0 0x1e807000 0x0 0x1000>;
	};

	smi-mm-m1-rsi-regs@1e808000 {
		compatible = "mediatek,smi-rsi";
		mediatek,dump-with-comm = <0x0>;
		mediatek,rsi-id = <0x1>;
		phandle = <0x240>;
		reg = <0x0 0x1e808000 0x0 0x1000>;
	};

	smi-ovl-sram-sub-comm0@1440e000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x60 0x18 0x60 0x18 0x60 0x18 0x60 0x18>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x16>;
		mediatek,smi-supply = <0x9b 0x0>;
		phandle = <0x9d>;
		power-domains = <0x41 0x1c>;
		reg = <0x0 0x1440e000 0x0 0x1000>;
	};

	smi-ovl1-sram-sub-comm1@1460e000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x5f 0x18 0x5f 0x18 0x5f 0x18 0x5f 0x18>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		init-power-on;
		mediatek,common-id = <0x17>;
		mediatek,smi-supply = <0x9c 0x0>;
		phandle = <0x9f>;
		power-domains = <0x41 0x1d>;
		reg = <0x0 0x1460e000 0x0 0x1000>;
	};

	smi-pd-cam-ccu {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xab>;
		mediatek,suspend-check-port = <0x1>;
		phandle = <0x256>;
		power-domains = <0x41 0x16>;
		suspend-check;
	};

	smi-pd-cam-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x98 0x9a 0xab>;
		mediatek,suspend-check-port = <0x40 0x40 0x8 0x2>;
		phandle = <0x251>;
		power-domains = <0x41 0x11>;
		suspend-check;
	};

	smi-pd-cam-mraw {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa9 0xaa>;
		mediatek,suspend-check-port = <0x18 0x10>;
		phandle = <0x255>;
		power-domains = <0x41 0x12>;
		suspend-check;
	};

	smi-pd-cam-suba {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa9 0xaa>;
		mediatek,suspend-check-port = <0x1 0x4>;
		phandle = <0x252>;
		power-domains = <0x41 0x13>;
		suspend-check;
	};

	smi-pd-cam-subb {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa9 0xaa>;
		mediatek,suspend-check-port = <0x4 0x2>;
		phandle = <0x253>;
		power-domains = <0x41 0x14>;
		suspend-check;
	};

	smi-pd-cam-subc {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa9 0xaa>;
		mediatek,suspend-check-port = <0x2 0x8>;
		phandle = <0x254>;
		power-domains = <0x41 0x15>;
		suspend-check;
	};

	smi-pd-cam-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x98 0x9a>;
		mediatek,suspend-check-port = <0x40 0xc0 0x8>;
		phandle = <0x250>;
		power-domains = <0x41 0x10>;
		suspend-check;
	};

	smi-pd-dis1 {
		compatible = "mediatek,smi-pd";
		init-power-on;
		mediatek,suspend-check-dev-supply = <0x99 0x9a>;
		mediatek,suspend-check-port = <0x2 0x4>;
		phandle = <0x246>;
		power-domains = <0x41 0x1b>;
		suspend-check;
	};

	smi-pd-disp0 {
		compatible = "mediatek,smi-pd";
		init-power-on;
		mediatek,suspend-check-dev-supply = <0x98 0x9a>;
		mediatek,suspend-check-port = <0x1 0x2>;
		phandle = <0x245>;
		power-domains = <0x41 0x1a>;
		suspend-check;
	};

	smi-pd-img-dip {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa6 0xa5 0xa8 0xa4>;
		mediatek,suspend-check-port = <0x7 0x3 0x5 0x3>;
		phandle = <0x24f>;
		power-domains = <0x41 0xb>;
		suspend-check;
	};

	smi-pd-img-main {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x98 0x9a>;
		mediatek,suspend-check-port = <0x20 0x20 0x1>;
		phandle = <0x24e>;
		power-domains = <0x41 0xa>;
		suspend-check;
	};

	smi-pd-img-vcore {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x98 0x9a>;
		mediatek,suspend-check-port = <0x20 0x20 0x1>;
		phandle = <0x24d>;
		power-domains = <0x41 0x9>;
		suspend-check;
	};

	smi-pd-mdp0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x9a>;
		mediatek,suspend-check-port = <0x4 0x80>;
		phandle = <0x247>;
		power-domains = <0x41 0x18>;
		suspend-check;
	};

	smi-pd-mdp1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0xa1 0x9a>;
		mediatek,suspend-check-port = <0x1 0x10>;
		phandle = <0x248>;
		power-domains = <0x41 0x19>;
		suspend-check;
	};

	smi-pd-ovl0 {
		compatible = "mediatek,smi-pd";
		init-power-on;
		mediatek,suspend-check-dev-supply = <0x99 0x9e 0x9b>;
		mediatek,suspend-check-port = <0x1 0x1 0x2>;
		phandle = <0x243>;
		power-domains = <0x41 0x1c>;
		suspend-check;
	};

	smi-pd-ovl1 {
		compatible = "mediatek,smi-pd";
		init-power-on;
		mediatek,suspend-check-dev-supply = <0x98 0xa0 0x9c>;
		mediatek,suspend-check-port = <0x2 0x1 0x2>;
		phandle = <0x244>;
		power-domains = <0x41 0x1d>;
		suspend-check;
	};

	smi-pd-vdec0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99>;
		mediatek,suspend-check-port = <0x8>;
		phandle = <0x24b>;
		power-domains = <0x41 0xc>;
		suspend-check;
	};

	smi-pd-vdec1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x98>;
		mediatek,suspend-check-port = <0x8>;
		phandle = <0x24c>;
		power-domains = <0x41 0xd>;
		suspend-check;
	};

	smi-pd-venc0 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x99 0x9a>;
		mediatek,suspend-check-port = <0x10 0x20>;
		phandle = <0x249>;
		power-domains = <0x41 0xe>;
		suspend-check;
	};

	smi-pd-venc1 {
		compatible = "mediatek,smi-pd";
		mediatek,suspend-check-dev-supply = <0x98 0x9a>;
		mediatek,suspend-check-port = <0x10 0x40>;
		phandle = <0x24a>;
		power-domains = <0x41 0xf>;
		suspend-check;
	};

	smi-sysram-comm@1e80b000 {
		clock-names = "apb", "smi", "gals0", "gals1";
		clocks = <0x43 0x0 0x43 0x1 0x43 0x2 0x43 0x3>;
		compatible = "mediatek,mt6897-smi-common", "mediatek,smi-common", "syscon";
		mediatek,common-id = <0x2>;
		mediatek,smi-supply = <0x96 0x0 0x97 0x0>;
		phandle = <0x9a>;
		power-domains = <0x41 0x7>;
		reg = <0x0 0x1e80b000 0x0 0x1000>;
		smi-common;
	};

	snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-bleul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-btdl = <0x0 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x0 0xffffffff 0x19 0xe 0x20000>;
		mtk-dsp-call-final = <0x5 0xc 0x11 0x10 0x18000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-fm = <0x1 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-ktv = <0x1 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-mddl = <0x1 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x1 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-offload = <0x0 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-spatializer = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-ver = <0x1>;
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x366>;
		swdsp-smartpa-process-enable = <0x5>;
	};

	snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		phandle = <0x363>;
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;
		ranges;

		MD1-SIM1-HOT-PLUG-EINT {
			phandle = <0x2b9>;
		};

		MD1-SIM2-HOT-PLUG-EINT {
			phandle = <0x2ba>;
		};

		adsp-core0@1e050000 {
			compatible = "mediatek,mt6897-adsp_core_0";
			feature-control-bits = <0x0 0xa8e78fff>;
			interrupts = <0x0 0x2dd 0x4 0x0 0x0 0x2df 0x4 0x0 0x0 0x2e1 0x4 0x0>;
			mboxes = <0x105 0x0 0x105 0x1>;
			phandle = <0x2c3>;
			reg = <0x0 0x1e050000 0x0 0x9000 0x0 0x1e020000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x50000000 0x0 0x900000>;
		};

		adsp-core1@1e0c0000 {
			compatible = "mediatek,mt6897-adsp_core_1";
			feature-control-bits = <0x0 0x5118700f>;
			interrupts = <0x0 0x2de 0x4 0x0 0x0 0x2e0 0x4 0x0 0x0 0x2e2 0x4 0x0>;
			mboxes = <0x105 0x2 0x105 0x3>;
			phandle = <0x2c4>;
			reg = <0x0 0x1e0c0000 0x0 0x9000 0x0 0x1e090000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x50a00000 0x0 0x900000>;
		};

		adspsys@1e000000 {
			#mbox-cells = <0x1>;
			adsp-rsv-audio = <0x5c0000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-xhci = <0x80000>;
			clock-names = "clk_top_adsp_sel", "clk_top_clk26m", "clk_top_adsppll";
			clocks = <0x69 0x2e 0x69 0xb9 0x69 0xa3>;
			compatible = "mediatek,mt6897-adspsys";
			core-num = <0x2>;
			hrt-ctrl-bits = <0x60000000>;
			interconnect-names = "icc-hrt-bw";
			interconnects = <0x77 0x25 0x77 0x19>;
			interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "debug_ctrl";
			interrupts = <0x0 0x2e3 0x4 0x0 0x0 0x2e4 0x4 0x0 0x0 0x2e5 0x4 0x0 0x0 0x2e6 0x4 0x0 0x0 0x2ed 0x4 0x0>;
			phandle = <0x105>;
			power-domains = <0x41 0x6>;
			reg = <0x0 0x1e000000 0x0 0x6000 0x0 0x1e00b000 0x0 0xb000 0x0 0x1002c904 0x0 0x4 0x0 0x1e006000 0x0 0x100 0x0 0x1e006100 0x0 0x4 0x0 0x1e00610c 0x0 0x4 0x0 0x1e007000 0x0 0x100 0x0 0x1e007100 0x0 0x4 0x0 0x1e00710c 0x0 0x4 0x0 0x1e008000 0x0 0x100 0x0 0x1e008100 0x0 0x4 0x0 0x1e00810c 0x0 0x4 0x0 0x1e009000 0x0 0x100 0x0 0x1e009100 0x0 0x4 0x0 0x1e00910c 0x0 0x4 0x0 0x10001f4c 0x0 0x8>;
			reg-names = "cfg", "cfg2", "cfg_hrt", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "infracfg_rsv";
			status = "okay";
		};

		aie@15310000 {
			clock-names = "VCORE_SUB1_CON_0", "VCORE_SUB0_CON_0", "VCORE_MAIN_CON_0", "VCORE_GALS_DISP_CON_0", "IPE_FDVT", "IPE_SMI_LARB12", "IMG_IPE";
			clocks = <0x5e 0x3 0x5e 0x2 0x5e 0x1 0x5e 0x0 0x5d 0x0 0x5d 0x3 0x5d 0x9>;
			cmdqsec-supply = <0x109>;
			compatible = "mediatek,aie-isp7sp";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			fdvt-frame-done = <0x176>;
			iommus = <0xd8 0x180 0xd8 0x181>;
			mboxes = <0x108 0x14 0x0 0x1 0x109 0xb 0xffffffff 0x2>;
			mediatek,larb = <0xbd>;
			phandle = <0x311>;
			power-domains = <0x41 0xa>;
			reg = <0x0 0x15310000 0x0 0x1000>;
			sw-sync-token-tzmp-aie-set = <0x292>;
			sw-sync-token-tzmp-aie-wait = <0x291>;
		};

		aod-scp {
			compatible = "mediatek,aod_scp";
			dsc0 = <0x14e 0x1000>;
			dsi0 = <0x14d 0x1000>;
			mipitx0 = <0x11c 0x1000>;
			phandle = <0x33f>;
		};

		ap-ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0x0 0x10209000 0x0 0x1000>;
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x0 0x1020b000 0x0 0x1000>;
		};

		ap-ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0x0 0x1023c000 0x0 0x1000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0x0 0x1023e000 0x0 0x1000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0x0 0x1024c000 0x0 0x1000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0x0 0x1025c000 0x0 0x1000>;
		};

		apirq@11ce0000 {
			compatible = "mediatek,mt6983-eint";
			interrupts = <0x0 0x135 0x4 0x0>;
			mediatek,instance-num = <0x5>;
			mediatek,pins = <0x0 0x3 0x0 0x1 0x1 0x3 0x1 0x1 0x2 0x3 0x2 0x1 0x3 0x3 0x3 0x1 0x4 0x0 0x0 0x1 0x5 0x0 0x1 0x1 0x6 0x0 0x2 0x1 0x7 0x3 0x4 0x1 0x8 0x2 0x0 0x1 0x9 0x3 0x5 0x1 0xa 0x3 0x6 0x1 0xb 0x3 0x7 0x1 0xc 0x3 0x8 0x1 0xd 0x3 0x9 0x1 0xe 0x3 0xa 0x1 0xf 0x1 0x0 0x1 0x10 0x1 0x1 0x1 0x11 0x1 0x2 0x1 0x12 0x1 0x3 0x1 0x13 0x1 0x4 0x1 0x14 0x1 0x5 0x1 0x15 0x1 0x6 0x1 0x16 0x1 0x7 0x1 0x17 0x1 0x8 0x1 0x18 0x1 0x9 0x1 0x19 0x1 0xa 0x1 0x1a 0x1 0xb 0x1 0x1b 0x1 0xc 0x1 0x1c 0x1 0xd 0x1 0x1d 0x1 0xe 0x1 0x1e 0x1 0xf 0x1 0x1f 0x2 0x1 0x1 0x20 0x2 0x2 0x1 0x21 0x2 0x3 0x1 0x22 0x2 0x4 0x1 0x23 0x2 0x5 0x0 0x24 0x1 0x10 0x0 0x25 0x1 0x11 0x0 0x26 0x1 0x12 0x0 0x27 0x1 0x13 0x0 0x28 0x3 0xb 0x0 0x29 0x3 0xc 0x0 0x2a 0x3 0xd 0x0 0x2b 0x3 0xe 0x0 0x2c 0x0 0x3 0x0 0x2d 0x0 0x4 0x0 0x2e 0x0 0x5 0x0 0x2f 0x0 0x6 0x0 0x30 0x0 0x7 0x0 0x31 0x0 0x8 0x0 0x32 0x2 0x6 0x0 0x33 0x2 0x7 0x0 0x34 0x2 0x8 0x0 0x35 0x2 0x9 0x0 0x36 0x3 0xf 0x0 0x37 0x3 0x10 0x0 0x38 0x3 0x11 0x0 0x39 0x3 0x12 0x0 0x3a 0x3 0x13 0x0 0x3b 0x3 0x14 0x0 0x3c 0x3 0x15 0x0 0x3d 0x3 0x16 0x0 0x3e 0x0 0x9 0x0 0x3f 0x0 0xa 0x0 0x40 0x0 0xb 0x0 0x41 0x0 0xc 0x0 0x42 0x2 0xa 0x0 0x43 0x2 0xb 0x0 0x44 0x2 0xc 0x0 0x45 0x2 0xd 0x0 0x46 0x2 0xe 0x0 0x47 0x2 0xf 0x0 0x48 0x2 0x10 0x0 0x49 0x2 0x11 0x0 0x4a 0x2 0x12 0x0 0x4b 0x2 0x13 0x0 0x4c 0x2 0x14 0x0 0x4d 0x2 0x15 0x0 0x4e 0x0 0xd 0x0 0x4f 0x0 0xe 0x0 0x50 0x0 0xf 0x0 0x51 0x0 0x10 0x0 0x52 0x0 0x11 0x0 0x53 0x0 0x12 0x0 0x54 0x1 0x14 0x0 0x55 0x1 0x15 0x0 0x56 0x1 0x16 0x0 0x57 0x1 0x17 0x0 0x58 0x1 0x18 0x0 0x59 0x1 0x19 0x0 0x5a 0x1 0x1a 0x0 0x5b 0x1 0x1b 0x0 0x5c 0x1 0x1c 0x0 0x5d 0x1 0x1d 0x0 0x5e 0x1 0x1e 0x0 0x5f 0x1 0x1f 0x0 0x60 0x1 0x20 0x0 0x61 0x1 0x21 0x0 0x62 0x1 0x22 0x0 0x63 0x1 0x23 0x0 0x64 0x1 0x24 0x0 0x65 0x1 0x25 0x0 0x66 0x1 0x26 0x0 0x67 0x1 0x27 0x0 0x68 0x1 0x28 0x0 0x69 0x1 0x29 0x0 0x6a 0x1 0x2a 0x0 0x6b 0x1 0x2b 0x0 0x6c 0x1 0x2c 0x0 0x6d 0x1 0x2d 0x0 0x6e 0x1 0x2e 0x0 0x6f 0x1 0x2f 0x0 0x70 0x1 0x30 0x0 0x71 0x1 0x31 0x0 0x72 0x1 0x32 0x0 0x73 0x0 0x13 0x0 0x74 0x0 0x14 0x0 0x75 0x0 0x15 0x0 0x76 0x1 0x33 0x0 0x77 0x0 0x16 0x0 0x78 0x0 0x17 0x0 0x79 0x0 0x18 0x0 0x7a 0x1 0x34 0x0 0xe8 0x4 0x0 0x0 0xe9 0x4 0x1 0x0 0xea 0x4 0x2 0x0 0xeb 0x4 0x3 0x0 0xec 0x4 0x4 0x0 0xed 0x4 0x5 0x0 0xee 0x4 0x6 0x0 0xef 0x4 0x7 0x0 0xf0 0x4 0x8 0x0 0xf1 0x4 0x9 0x0 0xf2 0x4 0xa 0x0 0xf3 0x4 0xb 0x0 0xf4 0x4 0xc 0x0 0xf5 0x4 0xd 0x0 0xf6 0x4 0xe 0x0 0xf7 0x4 0xf 0x0 0xf8 0x4 0x10 0x0 0xf9 0x4 0x11 0x0>;
			mediatek,total-pin-number = <0xfa>;
			phandle = <0xe8>;
			reg = <0x0 0x11ce0000 0x0 0x1000 0x0 0x11de0000 0x0 0x1000 0x0 0x11e90000 0x0 0x1000 0x0 0x11fe0000 0x0 0x1000 0x0 0x1c01e000 0x0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-n", "eint-c";
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0x0 0x1000c000 0x0 0xe00>;
		};

		apu-top-3@190f0000 {
			compatible = "mt6897,apu_top_3";
			phandle = <0x123>;
			reg = <0x0 0x1c000000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000 0x0 0x19020000 0x0 0x1000 0x0 0x19040000 0x0 0x1000 0x0 0x190a0000 0x0 0x11000 0x0 0x190e0000 0x0 0x4000 0x0 0x190e1000 0x0 0x2000 0x0 0x190f0000 0x0 0x1000 0x0 0x190f1000 0x0 0x1000 0x0 0x190f2000 0x0 0x1000 0x0 0x190f3000 0x0 0x3000 0x0 0x190f6000 0x0 0x3000 0x0 0x190f7400 0x0 0x500 0x0 0x19100000 0x0 0x40000 0x0 0x19140000 0x0 0x1000>;
			reg-names = "sys_vlp", "sys_spm", "apu_rcx", "apu_rcx_dla", "apu_are", "apu_vcore", "apu_md32_mbox", "apu_rpc", "apu_pcu", "apu_ao_ctl", "apu_acc", "apu_pll", "apu_rpctop_mdla", "apu_acx0", "apu_acx0_rpc_lite";
		};

		apusys-hw-logger@19024000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			access-rcx-in-atf = <0x1>;
			compatible = "mediatek,apusys_hw_logger";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			enable-interrupt = <0x1>;
			interrupt-lbc-sz = <0x80000>;
			interrupt-names = "apu_logtop";
			interrupts = <0x0 0x271 0x4 0x0>;
			iommus = <0xdc 0x120581>;
			phandle = <0x16c>;
			reg = <0x0 0x19024000 0x0 0x1000 0x0 0x190e1000 0x0 0x1000>;
			reg-names = "apu_logtop", "apu_mbox";
			status = "okay";
		};

		apusys-rv@190e1000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			apu-iommu0 = <0x3a>;
			apu-iommu1 = <0xdc>;
			ce-coredump-buf-sz = <0x10000>;
			compatible = "mediatek,mt6897-apusys_rv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupt-names = "apu_wdt", "mbox0_irq", "mbox1_irq", "ce_exp_irq";
			interrupts = <0x0 0x268 0x4 0x0 0x0 0x27c 0x4 0x0 0x0 0x27d 0x4 0x0 0x0 0x267 0x4 0x0>;
			iommus = <0x3a 0x120581>;
			mdla-coredump-buf-sz = <0x0>;
			mediatek,apusys-power = <0x123>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;
			phandle = <0x139>;
			reg = <0x0 0x190e1000 0x0 0x1000 0x0 0x19001000 0x0 0x1000 0x0 0x19002000 0x0 0x10 0x0 0x1903c000 0x0 0x8000 0x0 0x19050000 0x0 0x10000 0x0 0x190f2000 0x0 0x1000 0x0 0x1d000000 0x0 0x40000 0x0 0xd298000 0x0 0x10000>;
			reg-names = "apu_mbox", "md32_sysctrl", "apu_wdt", "apu_sctrl_reviser", "md32_cache_dump", "apu_ao_ctl", "md32_tcm", "md32_debug_apb";
			regdump-buf-sz = <0x10000>;
			status = "okay";
			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;

			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};

			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};

			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};

			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};

			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};

			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};

			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};

			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};

			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};

			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};

			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};

			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};

			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};

			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
		};

		bcrm-infra-ao1-apb@1002a000 {
			compatible = "mediatek,bcrm_infra_ao1_apb";
			reg = <0x0 0x1002a000 0x0 0x1000>;
		};

		bus-dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0x0 0x10208000 0x0 0x1000>;
		};

		bus-tracer@d040000 {
			compatible = "mediatek,bus_tracer-v1";
			mediatek,at-id = <0x10 0x30>;
			mediatek,enabled-tracer = <0x1 0x0>;
			mediatek,num-tracer = <0x2>;
			reg = <0x0 0xd040000 0x0 0x1000 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd044000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100>;
		};

		cam-raw-a@1a030000 {
			#size-cells = <0x2>;
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_suba_cgpdn", "camsys_rawa_larbx_cgpdn", "camsys_rawa_cam_cgpdn", "camsys_rawa_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x4 0x4e 0x9 0x4e 0xc 0x4e 0xd 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x5 0x4d 0x0 0x4d 0x1 0x4d 0x2 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,cam-raw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xdb 0x40200 0xdb 0x10000 0xdb 0x40201 0xdb 0x10000 0xdb 0x40202 0xdb 0x10000 0xdb 0x40204 0xdb 0x10000 0xdb 0x40205 0xdb 0x10000 0xdb 0x40207 0xdb 0x10000 0xdb 0x40208 0xdb 0x10000 0xdb 0x4020a 0xdb 0x10000 0xdb 0x4020b 0xdb 0x10000 0xdb 0x4020c 0xdb 0x10000 0xdb 0x4020d 0xdb 0x10000 0xdb 0x4020e 0xdb 0x10000 0xdb 0x4020f 0xdb 0x10000>;
			interrupts = <0x0 0x1e6 0x4 0x0>;
			iommus = <0x8f 0x200 0x8f 0x201 0x8f 0x202 0x8f 0x204 0x8f 0x205 0x8f 0x207 0x8f 0x208 0x8f 0x20a 0x8f 0x20b 0x8f 0x20c 0x8f 0x20d 0x8f 0x20e 0x8f 0x20f>;
			mediatek,cam-id = <0x0>;
			mediatek,larbs = <0xc4 0xcd>;
			phandle = <0x314>;
			power-domains = <0x41 0x13>;
			reg = <0x0 0x1a030000 0x0 0x8000 0x0 0x1a038000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-raw-b@1a070000 {
			#size-cells = <0x2>;
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_subb_cgpdn", "camsys_rawb_larbx_cgpdn", "camsys_rawb_cam_cgpdn", "camsys_rawb_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x4 0x4e 0x9 0x4e 0xc 0x4e 0xd 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x6 0x4b 0x0 0x4b 0x1 0x4b 0x2 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,cam-raw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xdb 0x40480 0xdb 0x10001 0xdb 0x40481 0xdb 0x10001 0xdb 0x40482 0xdb 0x10001 0xdb 0x40484 0xdb 0x10001 0xdb 0x40485 0xdb 0x10001 0xdb 0x40487 0xdb 0x10001 0xdb 0x40488 0xdb 0x10001 0xdb 0x4048a 0xdb 0x10001 0xdb 0x4048b 0xdb 0x10001 0xdb 0x4048c 0xdb 0x10001 0xdb 0x4048d 0xdb 0x10001 0xdb 0x4048e 0xdb 0x10001 0xdb 0x4048f 0xdb 0x10001>;
			interrupts = <0x0 0x1e8 0x4 0x0>;
			iommus = <0xd8 0x480 0xd8 0x481 0xd8 0x482 0xd8 0x484 0xd8 0x485 0xd8 0x487 0xd8 0x488 0xd8 0x48a 0xd8 0x48b 0xd8 0x48c 0xd8 0x48d 0xd8 0x48e 0xd8 0x48f>;
			mediatek,cam-id = <0x1>;
			mediatek,larbs = <0xc5 0xcd>;
			power-domains = <0x41 0x14>;
			reg = <0x0 0x1a070000 0x0 0x8000 0x0 0x1a078000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-raw-c@1a0b0000 {
			#size-cells = <0x2>;
			clock-names = "camsys_cam_cgpdn", "camsys_camtg_cgpdn", "camsys_adlrd_cgpdn", "camsys_adlwr_cgpdn", "camsys_cam2mm0_gals_cgpdn", "camsys_cam2mm1_gals_cgpdn", "camsys_cam2sys_gals_cgpdn", "camsys_cam2mm2_gals_cgpdn", "camsys_cam_subc_cgpdn", "camsys_rawc_larbx_cgpdn", "camsys_rawc_cam_cgpdn", "camsys_rawc_camtg_cgpdn", "topckgen_top_cam_sel", "vlpckgen_vlp_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x4 0x4e 0x9 0x4e 0xc 0x4e 0xd 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x7 0x49 0x0 0x49 0x1 0x49 0x2 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,cam-raw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "cqi_r1", "rawi_r2", "rawi_r3", "rawi_r5", "imgo_r1", "fpri_r1", "bpci_r1", "lsci_r1", "ufeo_r1", "ltmso_r1", "drzb2no_r1", "afo_r1", "aao_r1";
			interconnects = <0xdb 0x404a0 0xdb 0x10000 0xdb 0x404a1 0xdb 0x10000 0xdb 0x404a2 0xdb 0x10000 0xdb 0x404a4 0xdb 0x10000 0xdb 0x404a5 0xdb 0x10000 0xdb 0x404a7 0xdb 0x10000 0xdb 0x404a8 0xdb 0x10000 0xdb 0x404aa 0xdb 0x10000 0xdb 0x404ab 0xdb 0x10000 0xdb 0x404ac 0xdb 0x10000 0xdb 0x404ad 0xdb 0x10000 0xdb 0x404ae 0xdb 0x10000 0xdb 0x404af 0xdb 0x10000>;
			interrupts = <0x0 0x1ea 0x4 0x0>;
			iommus = <0x8f 0x4a0 0x8f 0x4a1 0x8f 0x4a2 0x8f 0x4a4 0x8f 0x4a5 0x8f 0x4a7 0x8f 0x4a8 0x8f 0x4aa 0x8f 0x4ab 0x8f 0x4ac 0x8f 0x4ad 0x8f 0x4ae 0x8f 0x4af>;
			mediatek,cam-id = <0x2>;
			mediatek,larbs = <0xc6 0xcd>;
			power-domains = <0x41 0x15>;
			reg = <0x0 0x1a0b0000 0x0 0x8000 0x0 0x1a0b8000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-a@1a040000 {
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x0>;
			reg = <0x0 0x1a040000 0x0 0x8000 0x0 0x1a048000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-b@1a080000 {
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x1>;
			reg = <0x0 0x1a080000 0x0 0x8000 0x0 0x1a088000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-rms-c@1a0c0000 {
			compatible = "mediatek,cam-rms";
			mediatek,cam-id = <0x2>;
			reg = <0x0 0x1a0c0000 0x0 0x8000 0x0 0x1a0c8000 0x0 0x6000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-a@1a050000 {
			#size-cells = <0x2>;
			clock-names = "camsys_yuva_larbx_cgpdn", "camsys_yuva_cam_cgpdn", "camsys_yuva_camtg_cgpdn";
			clocks = <0x4c 0x0 0x4c 0x1 0x4c 0x2>;
			compatible = "mediatek,cam-yuv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drzhno_r3";
			interconnects = <0xdb 0x40220 0xdb 0x10001 0xdb 0x40221 0xdb 0x10001 0xdb 0x40222 0xdb 0x10001 0xdb 0x40223 0xdb 0x10001 0xdb 0x40224 0xdb 0x10001 0xdb 0x40225 0xdb 0x10001 0xdb 0x40226 0xdb 0x10001>;
			interrupts = <0x0 0x1e7 0x4 0x0>;
			iommus = <0x8f 0x220 0x8f 0x221 0x8f 0x222 0x8f 0x223 0x8f 0x224 0x8f 0x225 0x8f 0x226>;
			mediatek,cam-id = <0x0>;
			mediatek,larbs = <0xc7>;
			power-domains = <0x41 0x13>;
			reg = <0x0 0x1a050000 0x0 0x8000 0x0 0x1a058000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-b@1a090000 {
			#size-cells = <0x2>;
			clock-names = "camsys_yuvb_larbx_cgpdn", "camsys_yuvb_cam_cgpdn", "camsys_yuvb_camtg_cgpdn";
			clocks = <0x4a 0x0 0x4a 0x1 0x4a 0x2>;
			compatible = "mediatek,cam-yuv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drzhno_r3";
			interconnects = <0xdb 0x40440 0xdb 0x10000 0xdb 0x40441 0xdb 0x10000 0xdb 0x40442 0xdb 0x10000 0xdb 0x40443 0xdb 0x10000 0xdb 0x40444 0xdb 0x10000 0xdb 0x40445 0xdb 0x10000 0xdb 0x40446 0xdb 0x10000>;
			interrupts = <0x0 0x1e9 0x4 0x0>;
			iommus = <0x8f 0x440 0x8f 0x441 0x8f 0x442 0x8f 0x443 0x8f 0x444 0x8f 0x445 0x8f 0x446>;
			mediatek,cam-id = <0x1>;
			mediatek,larbs = <0xc8>;
			power-domains = <0x41 0x14>;
			reg = <0x0 0x1a090000 0x0 0x8000 0x0 0x1a098000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		cam-yuv-c@1a0d0000 {
			#size-cells = <0x2>;
			clock-names = "camsys_yuvc_larbx_cgpdn", "camsys_yuvc_cam_cgpdn", "camsys_yuvc_camtg_cgpdn";
			clocks = <0x48 0x0 0x48 0x1 0x48 0x2>;
			compatible = "mediatek,cam-yuv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "yuvo_r1", "yuvo_r3", "yuvo_r2", "yuvo_r5", "rgbwi_r1", "tcyso_r1", "drzhno_r3";
			interconnects = <0xdb 0x40460 0xdb 0x10001 0xdb 0x40461 0xdb 0x10001 0xdb 0x40462 0xdb 0x10001 0xdb 0x40463 0xdb 0x10001 0xdb 0x40464 0xdb 0x10001 0xdb 0x40465 0xdb 0x10001 0xdb 0x40466 0xdb 0x10001>;
			interrupts = <0x0 0x1eb 0x4 0x0>;
			iommus = <0xd8 0x460 0xd8 0x461 0xd8 0x462 0xd8 0x463 0xd8 0x464 0xd8 0x465 0xd8 0x466>;
			mediatek,cam-id = <0x2>;
			mediatek,larbs = <0xc9>;
			power-domains = <0x41 0x15>;
			reg = <0x0 0x1a0d0000 0x0 0x8000 0x0 0x1a0d8000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		camisp@1a000000 {
			clock-names = "mmdvfs_clk";
			clocks = <0xd0 0xc>;
			compatible = "mediatek,mt6897-camisp";
			interrupts = <0x0 0x1fe 0x4 0x0 0x0 0x1ff 0x4 0x0>;
			mboxes = <0x108 0x18 0x0 0x1>;
			mediatek,ccd = <0x124>;
			operating-points-v2 = <0xd6>;
			phandle = <0x313>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a000000 0x0 0x1000 0x0 0x1a0f0000 0x0 0x18c4>;
			reg-names = "base", "adl";
		};

		camsv1@1a100000 {
			clock-names = "cam_main_larb14_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_a_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x1 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x18 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l14_cqi_a", "l14_imgo0_disp_a", "l14_imgo0_mdp_a", "l14_imgo1_disp_a", "l14_imgo1_mdp_a";
			interconnects = <0xdb 0x401c0 0xdb 0x10001 0xdb 0x401c1 0xdb 0x10000 0xdb 0x401c1 0xdb 0x10001 0xdb 0x401c2 0xdb 0x10000 0xdb 0x401c2 0xdb 0x10001>;
			interrupts = <0x0 0x207 0x4 0x0 0x0 0x208 0x4 0x0 0x0 0x209 0x4 0x0 0x0 0x219 0x4 0x0>;
			mediatek,cammux-id = <0x0>;
			mediatek,camsv-id = <0x0>;
			mediatek,larb-node-names = "camisp-l14-1", "camisp-l14-2";
			mediatek,larbs = <0xc3>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a100000 0x0 0x1000 0x0 0x1a110000 0x0 0x1000 0x0 0x1a120000 0x0 0x1000 0x0 0x1a108000 0x0 0x1000 0x0 0x1a118000 0x0 0x1000 0x0 0x1a128000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv2@1a101000 {
			clock-names = "cam_main_larb13_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_b_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x0 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x19 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l13_cqi_b", "l13_imgo0_disp_b", "l13_imgo0_mdp_b", "l13_imgo1_disp_b", "l13_imgo1_mdp_b";
			interconnects = <0xdb 0x401a0 0xdb 0x10001 0xdb 0x401a1 0xdb 0x10000 0xdb 0x401a1 0xdb 0x10001 0xdb 0x401a2 0xdb 0x10000 0xdb 0x401a2 0xdb 0x10001>;
			interrupts = <0x0 0x20a 0x4 0x0 0x0 0x20b 0x4 0x0 0x0 0x20c 0x4 0x0 0x0 0x21a 0x4 0x0>;
			mediatek,cammux-id = <0x8>;
			mediatek,camsv-id = <0x1>;
			mediatek,larb-node-names = "camisp-l13-1", "camisp-l13-2";
			mediatek,larbs = <0xc2>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a101000 0x0 0x1000 0x0 0x1a111000 0x0 0x1000 0x0 0x1a121000 0x0 0x1000 0x0 0x1a109000 0x0 0x1000 0x0 0x1a119000 0x0 0x1000 0x0 0x1a129000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv3@1a102000 {
			clock-names = "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_c_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x3 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x1a 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l29_cqi_c", "l29_imgo_c";
			interconnects = <0xdb 0x403a0 0xdb 0x10000 0xdb 0x403a4 0xdb 0x10000>;
			interrupts = <0x0 0x20d 0x4 0x0 0x0 0x20e 0x4 0x0 0x0 0x20f 0x4 0x0 0x0 0x21b 0x4 0x0>;
			iommus = <0xd8 0x3a0 0xd8 0x3a4>;
			mediatek,cammux-id = <0x10>;
			mediatek,camsv-id = <0x2>;
			mediatek,larbs = <0xce>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a102000 0x0 0x1000 0x0 0x1a112000 0x0 0x1000 0x0 0x1a122000 0x0 0x1000 0x0 0x1a10a000 0x0 0x1000 0x0 0x1a11a000 0x0 0x1000 0x0 0x1a12a000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv4@1a103000 {
			clock-names = "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_d_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x3 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x1b 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l29_cqi_d", "l29_imgo_d";
			interconnects = <0xdb 0x403a1 0xdb 0x10000 0xdb 0x403a5 0xdb 0x10000>;
			interrupts = <0x0 0x210 0x4 0x0 0x0 0x211 0x4 0x0 0x0 0x212 0x4 0x0 0x0 0x21c 0x4 0x0>;
			iommus = <0xd8 0x3a1 0xd8 0x3a5>;
			mediatek,cammux-id = <0x18>;
			mediatek,camsv-id = <0x3>;
			mediatek,larbs = <0xce>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a103000 0x0 0x1000 0x0 0x1a113000 0x0 0x1000 0x0 0x1a123000 0x0 0x1000 0x0 0x1a10b000 0x0 0x1000 0x0 0x1a11b000 0x0 0x1000 0x0 0x1a12b000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv5@1a104000 {
			clock-names = "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_e_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x3 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x1c 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l29_cqi_e", "l29_imgo_e";
			interconnects = <0xdb 0x403a2 0xdb 0x10000 0xdb 0x403a6 0xdb 0x10000>;
			interrupts = <0x0 0x213 0x4 0x0 0x0 0x214 0x4 0x0 0x0 0x215 0x4 0x0 0x0 0x21d 0x4 0x0>;
			iommus = <0xd8 0x3a2 0xd8 0x3a6>;
			mediatek,cammux-id = <0x20>;
			mediatek,camsv-id = <0x4>;
			mediatek,larbs = <0xce>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a104000 0x0 0x1000 0x0 0x1a114000 0x0 0x1000 0x0 0x1a124000 0x0 0x1000 0x0 0x1a10c000 0x0 0x1000 0x0 0x1a11c000 0x0 0x1000 0x0 0x1a12c000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		camsv6@1a105000 {
			clock-names = "cam_main_larb29_con", "cam_main_camsv_top_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "cam_main_camsv_f_con", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x3 0x4e 0xb 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x4e 0x1d 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,camsv";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l29_cqi_f", "l29_imgo_f";
			interconnects = <0xdb 0x403a3 0xdb 0x10000 0xdb 0x403a7 0xdb 0x10000>;
			interrupts = <0x0 0x216 0x4 0x0 0x0 0x217 0x4 0x0 0x0 0x218 0x4 0x0 0x0 0x21e 0x4 0x0>;
			iommus = <0xd8 0x3a3 0xd8 0x3a7>;
			mediatek,cammux-id = <0x21>;
			mediatek,camsv-id = <0x5>;
			mediatek,larbs = <0xce>;
			power-domains = <0x41 0x11>;
			reg = <0x0 0x1a105000 0x0 0x1000 0x0 0x1a115000 0x0 0x1000 0x0 0x1a125000 0x0 0x1000 0x0 0x1a10d000 0x0 0x1000 0x0 0x1a11d000 0x0 0x1000 0x0 0x1a12d000 0x0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base", "inner_base_DMA", "inner_base_SCQ";
		};

		ccci-scp {
			clock-names = "infra-ccif2-ap", "infra-ccif2-md";
			clocks = <0x67 0x8 0x67 0x9>;
			compatible = "mediatek,ccci_md_scp";
			phandle = <0x2b7>;
			reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
		};

		ccifdriver@10209000 {
			clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif4-md", "infra-ccif5-md";
			clocks = <0x67 0x3 0x67 0x4 0x67 0x1 0x67 0x2 0x67 0xb 0x67 0x7>;
			compatible = "mediatek,ccci_ccif";
			interrupts = <0x0 0x121 0x4 0x0 0x0 0x122 0x4 0x0>;
			mediatek,ccif-hw-reset-bit = <0x12>;
			mediatek,ccif-hw-reset-ver = <0x1>;
			mediatek,sram-size = <0x200>;
			phandle = <0x2b3>;
			reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		};

		ccu_rproc1@0x1b180000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ccu-cores = <0x2>;
			compatible = "mediatek,ccu_rproc1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			interconnect-names = "ccu_o", "ccu_i";
			interconnects = <0xdb 0x403c3 0xdb 0x10001 0xdb 0x403c2 0xdb 0x10001>;
			iommus = <0xd8 0x303c3 0xd8 0x303c2>;
			phandle = <0xd9>;
			reg = <0x0 0x1b180000 0x0 0x9000>;
		};

		ccu_rproc@1b080000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ccu-cores = <0x2>;
			ccu_dramAddr = <0x80000000>;
			ccu_dramSize = <0x100000>;
			ccu_emiRegion = <0x14>;
			ccu_sramOffset = <0x40000>;
			ccu_sramSize = <0x10000>;
			ccu_version = <0x49>;
			clock-names = "TOP_CAM", "TOP_CCU_AHB", "VLP_CCUSYS", "VLP_CCUTM", "CCU2MM0_GALS", "CCU_LARB", "CCU_AHB", "CCUSYS_CCU0", "CCUSYS_CCU1", "CAM_CG", "CAM_VCORE_CG";
			clocks = <0x69 0x124 0x69 0x10e 0x68 0x28 0x68 0x29 0x45 0x4 0x45 0x0 0x45 0x1 0x45 0x2 0x45 0x3 0x4e 0x4 0x44 0x0>;
			compatible = "mediatek,ccu_rproc";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			interconnect-names = "ccu_o", "ccu_i";
			interconnects = <0xdb 0x403c1 0xdb 0x10001 0xdb 0x403c0 0xdb 0x10001>;
			interrupts = <0x0 0x204 0x4 0x0>;
			iommus = <0xd8 0x203c1 0xd8 0x203c0>;
			mediatek,cammainpwr = <0xda>;
			mediatek,ccu_rproc1 = <0xd9>;
			mediatek,larbs = <0xcf>;
			phandle = <0x33>;
			power-domains = <0x41 0x17>;
			reg = <0x0 0x1b080000 0x0 0x9000>;
			secured = "yes";
		};

		ccucammain {
			compatible = "mediatek,ccucammain";
			phandle = <0xda>;
			power-domains = <0x41 0x11>;
		};

		clkbuf-ctrl {
			compatible = "mediatek,mt6897-clkbuf";
			phandle = <0x265>;
			pmic = <0xe0>;
			pmic-supply = <0xe0>;
			pmif = <0xe2>;
			srclken-rc = <0xe1>;
		};

		cmdq-test {
			cmdq-supply = <0x109>;
			compatible = "mediatek,cmdq-test";
			gce-event-names = "token_user_0";
			gce-events = <0x106 0x289>;
			mboxes = <0x108 0xc 0x0 0x1 0x106 0xc 0xffffffff 0x1 0x108 0x19 0x0 0x1 0x109 0x9 0x0 0x1>;
			mediatek,gce = <0x108>;
			mediatek,gce-subsys = <0x63 0x1>;
			token-gpr-set4 = [02 c0];
			token-user0 = [02 89];
		};

		cq-dma@10212000 {
			clock-names = "cqdma";
			clocks = <0x67 0x6>;
			compatible = "mediatek,cqdma";
			dma-channel-mask = <0x3f>;
			dma-channels = <0x4>;
			interrupts = <0x0 0x102 0x4 0x0 0x0 0x103 0x4 0x0 0x0 0x104 0x4 0x0 0x0 0x105 0x4 0x0>;
			reg = <0x0 0x10212000 0x0 0x100 0x0 0x10212100 0x0 0x100 0x0 0x10212200 0x0 0x100 0x0 0x10212300 0x0 0x100>;
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0x0 0xd020000 0x0 0x10000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			interrupts = <0x0 0x10c 0x0 0x0>;
			reg = <0x0 0xd0a0000 0x0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0x0 0xd030000 0x0 0x1000>;
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0x0 0xd100000 0x0 0x100000>;
		};

		dcm@c000200 {
			compatible = "mediatek,mt6897-dcm";
			phandle = <0x26a>;
			reg = <0x0 0xc000200 0x0 0xc0 0x0 0xc040000 0x0 0x1a0 0x0 0xc070000 0x0 0x30 0x0 0xc100000 0x0 0xe0 0x0 0xc18c000 0x0 0x220 0x0 0xc1ac000 0x0 0x220 0x0 0xc1c0000 0x0 0x220 0x0 0xc1d0000 0x0 0x220 0x0 0xc1e0000 0x0 0x220 0x0 0xc1f0000 0x0 0x220 0x0 0x1002c000 0x0 0xb10 0x0 0x11035000 0x0 0x30 0x0 0x1c017000 0x0 0xd0>;
			reg-names = "mcusys_par_wrap", "mcusys_cpc", "mcupm", "mpsys", "mcusys_complex0", "mcusys_complex1", "mcusys_cpu4", "mcusys_cpu5", "mcusys_cpu6", "mcusys_cpu7", "ifrbus_ao", "peri_ao_bcrm", "vlp_ao_bcrm";
		};

		debug-ctrl-infra-ao1-apb@1002b000 {
			compatible = "mediatek,debug_ctrl_infra_ao1_apb";
			reg = <0x0 0x1002b000 0x0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10022000 0x0 0x1000>;
		};

		devapc-ao-infra-peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10023000 0x0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0x0 0x1001c000 0x0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6897-devapc";
			interrupts = <0x0 0x118 0x4 0x0 0x0 0x80 0x1 0x0 0x0 0x363 0x4 0x0 0x0 0x2ec 0x4 0x0 0x0 0x1c8 0x4 0x0 0x0 0x360 0x4 0x0 0x0 0x24f 0x4 0x0>;
			reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x1c01c000 0x0 0x1000 0x0 0x1e019000 0x0 0x1000 0x0 0x1e826000 0x0 0x1000 0x0 0x1eca4000 0x0 0x1000 0x0 0x13fa2000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1103c000 0x0 0x1000 0x0 0x1c018000 0x0 0x1000 0x0 0x1e01c000 0x0 0x1000 0x0 0x1e820000 0x0 0x1000 0x0 0x1eca0000 0x0 0x1000 0x0 0x13fa1000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		};

		dfd-mcu {
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x280000>;
			check-pattern-offset = <0x20>;
			chip-id-offset = <0x38>;
			compatible = "mediatek,dfd_mcu";
			dfd-disable-efuse = <0x19 0x1e>;
			dfd-timeout = <0x2710>;
			enabled = <0x1>;
			hw-version = <0x23>;
			nr-big-core = <0x4>;
			nr-header-row = <0x4>;
			nr-max-core = <0x8>;
			nr-rs-entry-big = <0x10>;
			nr-rs-entry-little = <0x8>;
			phandle = <0x25b>;
			sw-version = <0x1>;

			dfd-cache {
				buf-length = <0x280000>;
				dfd-timeout = <0x3e80>;
				enabled = <0x1>;
				phandle = <0x25c>;
				tap-en = <0x200000>;
			};
		};

		dfd-soc {
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
			buf-length = <0x300000>;
			compatible = "mediatek,dfd_soc";
			dfd-timeout = <0x1000>;
			enabled = <0x1>;
			phandle = <0x25d>;
		};

		dfd@13600000 {
			compatible = "mediatek,dfd";
			reg = <0x0 0x13600000 0x0 0x200000>;
		};

		dfd@13800000 {
			compatible = "mediatek,dfd";
			reg = <0x0 0x13800000 0x0 0x200000>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0x0 0xc600000 0x0 0x100000>;
		};

		disp-aal@14002000 {
			aal-dre3 = <0x11e>;
			clocks = <0x62 0x2>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6897-disp-aal";
			interrupts = <0x0 0x164 0x4 0x0>;
			mtk-aal-clarity-support = <0x1>;
			mtk-aal-support = <0x1>;
			mtk-dre30-support = <0x1>;
			phandle = <0x2f6>;
			reg = <0x0 0x14002000 0x0 0x1000>;
		};

		disp-aal@14202000 {
			aal-dre3 = <0x11f>;
			clocks = <0x61 0x2>;
			compatible = "mediatek,disp1_aal0", "mediatek,mt6897-disp-aal";
			interrupts = <0x0 0x190 0x4 0x0>;
			mtk-aal-clarity-support = <0x1>;
			mtk-aal-support = <0x1>;
			mtk-dre30-support = <0x1>;
			phandle = <0x2f7>;
			reg = <0x0 0x14202000 0x0 0x1000>;
		};

		disp-c3d@14003000 {
			clocks = <0x62 0x3>;
			compatible = "mediatek,disp_c3d0", "mediatek,mt6897-disp-c3d";
			interrupts = <0x0 0x165 0x4 0x0>;
			phandle = <0x2f4>;
			reg = <0x0 0x14003000 0x0 0x1000>;
		};

		disp-c3d@14203000 {
			clocks = <0x61 0x3>;
			compatible = "mediatek,disp1_c3d0", "mediatek,mt6897-disp-c3d";
			interrupts = <0x0 0x191 0x4 0x0>;
			phandle = <0x2f5>;
			reg = <0x0 0x14203000 0x0 0x1000>;
		};

		disp-ccorr@14004000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x62 0x4>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x166 0x4 0x0>;
			phandle = <0x2ec>;
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		disp-ccorr@14005000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x62 0x5>;
			compatible = "mediatek,disp_ccorr1", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x167 0x4 0x0>;
			phandle = <0x2ed>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		disp-ccorr@14021000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x62 0x28>;
			compatible = "mediatek,disp_ccorr2", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x17f 0x4 0x0>;
			phandle = <0x2ee>;
			reg = <0x0 0x14021000 0x0 0x1000>;
		};

		disp-ccorr@14022000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x62 0x29>;
			compatible = "mediatek,disp_ccorr3", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x180 0x4 0x0>;
			phandle = <0x2ef>;
			reg = <0x0 0x14022000 0x0 0x1000>;
		};

		disp-ccorr@14204000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x61 0x4>;
			compatible = "mediatek,disp1_ccorr0", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x192 0x4 0x0>;
			phandle = <0x2f0>;
			reg = <0x0 0x14204000 0x0 0x1000>;
		};

		disp-ccorr@14205000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x61 0x5>;
			compatible = "mediatek,disp1_ccorr1", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x193 0x4 0x0>;
			phandle = <0x2f1>;
			reg = <0x0 0x14205000 0x0 0x1000>;
		};

		disp-ccorr@14221000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x0>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x61 0x28>;
			compatible = "mediatek,disp1_ccorr2", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x1ab 0x4 0x0>;
			phandle = <0x2f2>;
			reg = <0x0 0x14221000 0x0 0x1000>;
		};

		disp-ccorr@14222000 {
			ccorr-bit = <0xd>;
			ccorr-linear = <0x1>;
			ccorr-linear-per-pipe = <0x10>;
			ccorr-num-per-pipe = <0x2>;
			clocks = <0x61 0x29>;
			compatible = "mediatek,disp1_ccorr3", "mediatek,mt6897-disp-ccorr";
			interrupts = <0x0 0x1ac 0x4 0x0>;
			phandle = <0x2f3>;
			reg = <0x0 0x14222000 0x0 0x1000>;
		};

		disp-chist0@14006000 {
			clocks = <0x62 0x6>;
			compatible = "mediatek,disp_chist0", "mediatek,mt6897-disp-chist";
			interrupts = <0x0 0x168 0x4 0x0>;
			phandle = <0x300>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		disp-chist1@14007000 {
			clocks = <0x62 0x7>;
			compatible = "mediatek,disp_chist1", "mediatek,mt6897-disp-chist";
			interrupts = <0x0 0x169 0x4 0x0>;
			phandle = <0x301>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		disp-color@14008000 {
			clocks = <0x62 0x8>;
			compatible = "mediatek,disp_color0", "mediatek,mt6897-disp-color";
			interrupts = <0x0 0x16a 0x4 0x0>;
			phandle = <0x2ea>;
			reg = <0x0 0x14008000 0x0 0x1000>;
		};

		disp-color@14208000 {
			clocks = <0x61 0x8>;
			compatible = "mediatek,disp1_color0", "mediatek,mt6897-disp-color";
			interrupts = <0x0 0x196 0x4 0x0>;
			phandle = <0x2eb>;
			reg = <0x0 0x14208000 0x0 0x1000>;
		};

		disp-dither@14009000 {
			clocks = <0x62 0x9>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6897-disp-dither";
			interrupts = <0x0 0x16b 0x4 0x0>;
			phandle = <0x2fc>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		disp-dither@1400a000 {
			clocks = <0x62 0xa>;
			compatible = "mediatek,disp_dither1", "mediatek,mt6897-disp-dither";
			interrupts = <0x0 0x16c 0x4 0x0>;
			phandle = <0x2fd>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		disp-dither@14209000 {
			clocks = <0x61 0x9>;
			compatible = "mediatek,disp1_dither0", "mediatek,mt6897-disp-dither";
			interrupts = <0x0 0x197 0x4 0x0>;
			phandle = <0x2fe>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x14209000 0x0 0x1000>;
		};

		disp-dither@1420a000 {
			clocks = <0x61 0xa>;
			compatible = "mediatek,disp1_dither1", "mediatek,mt6897-disp-dither";
			interrupts = <0x0 0x198 0x4 0x0>;
			phandle = <0x2ff>;
			pure-clr-det = <0x0>;
			pure-clr-num = <0x7>;
			pure-clr-rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1420a000 0x0 0x1000>;
		};

		disp-dp-intf0@1400b000 {
			clock-names = "hf_fmm_ck", "hf_fdp_ck", "MUX_DP", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK";
			clocks = <0x62 0x13 0x62 0x2c 0x69 0x1c 0x69 0xb2 0x69 0xb3 0x69 0xb4 0x69 0xb0>;
			compatible = "mediatek,dp_intf", "mediatek,mt6897-dp-intf";
			interrupts = <0x0 0x16d 0x4 0x0>;
			phandle = <0x2cb>;
			phy-names = "dp_tx";
			phys = <0x11b>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp-dsc-wrap0@1400c000 {
			clocks = <0x62 0x14>;
			compatible = "mediatek,disp_dsc_wrap0", "mediatek,mt6897-disp-dsc";
			interrupts = <0x0 0x16e 0x4 0x0>;
			phandle = <0x14e>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp-gamma@1400e000 {
			clocks = <0x62 0x16>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6897-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x171 0x4 0x0>;
			phandle = <0x2f8>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		disp-gamma@14023000 {
			clocks = <0x62 0x2a>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp_gamma1", "mediatek,mt6897-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x181 0x4 0x0>;
			phandle = <0x2f9>;
			reg = <0x0 0x14023000 0x0 0x1000>;
		};

		disp-gamma@1420e000 {
			clocks = <0x61 0x16>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp1_gamma0", "mediatek,mt6897-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x19d 0x4 0x0>;
			phandle = <0x2fa>;
			reg = <0x0 0x1420e000 0x0 0x1000>;
		};

		disp-gamma@14223000 {
			clocks = <0x61 0x2a>;
			color-protect-black = <0x0>;
			color-protect-blue = <0x0>;
			color-protect-green = <0x0>;
			color-protect-lsb = <0x0>;
			color-protect-red = <0x0>;
			color-protect-white = <0x0>;
			compatible = "mediatek,disp1_gamma1", "mediatek,mt6897-disp-gamma";
			gamma-data-mode = <0x2>;
			interrupts = <0x0 0x1ad 0x4 0x0>;
			phandle = <0x2fb>;
			reg = <0x0 0x14223000 0x0 0x1000>;
		};

		disp-mdp-aal@1400f000 {
			clock-names = "DRE3_AAL0";
			clocks = <0x62 0x17>;
			compatible = "mediatek,disp_mdp_aal0", "mediatek,mt6897-dmdp-aal";
			interrupts = <0x0 0x172 0x4 0x0>;
			phandle = <0x11e>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp-mdp-aal@1420f000 {
			clock-names = "DRE3_AAL1";
			clocks = <0x61 0x17>;
			compatible = "mediatek,disp1_mdp_aal0", "mediatek,mt6897-dmdp-aal";
			interrupts = <0x0 0x19e 0x4 0x0>;
			phandle = <0x11f>;
			reg = <0x0 0x1420f000 0x0 0x1000>;
		};

		disp-merge0@14011000 {
			clocks = <0x62 0x19>;
			compatible = "mediatek,disp_merge0", "mediatek,mt6897-disp-merge";
			interrupts = <0x0 0x174 0x4 0x0>;
			phandle = <0x339>;
			reg = <0x0 0x14011000 0x0 0x1000>;
		};

		disp-mutex0@14001000 {
			clocks = <0x62 0x1 0x61 0x1 0x60 0x3 0x5f 0x3>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6897-disp-mutex";
			dispsys-num = <0x2>;
			interrupts = <0x0 0x162 0x4 0x0 0x0 0x182 0x4 0x0>;
			mediatek,mml = <0x116>;
			ovlsys-num = <0x2>;
			phandle = <0x117>;
			power-domains = <0x41 0x1b>;
			reg = <0x0 0x14001000 0x0 0x1000 0x0 0x14201000 0x0 0x1000 0x0 0x14401000 0x0 0x1000 0x0 0x14601000 0x0 0x1000>;
		};

		disp-oddmr0@14013000 {
			clocks = <0x62 0x1b>;
			compatible = "mediatek,disp_oddmr0", "mediatek,mt6897-disp-oddmr";
			interconnect-names = "DDP_COMPONENT_ODDMR0_DMRR", "DDP_COMPONENT_ODDMR0_ODR", "DDP_COMPONENT_ODDMR0_ODW", "DDP_COMPONENT_ODDMR0_DMRR_HRT", "DDP_COMPONENT_ODDMR0_ODR_HRT", "DDP_COMPONENT_ODDMR0_ODW_HRT";
			interconnects = <0xdb 0x40402 0xdb 0x10001 0xdb 0x40403 0xdb 0x10001 0xdb 0x40404 0xdb 0x10001 0xdb 0x40402 0xdb 0x10001 0xdb 0x40403 0xdb 0x10001 0xdb 0x40404 0xdb 0x10001>;
			interrupts = <0x0 0x176 0x4 0x0>;
			iommus = <0x8f 0x402 0x8f 0x403 0x8f 0x404>;
			mediatek,larb = <0xb1 0x402 0xb1 0x403 0xb1 0x404>;
			mediatek,larb-oddmr-dmrr = <0x0>;
			mediatek,larb-oddmr-odr = <0x1>;
			mediatek,larb-oddmr-odw = <0x2>;
			phandle = <0x308>;
			reg = <0x0 0x14013000 0x0 0x2000>;
		};

		disp-ovl0@14402000 {
			clocks = <0x60 0x4>;
			compatible = "mediatek,disp_ovl0", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			interconnects = <0xdb 0x40001 0xdb 0x10000 0xdb 0x40001 0xdb 0x10000 0xdb 0x40001 0xdb 0x10000>;
			interrupts = <0x0 0x183 0x4 0x0>;
			iommus = <0x8f 0x1 0x8f 0x0>;
			mediatek,larb = <0xad 0x1 0xae 0x20>;
			phandle = <0x118>;
			power-domains = <0x41 0x1c>;
			reg = <0x0 0x14402000 0x0 0x1000>;
		};

		disp-ovl1@14403000 {
			clocks = <0x60 0x5>;
			compatible = "mediatek,disp_ovl1", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos", "DDP_COMPONENT_OVL1_2L_fbdc_qos", "DDP_COMPONENT_OVL1_2L_hrt_qos";
			interconnects = <0xdb 0x40022 0xdb 0x10001 0xdb 0x40022 0xdb 0x10001 0xdb 0x40022 0xdb 0x10001>;
			interrupts = <0x0 0x184 0x4 0x0>;
			iommus = <0x8f 0x22 0x8f 0x21>;
			mediatek,larb = <0xae 0x22 0xad 0x2>;
			phandle = <0x2cd>;
			reg = <0x0 0x14403000 0x0 0x1000>;
		};

		disp-ovl2@14404000 {
			clocks = <0x60 0x6>;
			compatible = "mediatek,disp_ovl2", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos", "DDP_COMPONENT_OVL2_2L_fbdc_qos", "DDP_COMPONENT_OVL2_2L_hrt_qos";
			interconnects = <0xdb 0x40004 0xdb 0x10000 0xdb 0x40004 0xdb 0x10000 0xdb 0x40004 0xdb 0x10000>;
			interrupts = <0x0 0x185 0x4 0x0>;
			iommus = <0x8f 0x4 0x8f 0x3>;
			mediatek,larb = <0xad 0x4 0xae 0x23>;
			phandle = <0x2ce>;
			reg = <0x0 0x14404000 0x0 0x1000>;
		};

		disp-ovl3@14405000 {
			clocks = <0x60 0x7>;
			compatible = "mediatek,disp_ovl3", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos", "DDP_COMPONENT_OVL3_2L_fbdc_qos", "DDP_COMPONENT_OVL3_2L_hrt_qos";
			interconnects = <0xdb 0x40025 0xdb 0x10001 0xdb 0x40025 0xdb 0x10001 0xdb 0x40025 0xdb 0x10001>;
			interrupts = <0x0 0x186 0x4 0x0>;
			iommus = <0x8f 0x25 0x8f 0x24>;
			mediatek,larb = <0xae 0x25 0xad 0x5>;
			phandle = <0x2cf>;
			reg = <0x0 0x14405000 0x0 0x1000>;
		};

		disp-postalign0 {
			clocks = <0x62 0x1c>;
			compatible = "mediatek,disp_postalign0", "mediatek,mt6897-disp-postalign";
			phandle = <0x306>;
		};

		disp-postmask0@14015000 {
			clocks = <0x62 0x1d>;
			compatible = "mediatek,disp_postmask0", "mediatek,mt6897-disp-postmask";
			interrupts = <0x0 0x177 0x4 0x0>;
			iommus = <0x8f 0x400>;
			mediatek,larb = <0xb1>;
			mediatek,smi-id = <0x20>;
			phandle = <0x30a>;
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		disp-rsz0@14016000 {
			clocks = <0x62 0x1f>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6897-disp-rsz";
			interrupts = <0x0 0x178 0x4 0x0>;
			phandle = <0x2da>;
			reg = <0x0 0x14016000 0x0 0x1000>;
		};

		disp-rsz1@14406000 {
			clocks = <0x60 0x8>;
			compatible = "mediatek,disp_rsz1", "mediatek,mt6897-disp-rsz";
			interrupts = <0x0 0x187 0x4 0x0>;
			phandle = <0x2dc>;
			reg = <0x0 0x14406000 0x0 0x1000>;
		};

		disp-spr@14017000 {
			clocks = <0x62 0x20>;
			compatible = "mediatek,disp_spr0", "mediatek,mt6897-disp-spr";
			interrupts = <0x0 0x179 0x4 0x0>;
			phandle = <0x304>;
			reg = <0x0 0x14017000 0x0 0x1000>;
		};

		disp-spr@14217000 {
			clocks = <0x61 0x20>;
			compatible = "mediatek,disp1_spr0", "mediatek,mt6897-disp-spr";
			interrupts = <0x0 0x1a5 0x4 0x0>;
			phandle = <0x305>;
			reg = <0x0 0x14217000 0x0 0x1000>;
		};

		disp-tdshp@14018000 {
			clocks = <0x62 0x21>;
			compatible = "mediatek,disp_tdshp0", "mediatek,mt6897-disp-tdshp";
			interrupts = <0x0 0x17a 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2e6>;
			reg = <0x0 0x14018000 0x0 0x1000>;
		};

		disp-tdshp@14019000 {
			clocks = <0x62 0x22>;
			compatible = "mediatek,disp_tdshp1", "mediatek,mt6897-disp-tdshp";
			interrupts = <0x0 0x17b 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2e7>;
			reg = <0x0 0x14019000 0x0 0x1000>;
		};

		disp-tdshp@14218000 {
			clocks = <0x61 0x21>;
			compatible = "mediatek,disp1_tdshp0", "mediatek,mt6897-disp-tdshp";
			interrupts = <0x0 0x1a6 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2e8>;
			reg = <0x0 0x14218000 0x0 0x1000>;
		};

		disp-tdshp@14219000 {
			clocks = <0x61 0x22>;
			compatible = "mediatek,disp1_tdshp1", "mediatek,mt6897-disp-tdshp";
			interrupts = <0x0 0x1a7 0x4 0x0>;
			mtk-tdshp-clarity-support = <0x1>;
			phandle = <0x2e9>;
			reg = <0x0 0x14219000 0x0 0x1000>;
		};

		disp-wdma0@14408000 {
			clocks = <0x60 0xa>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x2a7>;
			fifo-size-2plane = <0x1c0>;
			fifo-size-3plane = <0x1bd>;
			fifo-size-uv-2plane = <0xe0>;
			fifo-size-uv-3plane = <0x6e>;
			interrupts = <0x0 0x189 0x4 0x0>;
			iommus = <0x8f 0x6>;
			mediatek,larb = <0xad>;
			mediatek,smi-id = <0x0>;
			phandle = <0x2d4>;
			reg = <0x0 0x14408000 0x0 0x1000>;
		};

		disp-wdma1@1401c000 {
			clocks = <0x62 0x25>;
			compatible = "mediatek,disp_wdma1", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x38a>;
			fifo-size-2plane = <0x257>;
			fifo-size-3plane = <0x254>;
			fifo-size-uv-2plane = <0xe5>;
			fifo-size-uv-3plane = <0x94>;
			interrupts = <0x0 0x17e 0x4 0x0>;
			iommus = <0x8f 0x405>;
			mediatek,larb = <0xb1>;
			mediatek,smi-id = <0x20>;
			phandle = <0x2d5>;
			reg = <0x0 0x1401c000 0x0 0x1000>;
		};

		disp-wdma2@1440a000 {
			clocks = <0x60 0xc>;
			compatible = "mediatek,disp_wdma2", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x6d>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x18b 0x4 0x0>;
			iommus = <0x8f 0x26>;
			mediatek,larb = <0xae>;
			mediatek,smi-id = <0x1>;
			phandle = <0x2d6>;
			reg = <0x0 0x1440a000 0x0 0x1000>;
		};

		disp-y2r0@14000000 {
			clocks = <0x62 0x27>;
			compatible = "mediatek,disp_y2r0", "mediatek,mt6897-disp-y2r";
			phandle = <0x2de>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		disp1-chist0@14206000 {
			clocks = <0x61 0x6>;
			compatible = "mediatek,disp1_chist0", "mediatek,mt6897-disp-chist";
			interrupts = <0x0 0x194 0x4 0x0>;
			phandle = <0x302>;
			reg = <0x0 0x14206000 0x0 0x1000>;
		};

		disp1-chist1@14207000 {
			clocks = <0x61 0x7>;
			compatible = "mediatek,disp1_chist1", "mediatek,mt6897-disp-chist";
			interrupts = <0x0 0x195 0x4 0x0>;
			phandle = <0x303>;
			reg = <0x0 0x14207000 0x0 0x1000>;
		};

		disp1-oddmr0@14213000 {
			clocks = <0x61 0x1b>;
			compatible = "mediatek,disp1_oddmr0", "mediatek,mt6897-disp-oddmr";
			interconnect-names = "DDP_COMPONENT_ODDMR1_DMRR", "DDP_COMPONENT_ODDMR1_ODR", "DDP_COMPONENT_ODDMR1_ODW", "DDP_COMPONENT_ODDMR1_DMRR_HRT", "DDP_COMPONENT_ODDMR1_ODR_HRT", "DDP_COMPONENT_ODDMR1_ODW_HRT";
			interconnects = <0xdb 0x40422 0xdb 0x10000 0xdb 0x40423 0xdb 0x10000 0xdb 0x40424 0xdb 0x10000 0xdb 0x40422 0xdb 0x10000 0xdb 0x40423 0xdb 0x10000 0xdb 0x40424 0xdb 0x10000>;
			interrupts = <0x0 0x1a2 0x4 0x0>;
			iommus = <0x8f 0x422 0x8f 0x423 0x8f 0x424>;
			mediatek,larb = <0xb2 0x422 0xb2 0x423 0xb2 0x424>;
			mediatek,larb-oddmr-dmrr = <0x0>;
			mediatek,larb-oddmr-odr = <0x1>;
			mediatek,larb-oddmr-odw = <0x2>;
			phandle = <0x309>;
			reg = <0x0 0x14213000 0x0 0x2000>;
		};

		disp1-ovl0@14602000 {
			clocks = <0x5f 0x4>;
			compatible = "mediatek,disp1_ovl0", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL4_2L_qos", "DDP_COMPONENT_OVL4_2L_fbdc_qos", "DDP_COMPONENT_OVL4_2L_hrt_qos";
			interconnects = <0xdb 0x40281 0xdb 0x10001 0xdb 0x40281 0xdb 0x10001 0xdb 0x40281 0xdb 0x10001>;
			interrupts = <0x0 0x1af 0x4 0x0>;
			iommus = <0x8f 0x281 0x8f 0x280>;
			mediatek,larb = <0xaf 0x281 0xb0 0x2a0>;
			phandle = <0x119>;
			power-domains = <0x41 0x1d>;
			reg = <0x0 0x14602000 0x0 0x1000>;
		};

		disp1-ovl1@14603000 {
			clocks = <0x5f 0x5>;
			compatible = "mediatek,disp1_ovl1", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL5_2L_qos", "DDP_COMPONENT_OVL5_2L_fbdc_qos", "DDP_COMPONENT_OVL5_2L_hrt_qos";
			interconnects = <0xdb 0x402a2 0xdb 0x10000 0xdb 0x402a2 0xdb 0x10000 0xdb 0x402a2 0xdb 0x10000>;
			interrupts = <0x0 0x1b0 0x4 0x0>;
			iommus = <0x8f 0x2a2 0x8f 0x2a1>;
			mediatek,larb = <0xb0 0x2a2 0xaf 0x282>;
			phandle = <0x2d0>;
			reg = <0x0 0x14603000 0x0 0x1000>;
		};

		disp1-ovl2@14604000 {
			clocks = <0x5f 0x6>;
			compatible = "mediatek,disp1_ovl2", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL6_2L_qos", "DDP_COMPONENT_OVL6_2L_fbdc_qos", "DDP_COMPONENT_OVL6_2L_hrt_qos";
			interconnects = <0xdb 0x40284 0xdb 0x10001 0xdb 0x40284 0xdb 0x10001 0xdb 0x40284 0xdb 0x10001>;
			interrupts = <0x0 0x1b1 0x4 0x0>;
			iommus = <0x8f 0x284 0x8f 0x283>;
			mediatek,larb = <0xaf 0x284 0xb0 0x2a3>;
			phandle = <0x2d1>;
			reg = <0x0 0x14604000 0x0 0x1000>;
		};

		disp1-ovl3@14605000 {
			clocks = <0x5f 0x7>;
			compatible = "mediatek,disp1_ovl3", "mediatek,mt6897-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL7_2L_qos", "DDP_COMPONENT_OVL7_2L_fbdc_qos", "DDP_COMPONENT_OVL7_2L_hrt_qos";
			interconnects = <0xdb 0x402a5 0xdb 0x10000 0xdb 0x402a5 0xdb 0x10000 0xdb 0x402a5 0xdb 0x10000>;
			interrupts = <0x0 0x1b2 0x4 0x0>;
			iommus = <0x8f 0x2a5 0x8f 0x2a4>;
			mediatek,larb = <0xb0 0x2a5 0xaf 0x285>;
			phandle = <0x2d2>;
			reg = <0x0 0x14605000 0x0 0x1000>;
		};

		disp1-postalign0 {
			clocks = <0x61 0x1c>;
			compatible = "mediatek,disp1_postalign0", "mediatek,mt6897-disp-postalign";
			phandle = <0x307>;
		};

		disp1-postmask0@14215000 {
			clocks = <0x61 0x1d>;
			compatible = "mediatek,disp1_postmask0", "mediatek,mt6897-disp-postmask";
			interrupts = <0x0 0x1a3 0x4 0x0>;
			iommus = <0x8f 0x420>;
			mediatek,larb = <0xb2>;
			mediatek,smi-id = <0x21>;
			phandle = <0x30b>;
			reg = <0x0 0x14215000 0x0 0x1000>;
		};

		disp1-rsz0@14216000 {
			clocks = <0x61 0x1f>;
			compatible = "mediatek,disp1_rsz0", "mediatek,mt6897-disp-rsz";
			interrupts = <0x0 0x1a4 0x4 0x0>;
			phandle = <0x2db>;
			reg = <0x0 0x14216000 0x0 0x1000>;
		};

		disp1-rsz1@14606000 {
			clocks = <0x5f 0x8>;
			compatible = "mediatek,disp1_rsz1", "mediatek,mt6897-disp-rsz";
			interrupts = <0x0 0x1b3 0x4 0x0>;
			phandle = <0x2dd>;
			reg = <0x0 0x14606000 0x0 0x1000>;
		};

		disp1-wdma0@14608000 {
			clocks = <0x5f 0xa>;
			compatible = "mediatek,disp1_wdma0", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x2a7>;
			fifo-size-2plane = <0x1c0>;
			fifo-size-3plane = <0x1bd>;
			fifo-size-uv-2plane = <0xe0>;
			fifo-size-uv-3plane = <0x6e>;
			interrupts = <0x0 0x1b5 0x4 0x0>;
			iommus = <0x8f 0x286>;
			mediatek,larb = <0xaf>;
			mediatek,smi-id = <0x14>;
			phandle = <0x2d7>;
			reg = <0x0 0x14608000 0x0 0x1000>;
		};

		disp1-wdma1@1421c000 {
			clocks = <0x61 0x25>;
			compatible = "mediatek,disp1_wdma1", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x38a>;
			fifo-size-2plane = <0x257>;
			fifo-size-3plane = <0x254>;
			fifo-size-uv-2plane = <0xe5>;
			fifo-size-uv-3plane = <0x94>;
			interrupts = <0x0 0x1aa 0x4 0x0>;
			iommus = <0x8f 0x425>;
			mediatek,larb = <0xb2>;
			mediatek,smi-id = <0x21>;
			phandle = <0x2d8>;
			reg = <0x0 0x1421c000 0x0 0x1000>;
		};

		disp1-wdma2@1460a000 {
			clocks = <0x5f 0xc>;
			compatible = "mediatek,disp1_wdma2", "mediatek,mt6897-disp-wdma";
			fifo-size-1plane = <0x6d>;
			fifo-size-2plane = <0x0>;
			fifo-size-3plane = <0x0>;
			fifo-size-uv-2plane = <0x0>;
			fifo-size-uv-3plane = <0x0>;
			interrupts = <0x0 0x1b7 0x4 0x0>;
			iommus = <0x8f 0x2a6>;
			mediatek,larb = <0xb0>;
			mediatek,smi-id = <0x15>;
			phandle = <0x2d9>;
			reg = <0x0 0x1460a000 0x0 0x1000>;
		};

		disp1-y2r0@14200000 {
			clocks = <0x61 0x27>;
			compatible = "mediatek,disp1_y2r0", "mediatek,mt6897-disp-y2r";
			phandle = <0x2df>;
			reg = <0x0 0x14200000 0x0 0x1000>;
		};

		dispsys-config@14000000 {
			#address-cells = <0x2>;
			#clock-cells = <0x1>;
			#size-cells = <0x2>;
			clock-num = <0x30>;
			clocks = <0x62 0x0 0x62 0x1 0x62 0xb 0x62 0xc 0x62 0xd 0x62 0xe 0x62 0xf 0x62 0x10 0x62 0x11 0x62 0x12 0x62 0x1e 0x62 0x2d 0x61 0x0 0x61 0x1 0x61 0xb 0x61 0xc 0x61 0xd 0x61 0xe 0x61 0xf 0x61 0x10 0x61 0x11 0x61 0x12 0x61 0x1e 0x61 0x2d 0x60 0x0 0x60 0x3 0x60 0xd 0x60 0xe 0x60 0xf 0x60 0x10 0x60 0x11 0x60 0x12 0x60 0x13 0x60 0x14 0x60 0x15 0x60 0x16 0x5f 0x0 0x5f 0x3 0x5f 0xd 0x5f 0xe 0x5f 0xf 0x5f 0x10 0x5f 0x11 0x5f 0x12 0x5f 0x13 0x5f 0x14 0x5f 0x15 0x5f 0x16>;
			compatible = "mediatek,mt6897-disp";
			crtc-ovl-usage = <0x7 0x4 0x8>;
			default-emi-eff = <0x2260>;
			dispsys-num = <0x2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			emi-eff-lp5-table = <0x4b0 0xd52 0x1090 0x1720 0x17ac 0x1d74 0x1b44 0x206c 0x1d1a 0x21fc 0x1efa 0x22ec 0x2030 0x2315 0x20bc 0x239c>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_CFG3", "CLIENT_TRIG_LOOP0", "CLIENT_TRIG_LOOP1", "CLIENT_TRIG_LOOP3", "CLIENT_EVENT_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_PQ0";
			gce-event-names = "disp_mutex0_eof", "disp_mutex1_eof", "disp_token_stream_dirty0", "disp_token_stream_dirty1", "disp_token_stream_dirty3", "disp_wait_dsi0_te", "disp_wait_dsi1_te", "disp_token_stream_eof0", "disp_token_stream_eof1", "disp_token_stream_eof3", "disp_dsi0_eof", "disp_dsi1_eof", "disp_token_esd_eof0", "disp_token_esd_eof1", "disp_token_esd_eof3", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_stream_block1", "disp_token_stream_block3", "disp_token_cabc_eof0", "disp_token_cabc_eof1", "disp_token_cabc_eof3", "disp_wdma0_eof2", "disp_wait_dp_intf0_te", "disp_dp_intf0_eof", "disp_mutex2_eof", "disp_ovlsys_wdma2_eof2", "disp_dsi0_sof0", "disp_dsi1_sof0", "disp_token_vfp_period0", "disp_token_disp_va_start0", "disp_token_disp_va_end0", "disp_token_disp_va_start2", "disp_token_disp_va_end2", "disp_token_disp_te0", "disp_token_disp_prefetch_te0", "disp_gpio_te0", "disp_gpio_te1", "disp_dsi0_targetline0", "disp_dsi1_targetline0", "disp_ovlsys_wdma0_eof0", "disp_ovlsys_wdma0_eof2", "disp_token_disp_v_idle_power_on0", "disp_token_disp_check_trigger_merge0", "disp_ovlsys_wdma1_eof0", "disp_ovlsys_ovl0_2l_sof0";
			gce-events = <0x106 0x1f 0x106 0x1c6 0x106 0x280 0x106 0x2b6 0x106 0x2ca 0x106 0x1e9 0x106 0x269 0x106 0x281 0x106 0x2b7 0x106 0x2cb 0x106 0x1c3 0x106 0x243 0x106 0x282 0x106 0x2b8 0x106 0x2cc 0x106 0x1bf 0x106 0x1b4 0x106 0x283 0x106 0x2b9 0x106 0x2cd 0x106 0x284 0x106 0x2ba 0x106 0x2ce 0x106 0x1b4 0x106 0x191 0x106 0x246 0x106 0x246 0x106 0x57 0x106 0x194 0x106 0x214 0x106 0x285 0x106 0x2b4 0x106 0x2b5 0x106 0x2b4 0x106 0x2b5 0x106 0x2c1 0x106 0x2c2 0x106 0x382 0x106 0x383 0x106 0x1ea 0x106 0x26a 0x106 0x17 0x106 0x17 0x106 0x2c3 0x106 0x2c4 0x106 0x16 0x106 0x0>;
			gce-subsys = <0x106 0x14000000 0x1 0x106 0x14010000 0x2 0x106 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_IDLEMGR_ASYNC", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_ODDMR_OD_AEE", "MTK_DRM_OPT_ODDMR_DMR_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_MML_SUPPORT_CMD_MODE", "MTK_DRM_OPT_MML_PQ", "MTK_DRM_OPT_MML_IR", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_RES_SWITCH", "MTK_DRM_OPT_PREFETCH_TE", "MTK_DRM_OPT_VIDLE_APSRC_OFF", "MTK_DRM_OPT_VIDLE_DSI_PLL_OFF", "MTK_DRM_OPT_CHECK_TRIGGER_MERGE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_OVL_BW_MONITOR", "MTK_DRM_OPT_GPU_CACHE", "MTK_DRM_OPT_SPHRT", "MTK_DRM_OPT_SDPA_OVL_SWITCH", "MTK_DRM_OPT_HRT_BY_LARB", "MTK_DRM_OPT_RES_SWITCH_ON_AP", "MTK_DRM_OPT_TILE_OVERHEAD", "MTK_DRM_OPT_VBLANK_CONFIG_REC";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x1 0x0>;
			interconnect-names = "disp_hrt_qos", "disp_hrt_by_larb", "disp_dp_hrt_by_larb";
			interconnects = <0xdb 0x30029 0xdb 0x10000 0xdb 0x3002a 0xdb 0x10001 0xdb 0x3002b 0xdb 0x10001>;
			iommus = <0x8f 0x2>;
			mboxes = <0x106 0x0 0x0 0x4 0x106 0x1 0x0 0x4 0x106 0x2 0x0 0x4 0x106 0x18 0x0 0x4 0x106 0x3 0xffffffff 0x2 0x106 0x5 0xffffffff 0x2 0x106 0x19 0xffffffff 0x2 0x106 0x7 0xffffffff 0x2 0x106 0x4 0x0 0x4 0x106 0x6 0x0 0x3 0x106 0x16 0x0 0x1>;
			mediatek,mailbox-gce = <0x106>;
			mediatek,mml = <0x116>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			mmqos-supply = <0xdb>;
			nvmem-cell-names = "efuse_seg_disp_cell";
			nvmem-cells = <0x11a>;
			operating-points-v2 = <0xd1>;
			ovlsys-num = <0x2>;
			pd-names = "side_dispsys", "ovlsys", "side_ovlsys";
			pd-others = <0x117 0x118 0x119>;
			phandle = <0x2ca>;
			power-domains = <0x41 0x1a>;
			pre-define-bw = <0xffffffff 0x1068 0x0>;
			reg = <0x0 0x14000000 0x0 0x1000 0x0 0x14200000 0x0 0x1000 0x0 0x14400000 0x0 0x1000 0x0 0x14600000 0x0 0x1000>;
		};

		dma-controller@11300b80 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x1b 0x14>;
			compatible = "mediatek,mt6985-uart-dma";
			dma-requests = <0x8>;
			interrupts = <0x0 0xdb 0x4 0x0 0x0 0xdc 0x4 0x0 0x0 0xdd 0x4 0x0 0x0 0xde 0x4 0x0 0x0 0xdf 0x4 0x0 0x0 0xe0 0x4 0x0 0x0 0xe1 0x4 0x0 0x0 0xe2 0x4 0x0>;
			phandle = <0xdf>;
			reg = <0x0 0x11300b80 0x0 0x80 0x0 0x11300c00 0x0 0x80 0x0 0x11300c80 0x0 0x80 0x0 0x11300d00 0x0 0x80 0x0 0x11300d80 0x0 0x80 0x0 0x11300e00 0x0 0x80 0x0 0x11300e80 0x0 0x80 0x0 0x11300f00 0x0 0x80>;
		};

		dp-tx@11e10000 {
			#phy-cells = <0x0>;
			compatible = "mediatek,mt6897-dp_tx", "mediatek,dp_tx";
			dptx,phy-params = <0x221c1814 0x24241e18 0x302a 0xe080400 0xc0600 0x6>;
			interrupts = <0x0 0x318 0x4 0x0>;
			mediatek,vs-voter = <0x2f 0x149a 0x20 0x1>;
			phandle = <0x11b>;
			power-domains = <0x41 0x1f>;
			reg = <0x0 0x11e10000 0x0 0x5000>;
		};

		dpmaif@10014000 {
			clock-names = "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-dpmaif-rg-mmw-clk";
			clocks = <0x67 0xa 0x67 0x5 0x67 0xc>;
			compatible = "mediatek,dpmaif";
			dpmaif-infracfg = <0x67>;
			hw-reset-ver = <0x1>;
			interconnect-names = "icc-mdspd-bw";
			interconnects = <0x77 0x24 0x77 0x0>;
			interrupts = <0x0 0x133 0x4 0x0 0x0 0x354 0x4 0x0>;
			mediatek,dpmaif-cap = <0xc>;
			mediatek,dpmaif-ver = <0x3>;
			mediatek,plat-info = <0x1af1>;
			net-spd-ver = <0x5>;
			phandle = <0x2b2>;
			reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
			required-opps = <0x78 0x79>;
		};

		dramc-ch0-top0@10230000 {
			compatible = "mediatek,dramc_ch0_top0";
			reg = <0x0 0x10230000 0x0 0x2000>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0x0 0x10232000 0x0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0x0 0x10234000 0x0 0x1000>;
		};

		dramc-ch0-top3@10235000 {
			compatible = "mediatek,dramc_ch0_top3";
			reg = <0x0 0x10235000 0x0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0x0 0x10236000 0x0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0x0 0x10238000 0x0 0x2000>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0x0 0x1023a000 0x0 0x2000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x0 0x10240000 0x0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x0 0x10242000 0x0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x0 0x10244000 0x0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x0 0x10245000 0x0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0x0 0x10246000 0x0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0x0 0x10248000 0x0 0x2000>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0x0 0x1024a000 0x0 0x2000>;
		};

		dramc-ch2-top0@10250000 {
			compatible = "mediatek,dramc_ch2_top0";
			reg = <0x0 0x10250000 0x0 0x2000>;
		};

		dramc-ch2-top1@10252000 {
			compatible = "mediatek,dramc_ch2_top1";
			reg = <0x0 0x10252000 0x0 0x2000>;
		};

		dramc-ch2-top2@10254000 {
			compatible = "mediatek,dramc_ch2_top2";
			reg = <0x0 0x10254000 0x0 0x1000>;
		};

		dramc-ch2-top3@10255000 {
			compatible = "mediatek,dramc_ch2_top3";
			reg = <0x0 0x10255000 0x0 0x1000>;
		};

		dramc-ch2-top4@10256000 {
			compatible = "mediatek,dramc_ch2_top4";
			reg = <0x0 0x10256000 0x0 0x2000>;
		};

		dramc-ch2-top5@10258000 {
			compatible = "mediatek,dramc_ch2_top5";
			reg = <0x0 0x10258000 0x0 0x2000>;
		};

		dramc-ch2-top6@1025a000 {
			compatible = "mediatek,dramc_ch2_top6";
			reg = <0x0 0x1025a000 0x0 0x2000>;
		};

		dramc-ch3-top0@10260000 {
			compatible = "mediatek,dramc_ch3_top0";
			reg = <0x0 0x10260000 0x0 0x2000>;
		};

		dramc-ch3-top1@10262000 {
			compatible = "mediatek,dramc_ch3_top1";
			reg = <0x0 0x10262000 0x0 0x2000>;
		};

		dramc-ch3-top2@10264000 {
			compatible = "mediatek,dramc_ch3_top2";
			reg = <0x0 0x10264000 0x0 0x1000>;
		};

		dramc-ch3-top3@10265000 {
			compatible = "mediatek,dramc_ch3_top3";
			reg = <0x0 0x10265000 0x0 0x1000>;
		};

		dramc-ch3-top4@10266000 {
			compatible = "mediatek,dramc_ch3_top4";
			reg = <0x0 0x10266000 0x0 0x2000>;
		};

		dramc-ch3-top5@10268000 {
			compatible = "mediatek,dramc_ch3_top5";
			reg = <0x0 0x10268000 0x0 0x2000>;
		};

		dramc-ch3-top6@1026a000 {
			compatible = "mediatek,dramc_ch3_top6";
			reg = <0x0 0x1026a000 0x0 0x2000>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0x0 0x10900000 0x0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0x0 0x10940000 0x0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0x0 0x10a00000 0x0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0x0 0x10a40000 0x0 0xc0000>;
		};

		dramc-md32-s2-apb@10b00000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0x0 0x10b00000 0x0 0x40000>;
		};

		dramc-md32-s2-apb@10b40000 {
			compatible = "mediatek,dramc_md32_s2_apb";
			reg = <0x0 0x10b40000 0x0 0xc0000>;
		};

		dramc-md32-s3-apb@10c00000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0x0 0x10c00000 0x0 0x40000>;
		};

		dramc-md32-s3-apb@10c40000 {
			compatible = "mediatek,dramc_md32_s3_apb";
			reg = <0x0 0x10c40000 0x0 0xc0000>;
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			phandle = <0x25a>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
			ver = <0x2>;
		};

		dsi-te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0x2d3>;
			status = "disabled";
		};

		dsi@1400d000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x62 0x15 0x62 0x2b 0x11c>;
			compatible = "mediatek,dsi0", "mediatek,mt6897-dsi";
			interrupts = <0x0 0x170 0x4 0x0>;
			phandle = <0x14d>;
			phy-names = "dphy";
			phys = <0x11c>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		dsi@1420d000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x61 0x15 0x61 0x2b 0x11d>;
			compatible = "mediatek,dsi1", "mediatek,mt6897-dsi";
			interrupts = <0x0 0x19c 0x4 0x0>;
			phandle = <0x2cc>;
			phy-names = "dphy";
			phys = <0x11d>;
			reg = <0x0 0x1420d000 0x0 0x1000>;
			status = "disabled";
		};

		dvfsrc@1c00f000 {
			#interconnect-cells = <0x1>;
			compatible = "mediatek,mt6897-dvfsrc";
			phandle = <0x77>;
			reg = <0x0 0x1c00f000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000>;
			reg-names = "dvfsrc", "spm";

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				interconnects = <0x77 0x18 0x77 0x0 0x77 0x18 0x77 0x0 0x77 0x21 0x77 0x19>;
				rc-vcore-supply = <0x92>;
				required-opps = <0x78 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f>;
				vcore-supply = <0x14c>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
				interconnect-names = "icc-bw", "icc-hrt-bw";
				interconnects = <0x77 0x18 0x77 0x0 0x77 0x21 0x77 0x19>;
				rc-vcore-supply = <0x92>;
			};

			dvfsrc-vcore {
				phandle = <0x92>;
				regulator-always-on;
				regulator-max-microvolt = <0xc3500>;
				regulator-min-microvolt = <0x8c618>;
				regulator-name = "dvfsrc-vcore";
			};

			opp0 {
				opp-peak-KBps = <0x26e8f00>;
				phandle = <0x78>;
			};

			opp1 {
				opp-peak-KBps = <0x2160ec0>;
				phandle = <0x79>;
			};

			opp2 {
				opp-peak-KBps = <0x19a7620>;
				phandle = <0x7a>;
			};

			opp3 {
				opp-peak-KBps = <0x12e1fc0>;
				phandle = <0x7b>;
			};

			opp4 {
				opp-peak-KBps = <0xc96a80>;
				phandle = <0x7c>;
			};

			opp5 {
				opp-peak-KBps = <0xac6ca0>;
				phandle = <0x7d>;
			};

			opp6 {
				opp-peak-KBps = <0x958940>;
				phandle = <0x7e>;
			};

			opp7 {
				opp-peak-KBps = <0x493e00>;
				phandle = <0x7f>;
			};

			opp8 {
				opp-peak-KBps = <0x0>;
				phandle = <0x80>;
			};
		};

		dvgf@1a1a0c00 {
			#size-cells = <0x2>;
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x69 0x52 0x4e 0x4 0x4e 0x8 0x4e 0x16 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x4 0x47 0x5 0x47 0x6 0x47 0x7 0x47 0x8 0x46 0x0 0x46 0x1 0x46 0x2 0x46 0x3 0x46 0x4>;
			compatible = "mediatek,dvgf";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvgfdoneasyncshot = <0x1d9>;
			interrupts = <0x0 0x222 0x4 0x0>;
			iommus = <0xd8 0x264 0xd8 0x265 0xd8 0x266 0xd8 0x267 0xd8 0x26a 0xd8 0x26b>;
			mboxes = <0x108 0x15 0x3e8 0x1>;
			phandle = <0x317>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a1a0c00 0x0 0x1000>;
		};

		dvp@1a1a0800 {
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x69 0x52 0x4e 0x4 0x4e 0x8 0x4e 0x16 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x4 0x47 0x5 0x47 0x6 0x47 0x7 0x47 0x8 0x46 0x0 0x46 0x1 0x46 0x2 0x46 0x3 0x46 0x4>;
			compatible = "mediatek,dvp";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvpdoneasyncshot = <0x1b5>;
			interrupts = <0x0 0x206 0x4 0x0>;
			iommus = <0xd8 0x264 0xd8 0x265 0xd8 0x266 0xd8 0x267 0xd8 0x26a 0xd8 0x26b>;
			mboxes = <0x108 0x15 0x3e8 0x1>;
			phandle = <0x316>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a1a0800 0x0 0x1000>;
		};

		dvs@1a1a0000 {
			clock-names = "CLK_TOP_DPE_SEL", "CLK_CAM_MAIN_CON_0", "CLK_CAM_MRAW_CON_0", "CLK_CAM_DPE_CON_0", "CLK_CAM_LARBX", "CLK_CAM_GALS", "CLK_CAM_CAMTG", "CLK_CAM_MRAW0", "CLK_CAM_MRAW1", "CLK_CAM_MRAW2", "CLK_CAM_MRAW3", "CLK_CAM_PDA0", "CLK_CAM_PDA1", "IPE_LARB19", "CLK_CAMSYS_DPE", "CLK_CAMSYS_FUS", "CLK_CAMSYS_DHZE", "CLK_CAMSYS_CLAS";
			clocks = <0x69 0x52 0x4e 0x4 0x4e 0x8 0x4e 0x16 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x4 0x47 0x5 0x47 0x6 0x47 0x7 0x47 0x8 0x46 0x0 0x46 0x1 0x46 0x2 0x46 0x3 0x46 0x4>;
			compatible = "mediatek,dvs";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvsdoneasyncshot = <0x1b6>;
			interrupts = <0x0 0x205 0x4 0x0>;
			iommus = <0xd8 0x264 0xd8 0x265 0xd8 0x266 0xd8 0x267 0xd8 0x26a 0xd8 0x26b>;
			mboxes = <0x108 0x15 0x3e8 0x1>;
			phandle = <0x315>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a1a0000 0x0 0x1000 0x0 0x1a000000 0x0 0x1000 0x0 0x1a170000 0x0 0x1000 0x0 0x1a1d0000 0x0 0x1000>;
		};

		eas-info {
			compatible = "mediatek,eas-info";
			csram-base = <0x11bc00>;
			offs-cap = <0xfa0>;
			offs-thermal-limit = <0x1208 0x120c 0x1210 0x1214>;
			phandle = <0x25f>;
			version = <0x226>;
		};

		emi-2nd@10357000 {
			compatible = "mediatek,emi_2nd";
			reg = <0x0 0x10357000 0x0 0x1000>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			mediatek,emi-reg = <0xf0>;
			reg = <0x0 0x1026c000 0x0 0x1000 0x0 0x10310000 0x0 0x1000 0x0 0x1026d000 0x0 0x1000 0x0 0x10311000 0x0 0x1000>;

			pre-setting {

				setting1 {
					addr = <0x1002c100>;
					mask-value = <0x1800>;
					reg-name = "SLEEP_PROT_EN_8";
					set-value = <0x0>;
				};

				setting2 {
					addr = <0x1002c120>;
					mask-value = <0x1800>;
					reg-name = "SLEEP_PROT_EN_9";
					set-value = <0x0>;
				};

				setting3 {
					addr = <0x10270300>;
					mask-value = <0x0>;
					reg-name = "N_DCM_FR";
					set-value = <0xff>;
				};

				setting4 {
					addr = <0x1030e300>;
					mask-value = <0x0>;
					reg-name = "S_DCM_FR";
					set-value = <0xff>;
				};
			};
		};

		emi-m4-m-apb@10328000 {
			compatible = "mediatek,emi_m4_m_apb";
			reg = <0x0 0x10328000 0x0 0x1000>;
		};

		emi-m6-m-apb@10329000 {
			compatible = "mediatek,emi_m6_m_apb";
			reg = <0x0 0x10329000 0x0 0x1000>;
		};

		emi-m7-m-apb@1032a000 {
			compatible = "mediatek,emi_m7_m_apb";
			reg = <0x0 0x1032a000 0x0 0x1000>;
		};

		emi-mpu-apb@10330000 {
			compatible = "mediatek,emi_mpu_apb";
			reg = <0x0 0x10330000 0x0 0x5000>;
		};

		emi-mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0x0 0x10226000 0x0 0x1000>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0x0 0x10219000 0x0 0x1000>;
		};

		emicen@10219000 {
			a2d-disph = <0xe>;
			a2d-hash = <0xb>;
			compatible = "mediatek,mt6877-emicen", "mediatek,common-emicen";
			mediatek,emi-reg = <0xef>;
			phandle = <0xf0>;
			reg = <0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000>;
		};

		emichn@10235000 {
			compatible = "mediatek,mt6877-emichn", "mediatek,common-emichn";
			phandle = <0xef>;
			reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10265000 0x0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6983-emiisu", "mediatek,common-emiisu";
			ctrl-intf = <0x1>;
		};

		emimpu@10226000 {
			clear = <0x1f0 0x80000000 0x1 0x160 0xffffffff 0x10 0x200 0x3 0x10>;
			clear-md = <0x1fc 0x80000000 0x1>;
			compatible = "mediatek,common-emimpu";
			dump = <0x1f0 0x1f8 0x1fc>;
			interrupts = <0x0 0x11a 0x4 0x0>;
			mediatek,emi-reg = <0xf0>;
			phandle = <0x2ac>;
			reg = <0x0 0x10226000 0x0 0x1000 0x0 0x10225000 0x0 0x1000>;
		};

		emislb@10342000 {
			clear = <0x680 0x80000000 0x1>;
			compatible = "mediatek,common-emislb";
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24>;
			interrupts = <0x0 0x11e 0x4 0x0>;
			mpu-base-clear = <0x1>;
			phandle = <0x2b1>;
			reg = <0x0 0x10342000 0x0 0x1000 0x0 0x10343000 0x0 0x1000>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,mt6897-fhctl";
			gpueb-supply = <0xee>;
			mcupm-supply = <0xed>;
			phandle = <0x2ab>;
			reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00 0x0 0x13fa0100 0x0 0x30 0x0 0x13fa0000 0x0 0x100 0x0 0x13fa0d00 0x0 0x30 0x0 0x13fa0c00 0x0 0x100 0x0 0xc030100 0x0 0x30 0x0 0xc030000 0x0 0x100 0x0 0xc030500 0x0 0x30 0x0 0xc030400 0x0 0x100 0x0 0xc030900 0x0 0x30 0x0 0xc030800 0x0 0x100 0x0 0xc030d00 0x0 0x30 0x0 0xc030c00 0x0 0x100 0x0 0xc034100 0x0 0x30 0x0 0xc034000 0x0 0x100>;

			map0 {
				domain = "top";
				method = "fhctl-ap";

				adsppll {
					fh-id = <0x6>;
					perms = <0x1e>;
				};

				imgpll {
					fh-id = <0x7>;
				};

				mainpll {
					fh-id = <0x4>;
					perms = <0x1e>;
				};

				mmpll {
					fh-id = <0x3>;
					perms = <0x1e>;
				};

				mpll {
					fh-id = <0x2>;
					perms = <0x1e>;
				};

				msdcpll {
					fh-id = <0x5>;
					perms = <0x1e>;
				};

				tvdpll {
					fh-id = <0x8>;
				};
			};

			map10 {
				domain = "mcu1";
				method = "fhctl-mcupm";

				cpu0pll {
					fh-id = <0x0>;
					perms = <0x1c>;
				};
			};

			map11 {
				domain = "mcu2";
				method = "fhctl-mcupm";

				cpu1pll {
					fh-id = <0x0>;
					perms = <0x1c>;
				};
			};

			map12 {
				domain = "mcu3";
				method = "fhctl-mcupm";

				cpu2pll {
					fh-id = <0x0>;
					perms = <0x1c>;
				};
			};

			map13 {
				domain = "mcu4";
				method = "fhctl-mcupm";

				ptppll {
					fh-id = <0x0>;
					perms = <0x1c>;
				};
			};

			map5 {
				domain = "gpu0";
				method = "fhctl-gpueb";

				mfg-ao-mfgpll {
					fh-id = <0x0>;
				};
			};

			map8 {
				domain = "gpu3";
				method = "fhctl-gpueb";

				mfgsc-ao-mfgscpll {
					fh-id = <0x0>;
				};
			};

			map9 {
				domain = "mcu0";
				method = "fhctl-mcupm";

				buspll {
					fh-id = <0x0>;
					perms = <0x1c>;
				};
			};
		};

		fingerprint {
			compatible = "mediatek,goodix-fp";
			phandle = <0x312>;
		};

		gce-mbox-m-sec@1e990000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x43 0x1>;
			compatible = "mediatek,mailbox-gce-sec";
			dma-mask-bit = <0x23>;
			mboxes = <0x108 0xf 0xffffffff 0x1>;
			phandle = <0x109>;
			power-domains = <0x41 0x7>;
			reg = <0x0 0x1e990000 0x0 0x4000>;
			virtio-supply = <0x107>;
		};

		gce-mbox-sec@1e980000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x43 0x0>;
			compatible = "mediatek,mailbox-gce-sec";
			dma-mask-bit = <0x23>;
			mboxes = <0x106 0xf 0xffffffff 0x1>;
			phandle = <0x8e>;
			power-domains = <0x41 0x7>;
			reg = <0x0 0x1e980000 0x0 0x4000>;
			virtio-supply = <0x107>;
		};

		gce@1e980000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0x43 0x0 0x43 0x3>;
			compatible = "mediatek,mt6897-gce";
			default-tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3 02 c9 02 9a];
			dma-mask-bit = <0x23>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x1c7 0x4 0x0>;
			iommus = <0xd8 0x561>;
			iommus-supply = <0xd8>;
			mboxes = <0x106 0xd 0xffffffff 0x1 0x106 0xe 0xffffffff 0x7>;
			mediatek,smi = <0xa1 0x97>;
			phandle = <0x106>;
			power-domains = <0x41 0x7>;
			prebuilt-enable;
			reg = <0x0 0x1e980000 0x0 0x4000>;
		};

		gce@1e990000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0x43 0x1 0x43 0x3>;
			compatible = "mediatek,mt6897-gce";
			default-tokens = <0x2bc02bd 0x2be02bf 0x2c002c6 0x2c702aa 0x2ad02b0 0x2b302c9>;
			dma-mask-bit = <0x23>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x1c6 0x4 0x0>;
			iommus = <0xd8 0x562>;
			iommus-supply = <0xd8>;
			mboxes = <0x108 0xd 0xffffffff 0x1 0x108 0xe 0xffffffff 0x7>;
			mediatek,smi = <0xa1 0x97>;
			phandle = <0x108>;
			power-domains = <0x41 0x7>;
			prebuilt-enable;
			reg = <0x0 0x1e990000 0x0 0x4000>;
		};

		ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <0x115>;
			phandle = <0x111>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0x0 0xc400000 0x0 0x40000>;
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0x0 0xc000000 0x0 0x400000>;
		};

		gpio {
			compatible = "mediatek,gpio_usage_mapping";
			phandle = <0x2b8>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			phandle = <0x269>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		gps@18c00000 {
			b13b14-status-addr = <0x1c000008>;
			compatible = "mediatek,mt6897-gps";
			emi-addr = <0x0>;
			emi-alignment = <0x100000>;
			emi-connac-ver = <0x2>;
			emi-max-addr = <0xc0000000>;
			emi-size = <0x100000>;
			interrupts = <0x0 0x25c 0x4 0x0 0x0 0x25d 0x4 0x0 0x0 0x25e 0x4 0x0 0x0 0x25f 0x4 0x0 0x0 0x260 0x4 0x0 0x0 0x261 0x4 0x0 0x0 0x262 0x4 0x0>;
			phandle = <0x318>;
			reg = <0x0 0x18000000 0x0 0x100000 0x0 0x18c00000 0x0 0x100000 0x0 0x1c000000 0x0 0x4 0x0 0x1cc03028 0x0 0x4 0x0 0x1cc03030 0x0 0x4 0x0 0x1cc030cc 0x0 0x28>;
			reg-names = "conn_infra_base", "conn_gps_base", "status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel", "tia2_gps_debug";
		};

		gpu-fdvfs@112000 {
			compatible = "mediatek,gpu_fdvfs";
			fdvfs-policy-support = <0x0>;
			gpu-freq-notify-support = <0x1>;
			reg = <0x0 0x112000 0x0 0x400>;
		};

		gpu-loading-mode {
			compatible = "mediatek,gpu_loading_mode";
			dvfs-loading-mode = <0x5>;
			dvfs-workload-mode = <0x5>;
			phandle = <0x2c8>;
		};

		gpu-prefence {
			compatible = "mediatek,gpu_prefence";
			dvfs-prefence-enable = <0x1>;
			phandle = <0x2c9>;
		};

		gpu-qos@112000 {
			compatible = "mediatek,gpu_qos";
			phandle = <0x2c7>;
			qos-mode = <0x0>;
			qos-sysram-support = <0x1>;
			qos-value = <0x0>;
			reg = <0x0 0x112000 0x0 0x20>;
		};

		gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-diagnosis-mode = <0x0>;
			gpueb-logger-support = <0x0>;
			gpueb-mem-name-table = "MEM_ID_GPUFREQ", "MEM_ID_LOG";
			gpueb-mem-table = <0x0 0x4000 0x1 0x180000>;
			gpueb-support = <0x1>;
			interrupt-names = "mbox0";
			interrupts = <0x0 0x24c 0x4 0x0>;
			mbox-count = <0x1>;
			mbox-size = <0xa0>;
			phandle = <0xee>;
			recv-name-table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "CH_IPIR_C_MET", "CH_IPIS_C_MET", "IPI_ID_BRISKET";
			recv-table = <0x0 0x0 0x4 0x0 0x0 0x1 0x0 0x6 0x1 0x1 0x2 0x0 0x1 0x0 0x1 0x3 0x0 0x1 0x0 0x1 0x4 0x0 0x1 0x1 0x1 0x5 0x0 0x4 0x1 0x1 0x6 0x0 0x1 0x1 0x1 0x7 0x0 0x6 0x1 0x1 0x8 0x0 0x4 0x0 0x1 0x9 0x0 0x1 0x1 0x1 0xa 0x0 0x3 0x1 0x1>;
			reg = <0x0 0x13c00000 0x0 0x30000 0x0 0x13c2fd1c 0x0 0x64 0x0 0x13c60000 0x0 0x2000 0x0 0x13c2fd80 0x0 0x280 0x0 0x13c62004 0x0 0x4 0x0 0x13c62074 0x0 0x4 0x0 0x13c62000 0x0 0x4 0x0 0x13c62078 0x0 0x4>;
			reg-names = "gpueb_base", "gpueb_gpr_base", "gpueb_reg_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
			send-name-table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "CH_IPIR_C_MET", "CH_IPIS_C_MET", "IPI_ID_BRISKET";
			send-table = <0x0 0x0 0x4 0x1 0x0 0x6 0x2 0x0 0x3 0x3 0x0 0x6 0x4 0x0 0x9 0x5 0x0 0x4 0x6 0x0 0x6 0x7 0x0 0x6 0x8 0x0 0x1 0x9 0x0 0x4 0xa 0x0 0x3>;
			slot-size = <0x4>;
			ts-mbox = <0x0>;
		};

		gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			gpufreq-wrapper-supply = <0x114>;
			phandle = <0x115>;
			reg = <0x0 0x13fbf000 0x0 0x1000 0x0 0x13fa0000 0x0 0x400 0x0 0x13fa0c00 0x0 0x400 0x0 0x13f90000 0x0 0x10000 0x0 0x1c001000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x1021c000 0x0 0x1000 0x0 0x1021e000 0x0 0x1000 0x0 0x10270000 0x0 0x1000 0x0 0x1030e000 0x0 0x1000 0x0 0x1002c000 0x0 0x1000 0x0 0x10023000 0x0 0x1000 0x0 0x1002b000 0x0 0x1000 0x0 0x10042000 0x0 0x1000 0x0 0x10028000 0x0 0x1000 0x0 0x11e80000 0x0 0x1000 0x0 0x13fbc000 0x0 0x1000 0x0 0x1000d000 0x0 0x1000 0x0 0x13fe0000 0x0 0x1000 0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000 0x0 0x1025e000 0x0 0x1000 0x0 0x1025f000 0x0 0x1000 0x0 0x10309000 0x0 0x1000 0x0 0x1030a000 0x0 0x1000 0x0 0x118800 0x0 0x2000>;
			reg-names = "mfg_top_config", "mfg_pll", "mfgsc_pll", "mfg_rpc", "sleep", "topckgen", "nth_emicfg", "sth_emicfg", "nth_emicfg_ao_mem", "sth_emicfg_ao_mem", "ifrbus_ao", "infra_ao_debug_ctrl", "infra_ao1_debug_ctrl", "nth_emi_ao_debug_ctrl", "sth_emi_ao_debug_ctrl", "efuse", "mfg_secure", "drm_debug", "mfg_ips", "emi_reg", "sub_emi_reg", "nemi_mi32_smi_sub", "nemi_mi33_smi_sub", "semi_mi32_smi_sub", "semi_mi33_smi_sub", "sysram_mfg_history";
			vgpu-supply = <0x112>;
			vsram-supply = <0x113>;
		};

		hcp@15001000 {
			compatible = "mediatek,hcp7sp";
			iommus = <0xd8 0x1e0>;
			phandle = <0x120>;
			reg = <0x0 0x15001000 0x0 0x4000>;
		};

		hre-top-mdpsys@1f017000 {
			clock-names = "MDP_HRE_TOP_MDPSYS";
			clocks = <0x42 0x27>;
			compatible = "mediatek,hre_top_mdpsys";
			phandle = <0x31a>;
			reg = <0x0 0x1f017000 0x0 0x1000>;
		};

		hre-top-mdpsys@1f817000 {
			compatible = "mediatek,hre_top_mdpsys";
			reg = <0x0 0x1f817000 0x0 0x1000>;
		};

		hwccf-apb@10320000 {
			compatible = "mediatek,hwccf_apb";
			reg = <0x0 0x10320000 0x0 0x2000>;
		};

		i2c@14220000 {
			compatible = "mediatek,i2c";
			reg = <0x0 0x14220000 0x0 0x1000>;
		};

		imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-7sp";
			iommus = <0xd8 0x1e0>;
			phandle = <0x121>;
			reg = <0x0 0x15002000 0x0 0x4000>;
		};

		imgsys-fw@15000000 {
			adl-tile-done = [01 18];
			apu-sync-token = [02 a3];
			clock-names = "IMGSYS_CG_IMG_TRAW0", "IMGSYS_CG_IMG_TRAW1", "IMGSYS_CG_IMG_DIP0", "IMGSYS_CG_IMG_WPE0", "IMGSYS_CG_IMG_WPE1", "IMGSYS_CG_IMG_WPE2", "IMGSYS_CG_IMG_AVS", "IMGSYS_CG_IMG_IPS", "IMGSYS_CG_SUB_COMMON0", "IMGSYS_CG_SUB_COMMON1", "IMGSYS_CG_SUB_COMMON2", "IMGSYS_CG_SUB_COMMON3", "IMGSYS_CG_SUB_COMMON4", "IMGSYS_CG_GALS_RX_DIP0", "IMGSYS_CG_GALS_RX_DIP1", "IMGSYS_CG_GALS_RX_TRAW0", "IMGSYS_CG_GALS_RX_WPE0", "IMGSYS_CG_GALS_RX_WPE1", "IMGSYS_CG_GALS_RX_WPE2", "IMGSYS_CG_GALS_RX_IPE0", "IMGSYS_CG_GALS_TX_IPE0", "IMGSYS_CG_GALS_RX_IPE1", "IMGSYS_CG_GALS_TX_IPE1", "IMGSYS_CG_IMG_GALS", "DIP_TOP_DIP_TOP", "DIP_TOP_DIP_TOP_GALS0", "DIP_TOP_DIP_TOP_GALS1", "DIP_TOP_DIP_TOP_GALS2", "DIP_TOP_DIP_TOP_GALS3", "DIP_NR1_DIP1_LARB", "DIP_NR1_DIP_NR1", "DIP_NR2_DIP_NR", "WPE1_CG_DIP1_WPE", "WPE1_CG_DIP1_GALS0", "WPE2_CG_DIP1_WPE", "WPE2_CG_DIP1_GALS0", "WPE3_CG_DIP1_WPE", "WPE3_CG_DIP1_GALS0", "TRAW_CG_DIP1_TRAW", "TRAW_CG_DIP1_GALS", "IMGSYS_CG_IMG_IPE", "ME_CG", "MMG_CG", "mmdvfs_clk";
			clocks = <0x5d 0x5 0x5d 0x6 0x5d 0x7 0x5d 0x8 0x5d 0xa 0x5d 0xb 0x5d 0xe 0x5d 0xf 0x5d 0x10 0x5d 0x11 0x5d 0x12 0x5d 0x13 0x5d 0x14 0x5d 0x15 0x5d 0x16 0x5d 0x17 0x5d 0x18 0x5d 0x19 0x5d 0x1a 0x5d 0x1b 0x5d 0x1c 0x5d 0x1d 0x5d 0x1e 0x5d 0x1f 0x5c 0x0 0x5c 0x1 0x5c 0x2 0x5c 0x3 0x5c 0x4 0x5b 0x0 0x5b 0x1 0x5a 0x1 0x59 0x1 0x59 0x2 0x58 0x1 0x58 0x2 0x57 0x1 0x57 0x2 0x56 0x2 0x56 0x3 0x5d 0x9 0x5d 0x1 0x5d 0x2 0xd0 0xa>;
			compatible = "mediatek,imgsys-isp7sp-mt6897";
			dip-cq-thread0-frame-done = [01 19];
			dip-cq-thread1-frame-done = [01 1a];
			dip-cq-thread2-frame-done = [01 1b];
			dip-cq-thread3-frame-done = [01 1c];
			dip-cq-thread4-frame-done = [01 1d];
			dip-cq-thread5-frame-done = [01 1e];
			dip-cq-thread6-frame-done = [01 1f];
			dip-cq-thread7-frame-done = [01 20];
			dip-cq-thread8-frame-done = [01 21];
			dip-cq-thread9-frame-done = [01 22];
			dip-sync-token = [02 9f];
			imgsys-supply = <0x109>;
			interconnect-names = "l10_common_r_0", "l22_common_w_0", "l9_common_r_1", "l15_common_w_1";
			interconnects = <0xdb 0x3001c 0xdb 0x10000 0xdb 0x30016 0xdb 0x10000 0xdb 0x30009 0xdb 0x10001 0xdb 0x3000f 0xdb 0x10001>;
			iommus = <0x8f 0x380>;
			ltraw-cq-thread0-frame-done = [01 0d];
			ltraw-cq-thread1-frame-done = [01 0e];
			ltraw-cq-thread2-frame-done = [01 0f];
			ltraw-cq-thread3-frame-done = [01 10];
			ltraw-cq-thread4-frame-done = [01 11];
			ltraw-cq-thread5-frame-done = [01 12];
			ltraw-cq-thread6-frame-done = [01 13];
			ltraw-cq-thread7-frame-done = [01 14];
			ltraw-cq-thread8-frame-done = [01 15];
			ltraw-cq-thread9-frame-done = [01 16];
			ltraw-sync-token = [02 9d];
			mboxes = <0x108 0x0 0xbb8 0x2 0x108 0x1 0xbb8 0x2 0x108 0x2 0xbb8 0x2 0x108 0x3 0xbb8 0x2 0x108 0x4 0xbb8 0x2 0x108 0x5 0xbb8 0x2 0x108 0x10 0xbb8 0x2 0x108 0x11 0xbb8 0x2 0x108 0x12 0xbb8 0x2 0x108 0x13 0xbb8 0x2 0x108 0x16 0xbb8 0x2 0x108 0x17 0xbb8 0x2 0x108 0x1c 0xbb8 0x1 0x108 0x1d 0xbb8 0x1 0x108 0x1a 0xffffffff 0x1 0x108 0x1b 0xffffffff 0x1 0x108 0x1e 0xffffffff 0x1 0x108 0x1f 0xffffffff 0x1 0x109 0xa 0xffffffff 0x2 0x109 0xc 0xffffffff 0x2>;
			me-done = [01 77];
			me-sync-token = [02 a2];
			mediatek,hcp = <0x120>;
			mediatek,imgsys-cmdq = <0x121>;
			mediatek,imgsys-dvfs-pix-mode = <0x2>;
			mediatek,imgsys-qos-sc-id = <0x1d 0x1e>;
			mediatek,imgsys-qos-sc-motr = <0x2>;
			mediatek,imgsys-qos-sc-nums = <0x2>;
			mediatek,larbs = <0xb9 0xba 0xbe 0xbb 0xbc 0xc0 0xc1 0xbf 0xbd>;
			operating-points-v2 = <0xd5>;
			phandle = <0x310>;
			pqa-cq-thread0-frame-done = [01 34];
			pqa-cq-thread1-frame-done = [01 35];
			pqa-cq-thread2-frame-done = [01 36];
			pqa-cq-thread3-frame-done = [01 37];
			pqa-cq-thread4-frame-done = [01 38];
			pqa-cq-thread5-frame-done = [01 39];
			pqa-cq-thread6-frame-done = [01 3a];
			pqa-cq-thread7-frame-done = [01 3b];
			pqa-cq-thread8-frame-done = [01 3c];
			pqa-cq-thread9-frame-done = [01 3d];
			pqb-cq-thread0-frame-done = [01 4e];
			pqb-cq-thread1-frame-done = [01 4f];
			pqb-cq-thread2-frame-done = [01 50];
			pqb-cq-thread3-frame-done = [01 51];
			pqb-cq-thread4-frame-done = [01 52];
			pqb-cq-thread5-frame-done = [01 53];
			pqb-cq-thread6-frame-done = [01 54];
			pqb-cq-thread7-frame-done = [01 55];
			pqb-cq-thread8-frame-done = [01 56];
			pqb-cq-thread9-frame-done = [01 57];
			pqdip-a-sync-token = [02 a0];
			pqdip-b-sync-token = [02 a1];
			reg = <0x0 0x15000000 0x0 0x4000 0x0 0x15700000 0x0 0x10000 0x0 0x15040000 0x0 0x10000 0x0 0x15100000 0x0 0x10000 0x0 0x15150000 0x0 0x10000 0x0 0x15160000 0x0 0x10000 0x0 0x15210000 0x0 0x10000 0x0 0x15510000 0x0 0x10000 0x0 0x15200000 0x0 0x10000 0x0 0x15500000 0x0 0x10000 0x0 0x15600000 0x0 0x10000 0x0 0x15220000 0x0 0x100 0x0 0x15320000 0x0 0x10000 0x0 0x0 0x0 0x1500 0x0 0x0 0x0 0x1500 0x0 0x15520000 0x0 0x100 0x0 0x15620000 0x0 0x100 0x0 0x15110000 0x0 0x100 0x0 0x15130000 0x0 0x100 0x0 0x15170000 0x0 0x100 0x0 0x15710000 0x0 0x100 0x0 0x15330000 0x0 0x10000>;
			sw-sync-token-pool-1 = [02 02];
			sw-sync-token-pool-10 = [02 0b];
			sw-sync-token-pool-100 = [02 65];
			sw-sync-token-pool-101 = [02 66];
			sw-sync-token-pool-102 = [02 67];
			sw-sync-token-pool-103 = [02 68];
			sw-sync-token-pool-104 = [02 69];
			sw-sync-token-pool-105 = [02 6a];
			sw-sync-token-pool-106 = [02 6b];
			sw-sync-token-pool-107 = [02 6c];
			sw-sync-token-pool-108 = [02 6d];
			sw-sync-token-pool-109 = [02 6e];
			sw-sync-token-pool-11 = [02 0c];
			sw-sync-token-pool-110 = [02 6f];
			sw-sync-token-pool-111 = [02 70];
			sw-sync-token-pool-112 = [02 71];
			sw-sync-token-pool-113 = [02 72];
			sw-sync-token-pool-114 = [02 73];
			sw-sync-token-pool-115 = [02 74];
			sw-sync-token-pool-116 = [02 75];
			sw-sync-token-pool-117 = [02 76];
			sw-sync-token-pool-118 = [02 77];
			sw-sync-token-pool-119 = [02 78];
			sw-sync-token-pool-12 = [02 0d];
			sw-sync-token-pool-120 = [02 79];
			sw-sync-token-pool-121 = [02 7a];
			sw-sync-token-pool-122 = [02 7b];
			sw-sync-token-pool-123 = [02 7c];
			sw-sync-token-pool-124 = [02 7d];
			sw-sync-token-pool-125 = [02 7e];
			sw-sync-token-pool-126 = [02 7f];
			sw-sync-token-pool-127 = [02 80];
			sw-sync-token-pool-128 = [02 81];
			sw-sync-token-pool-129 = [02 82];
			sw-sync-token-pool-13 = [02 0e];
			sw-sync-token-pool-130 = [02 83];
			sw-sync-token-pool-131 = [02 84];
			sw-sync-token-pool-132 = [02 85];
			sw-sync-token-pool-133 = [02 86];
			sw-sync-token-pool-134 = [02 b6];
			sw-sync-token-pool-135 = [02 b7];
			sw-sync-token-pool-136 = [02 b8];
			sw-sync-token-pool-137 = [02 b9];
			sw-sync-token-pool-138 = [02 ba];
			sw-sync-token-pool-139 = [02 bb];
			sw-sync-token-pool-14 = [02 0f];
			sw-sync-token-pool-140 = [02 bc];
			sw-sync-token-pool-141 = [02 bd];
			sw-sync-token-pool-142 = [02 be];
			sw-sync-token-pool-143 = [02 bf];
			sw-sync-token-pool-144 = [02 c0];
			sw-sync-token-pool-145 = [02 c1];
			sw-sync-token-pool-146 = [02 c2];
			sw-sync-token-pool-147 = [02 c3];
			sw-sync-token-pool-148 = [02 c4];
			sw-sync-token-pool-149 = [02 c5];
			sw-sync-token-pool-15 = [02 10];
			sw-sync-token-pool-150 = [02 c6];
			sw-sync-token-pool-151 = [02 c7];
			sw-sync-token-pool-152 = [02 ca];
			sw-sync-token-pool-153 = [02 cb];
			sw-sync-token-pool-154 = [02 cc];
			sw-sync-token-pool-155 = [02 cd];
			sw-sync-token-pool-156 = [02 ce];
			sw-sync-token-pool-157 = [02 cf];
			sw-sync-token-pool-158 = [02 d0];
			sw-sync-token-pool-159 = [02 d1];
			sw-sync-token-pool-16 = [02 11];
			sw-sync-token-pool-160 = [02 d2];
			sw-sync-token-pool-161 = [02 d3];
			sw-sync-token-pool-162 = [02 d4];
			sw-sync-token-pool-163 = [02 d5];
			sw-sync-token-pool-164 = [02 d6];
			sw-sync-token-pool-165 = [02 d7];
			sw-sync-token-pool-166 = [02 d8];
			sw-sync-token-pool-167 = [02 d9];
			sw-sync-token-pool-168 = [02 da];
			sw-sync-token-pool-169 = [02 db];
			sw-sync-token-pool-17 = [02 12];
			sw-sync-token-pool-170 = [02 dc];
			sw-sync-token-pool-171 = [02 dd];
			sw-sync-token-pool-172 = [02 de];
			sw-sync-token-pool-173 = [02 df];
			sw-sync-token-pool-174 = [02 e0];
			sw-sync-token-pool-175 = [02 e1];
			sw-sync-token-pool-176 = [02 e2];
			sw-sync-token-pool-177 = [02 e3];
			sw-sync-token-pool-178 = [02 e4];
			sw-sync-token-pool-179 = [02 e5];
			sw-sync-token-pool-18 = [02 13];
			sw-sync-token-pool-180 = [02 e6];
			sw-sync-token-pool-181 = [02 e7];
			sw-sync-token-pool-182 = [02 e8];
			sw-sync-token-pool-183 = [02 e9];
			sw-sync-token-pool-184 = [02 ea];
			sw-sync-token-pool-185 = [02 eb];
			sw-sync-token-pool-186 = [02 ec];
			sw-sync-token-pool-187 = [02 ed];
			sw-sync-token-pool-188 = [02 ee];
			sw-sync-token-pool-189 = [02 ef];
			sw-sync-token-pool-19 = [02 14];
			sw-sync-token-pool-190 = [02 f0];
			sw-sync-token-pool-191 = [02 f1];
			sw-sync-token-pool-192 = [02 f2];
			sw-sync-token-pool-193 = [02 f3];
			sw-sync-token-pool-194 = [02 f4];
			sw-sync-token-pool-195 = [02 f5];
			sw-sync-token-pool-196 = [02 f6];
			sw-sync-token-pool-197 = [02 f7];
			sw-sync-token-pool-198 = [02 f8];
			sw-sync-token-pool-199 = [02 f9];
			sw-sync-token-pool-2 = [02 03];
			sw-sync-token-pool-20 = [02 15];
			sw-sync-token-pool-200 = [02 fa];
			sw-sync-token-pool-201 = [02 fb];
			sw-sync-token-pool-202 = [02 fc];
			sw-sync-token-pool-203 = [02 fd];
			sw-sync-token-pool-204 = [02 fe];
			sw-sync-token-pool-205 = [02 ff];
			sw-sync-token-pool-206 = [03 10];
			sw-sync-token-pool-207 = [03 11];
			sw-sync-token-pool-208 = [03 12];
			sw-sync-token-pool-209 = [03 13];
			sw-sync-token-pool-21 = [02 16];
			sw-sync-token-pool-210 = [03 14];
			sw-sync-token-pool-211 = [03 15];
			sw-sync-token-pool-212 = [03 16];
			sw-sync-token-pool-213 = [03 17];
			sw-sync-token-pool-214 = [03 18];
			sw-sync-token-pool-215 = [03 19];
			sw-sync-token-pool-216 = [03 1a];
			sw-sync-token-pool-217 = [03 1b];
			sw-sync-token-pool-218 = [03 1c];
			sw-sync-token-pool-219 = [03 1d];
			sw-sync-token-pool-22 = [02 17];
			sw-sync-token-pool-220 = [03 1e];
			sw-sync-token-pool-221 = [03 1f];
			sw-sync-token-pool-222 = [03 41];
			sw-sync-token-pool-223 = [03 42];
			sw-sync-token-pool-224 = [03 43];
			sw-sync-token-pool-225 = [03 44];
			sw-sync-token-pool-226 = [03 45];
			sw-sync-token-pool-227 = [03 46];
			sw-sync-token-pool-228 = [03 47];
			sw-sync-token-pool-229 = [03 48];
			sw-sync-token-pool-23 = [02 18];
			sw-sync-token-pool-230 = [03 49];
			sw-sync-token-pool-231 = [03 4a];
			sw-sync-token-pool-232 = [03 4b];
			sw-sync-token-pool-233 = [03 4c];
			sw-sync-token-pool-234 = [03 4d];
			sw-sync-token-pool-235 = [03 4e];
			sw-sync-token-pool-236 = [03 4f];
			sw-sync-token-pool-237 = [03 50];
			sw-sync-token-pool-238 = [03 51];
			sw-sync-token-pool-239 = [03 52];
			sw-sync-token-pool-24 = [02 19];
			sw-sync-token-pool-240 = [03 53];
			sw-sync-token-pool-241 = [03 54];
			sw-sync-token-pool-242 = [03 55];
			sw-sync-token-pool-243 = [03 56];
			sw-sync-token-pool-244 = [03 57];
			sw-sync-token-pool-245 = [03 58];
			sw-sync-token-pool-246 = [03 59];
			sw-sync-token-pool-247 = [03 5a];
			sw-sync-token-pool-248 = [03 5b];
			sw-sync-token-pool-249 = [03 5c];
			sw-sync-token-pool-25 = [02 1a];
			sw-sync-token-pool-250 = [03 5d];
			sw-sync-token-pool-251 = [03 85];
			sw-sync-token-pool-252 = [03 86];
			sw-sync-token-pool-253 = [03 87];
			sw-sync-token-pool-254 = [03 88];
			sw-sync-token-pool-255 = [03 89];
			sw-sync-token-pool-256 = [03 8a];
			sw-sync-token-pool-257 = [03 8b];
			sw-sync-token-pool-258 = [03 8c];
			sw-sync-token-pool-259 = [03 8d];
			sw-sync-token-pool-26 = [02 1b];
			sw-sync-token-pool-260 = [03 8e];
			sw-sync-token-pool-261 = [03 8f];
			sw-sync-token-pool-262 = [03 90];
			sw-sync-token-pool-263 = [03 91];
			sw-sync-token-pool-264 = [03 92];
			sw-sync-token-pool-265 = [03 93];
			sw-sync-token-pool-266 = [03 94];
			sw-sync-token-pool-267 = [03 95];
			sw-sync-token-pool-268 = [03 96];
			sw-sync-token-pool-269 = [03 97];
			sw-sync-token-pool-27 = [02 1c];
			sw-sync-token-pool-270 = [03 98];
			sw-sync-token-pool-271 = [03 99];
			sw-sync-token-pool-272 = [03 9a];
			sw-sync-token-pool-273 = [03 9b];
			sw-sync-token-pool-274 = [03 9c];
			sw-sync-token-pool-275 = [03 9d];
			sw-sync-token-pool-276 = [03 9e];
			sw-sync-token-pool-277 = [03 9f];
			sw-sync-token-pool-278 = [03 a0];
			sw-sync-token-pool-279 = [03 a1];
			sw-sync-token-pool-28 = [02 1d];
			sw-sync-token-pool-280 = [03 a2];
			sw-sync-token-pool-281 = [03 a3];
			sw-sync-token-pool-282 = [03 a4];
			sw-sync-token-pool-283 = [03 a5];
			sw-sync-token-pool-284 = [03 a6];
			sw-sync-token-pool-285 = [03 a7];
			sw-sync-token-pool-286 = [03 a8];
			sw-sync-token-pool-287 = [03 a9];
			sw-sync-token-pool-288 = [03 aa];
			sw-sync-token-pool-289 = [03 ab];
			sw-sync-token-pool-29 = [02 1e];
			sw-sync-token-pool-290 = [03 ac];
			sw-sync-token-pool-291 = [03 ad];
			sw-sync-token-pool-292 = [03 ae];
			sw-sync-token-pool-293 = [03 af];
			sw-sync-token-pool-294 = [03 b0];
			sw-sync-token-pool-295 = [03 b1];
			sw-sync-token-pool-296 = [03 b2];
			sw-sync-token-pool-297 = [03 b3];
			sw-sync-token-pool-298 = [03 b4];
			sw-sync-token-pool-299 = [03 b5];
			sw-sync-token-pool-3 = [02 04];
			sw-sync-token-pool-30 = [02 1f];
			sw-sync-token-pool-300 = [03 b6];
			sw-sync-token-pool-31 = [02 20];
			sw-sync-token-pool-32 = [02 21];
			sw-sync-token-pool-33 = [02 22];
			sw-sync-token-pool-34 = [02 23];
			sw-sync-token-pool-35 = [02 24];
			sw-sync-token-pool-36 = [02 25];
			sw-sync-token-pool-37 = [02 26];
			sw-sync-token-pool-38 = [02 27];
			sw-sync-token-pool-39 = [02 28];
			sw-sync-token-pool-4 = [02 05];
			sw-sync-token-pool-40 = [02 29];
			sw-sync-token-pool-41 = [02 2a];
			sw-sync-token-pool-42 = [02 2b];
			sw-sync-token-pool-43 = [02 2c];
			sw-sync-token-pool-44 = [02 2d];
			sw-sync-token-pool-45 = [02 2e];
			sw-sync-token-pool-46 = [02 2f];
			sw-sync-token-pool-47 = [02 30];
			sw-sync-token-pool-48 = [02 31];
			sw-sync-token-pool-49 = [02 32];
			sw-sync-token-pool-5 = [02 06];
			sw-sync-token-pool-50 = [02 33];
			sw-sync-token-pool-51 = [02 34];
			sw-sync-token-pool-52 = [02 35];
			sw-sync-token-pool-53 = [02 36];
			sw-sync-token-pool-54 = [02 37];
			sw-sync-token-pool-55 = [02 38];
			sw-sync-token-pool-56 = [02 39];
			sw-sync-token-pool-57 = [02 3a];
			sw-sync-token-pool-58 = [02 3b];
			sw-sync-token-pool-59 = [02 3c];
			sw-sync-token-pool-6 = [02 07];
			sw-sync-token-pool-60 = [02 3d];
			sw-sync-token-pool-61 = [02 3e];
			sw-sync-token-pool-62 = [02 3f];
			sw-sync-token-pool-63 = [02 40];
			sw-sync-token-pool-64 = [02 41];
			sw-sync-token-pool-65 = [02 42];
			sw-sync-token-pool-66 = [02 43];
			sw-sync-token-pool-67 = [02 44];
			sw-sync-token-pool-68 = [02 45];
			sw-sync-token-pool-69 = [02 46];
			sw-sync-token-pool-7 = [02 08];
			sw-sync-token-pool-70 = [02 47];
			sw-sync-token-pool-71 = [02 48];
			sw-sync-token-pool-72 = [02 49];
			sw-sync-token-pool-73 = [02 4a];
			sw-sync-token-pool-74 = [02 4b];
			sw-sync-token-pool-75 = [02 4c];
			sw-sync-token-pool-76 = [02 4d];
			sw-sync-token-pool-77 = [02 4e];
			sw-sync-token-pool-78 = [02 4f];
			sw-sync-token-pool-79 = [02 50];
			sw-sync-token-pool-8 = [02 09];
			sw-sync-token-pool-80 = [02 51];
			sw-sync-token-pool-81 = [02 52];
			sw-sync-token-pool-82 = [02 53];
			sw-sync-token-pool-83 = [02 54];
			sw-sync-token-pool-84 = [02 55];
			sw-sync-token-pool-85 = [02 56];
			sw-sync-token-pool-86 = [02 57];
			sw-sync-token-pool-87 = [02 58];
			sw-sync-token-pool-88 = [02 59];
			sw-sync-token-pool-89 = [02 5a];
			sw-sync-token-pool-9 = [02 0a];
			sw-sync-token-pool-90 = [02 5b];
			sw-sync-token-pool-91 = [02 5c];
			sw-sync-token-pool-92 = [02 5d];
			sw-sync-token-pool-93 = [02 5e];
			sw-sync-token-pool-94 = [02 5f];
			sw-sync-token-pool-95 = [02 60];
			sw-sync-token-pool-96 = [02 61];
			sw-sync-token-pool-97 = [02 62];
			sw-sync-token-pool-98 = [02 63];
			sw-sync-token-pool-99 = [02 64];
			sw-sync-token-tzmp-adl-set = [02 94];
			sw-sync-token-tzmp-adl-wait = [02 93];
			sw-sync-token-tzmp-isp-set = [02 90];
			sw-sync-token-tzmp-isp-wait = [02 8f];
			traw-cq-thread0-frame-done = [01 01];
			traw-cq-thread1-frame-done = [01 02];
			traw-cq-thread2-frame-done = [01 03];
			traw-cq-thread3-frame-done = [01 04];
			traw-cq-thread4-frame-done = [01 05];
			traw-cq-thread5-frame-done = [01 06];
			traw-cq-thread6-frame-done = [01 07];
			traw-cq-thread7-frame-done = [01 08];
			traw-cq-thread8-frame-done = [01 09];
			traw-cq-thread9-frame-done = [01 0a];
			traw-sync-token = [02 9c];
			vss-dip-sync-token = [02 a7];
			vss-ltraw-sync-token = [02 a5];
			vss-traw-sync-token = [02 a4];
			wpe-eis-cq-thread0-frame-done = [01 2a];
			wpe-eis-cq-thread1-frame-done = [01 2b];
			wpe-eis-cq-thread2-frame-done = [01 2c];
			wpe-eis-cq-thread3-frame-done = [01 2d];
			wpe-eis-cq-thread4-frame-done = [01 2e];
			wpe-eis-cq-thread5-frame-done = [01 2f];
			wpe-eis-cq-thread6-frame-done = [01 30];
			wpe-eis-cq-thread7-frame-done = [01 31];
			wpe-eis-cq-thread8-frame-done = [01 32];
			wpe-eis-cq-thread9-frame-done = [01 33];
			wpe-eis-sync-token = [02 99];
			wpe-lite-cq-thread0-frame-done = [01 5e];
			wpe-lite-cq-thread1-frame-done = [01 5f];
			wpe-lite-cq-thread2-frame-done = [01 60];
			wpe-lite-cq-thread3-frame-done = [01 61];
			wpe-lite-cq-thread4-frame-done = [01 62];
			wpe-lite-cq-thread5-frame-done = [01 63];
			wpe-lite-cq-thread6-frame-done = [01 64];
			wpe-lite-cq-thread7-frame-done = [01 65];
			wpe-lite-cq-thread8-frame-done = [01 66];
			wpe-lite-cq-thread9-frame-done = [01 67];
			wpe-lite-sync-token = [02 9b];
			wpe-tnr-cq-thread0-frame-done = [01 44];
			wpe-tnr-cq-thread1-frame-done = [01 45];
			wpe-tnr-cq-thread2-frame-done = [01 46];
			wpe-tnr-cq-thread3-frame-done = [01 47];
			wpe-tnr-cq-thread4-frame-done = [01 48];
			wpe-tnr-cq-thread5-frame-done = [01 49];
			wpe-tnr-cq-thread6-frame-done = [01 4a];
			wpe-tnr-cq-thread7-frame-done = [01 4b];
			wpe-tnr-cq-thread8-frame-done = [01 4c];
			wpe-tnr-cq-thread9-frame-done = [01 4d];
			wpe-tnr-sync-token = [02 9a];
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0x0 0x10215000 0x0 0x1000>;
		};

		infra-bus-hre-apb@1032c000 {
			compatible = "mediatek,infra_bus_hre_apb";
			reg = <0x0 0x1032c000 0x0 0x1000>;
		};

		infra-device-mpu@1021d000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021d000 0x0 0x1000>;
		};

		infra-device-mpu@1021e000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021e000 0x0 0x1000>;
		};

		infra-device-mpu@10225000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x10225000 0x0 0x1000>;
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022c000 0x0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022d000 0x0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022e000 0x0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022f000 0x0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x0 0x1020d000 0x0 0x1000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x0 0x10270000 0x0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0x0 0x1021c000 0x0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0x0 0x1020e000 0x0 0x1000>;
		};

		inlinerot@1440b000 {
			clocks = <0x60 0x17>;
			compatible = "mediatek,inlinerot", "mediatek,mt6897-disp-inlinerotate";
			phandle = <0x13a>;
			reg = <0x0 0x1440b000 0x0 0x1000>;
		};

		inlinerot@1460b000 {
			clocks = <0x5f 0x17>;
			compatible = "mediatek,inlinerot", "mediatek,mt6897-disp-inlinerotate";
			phandle = <0x13b>;
			reg = <0x0 0x1460b000 0x0 0x1000>;
		};

		iommu@19010000 {
			#iommu-cells = <0x1>;
			compatible = "mediatek,mt6897-apu-iommu0";
			interrupts = <0x0 0x287 0x4 0x0>;
			mediatek,apu-power = <0x139>;
			mediatek,iommu_banks = <0x13c 0x13d 0x13e 0x13f>;
			phandle = <0x3a>;
			power-domains = <0x41 0x20>;
			reg = <0x0 0x19010000 0x0 0x1000>;
			table_id = <0x1>;
		};

		iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			interrupts = <0x0 0x288 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0x13c>;
			reg = <0x0 0x19011000 0x0 0x1000>;
		};

		iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			interrupts = <0x0 0x289 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0x13d>;
			reg = <0x0 0x19012000 0x0 0x1000>;
		};

		iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			interrupts = <0x0 0x28a 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0x13e>;
			reg = <0x0 0x19013000 0x0 0x1000>;
		};

		iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			interrupts = <0x0 0x28b 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0x13f>;
			reg = <0x0 0x19014000 0x0 0x1000>;
		};

		iommu@19015000 {
			#iommu-cells = <0x1>;
			compatible = "mediatek,mt6897-apu-iommu1";
			interrupts = <0x0 0x28c 0x4 0x0>;
			mediatek,apu-power = <0x139>;
			mediatek,iommu_banks = <0x140 0x141 0x142 0x143>;
			phandle = <0xdc>;
			power-domains = <0x41 0x20>;
			reg = <0x0 0x19015000 0x0 0x1000>;
			table_id = <0x1>;
		};

		iommu@19016000 {
			compatible = "mediatek,common-apu-iommu1-bank1";
			interrupts = <0x0 0x28d 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0x140>;
			reg = <0x0 0x19016000 0x0 0x1000>;
		};

		iommu@19017000 {
			compatible = "mediatek,common-apu-iommu1-bank2";
			interrupts = <0x0 0x28e 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0x141>;
			reg = <0x0 0x19017000 0x0 0x1000>;
		};

		iommu@19018000 {
			compatible = "mediatek,common-apu-iommu1-bank3";
			interrupts = <0x0 0x28f 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0x142>;
			reg = <0x0 0x19018000 0x0 0x1000>;
		};

		iommu@19019000 {
			compatible = "mediatek,common-apu-iommu1-bank4";
			interrupts = <0x0 0x290 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0x143>;
			reg = <0x0 0x19019000 0x0 0x1000>;
		};

		iommu@1e802000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0x43 0x2>;
			compatible = "mediatek,mt6897-disp-iommu";
			interrupts = <0x0 0x1ba 0x4 0x0>;
			mediatek,iommu_banks = <0x144 0x145 0x146 0x147>;
			mediatek,larbs = <0xad 0xb3 0xb6 0xb7 0xba 0xbd 0xc2 0xc3 0xc4 0xc7 0xca 0xb0 0xcb 0xc0 0xce 0xb2 0xc8 0xc6 0xc1>;
			phandle = <0x8f>;
			power-domains = <0x41 0x7>;
			reg = <0x0 0x1e802000 0x0 0x1000>;
			table_id = <0x0>;
		};

		iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			interrupts = <0x0 0x1bb 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0x144>;
			reg = <0x0 0x1e803000 0x0 0x1000>;
		};

		iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			interrupts = <0x0 0x1bc 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0x145>;
			reg = <0x0 0x1e804000 0x0 0x1000>;
		};

		iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			interrupts = <0x0 0x1bd 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0x146>;
			reg = <0x0 0x1e805000 0x0 0x1000>;
		};

		iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			interrupts = <0x0 0x1be 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0x147>;
			reg = <0x0 0x1e806000 0x0 0x1000>;
		};

		iommu@1e810000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0x43 0x2>;
			compatible = "mediatek,mt6897-mdp-iommu";
			interrupts = <0x0 0x1bf 0x4 0x0>;
			mediatek,iommu_banks = <0x148 0x149 0x14a 0x14b>;
			mediatek,larbs = <0xae 0xb4 0xb5 0xb8 0xb9 0xba 0xc2 0xc3 0xbe 0xc7 0xbf 0xaf 0xbc 0xcc 0xcd 0xce 0xcf 0xb1 0xc9 0xc5>;
			phandle = <0xd8>;
			power-domains = <0x41 0x7>;
			reg = <0x0 0x1e810000 0x0 0x1000>;
			table_id = <0x0>;
		};

		iommu@1e811000 {
			compatible = "mediatek,common-mdp-iommu-bank1";
			interrupts = <0x0 0x1c0 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0x148>;
			reg = <0x0 0x1e811000 0x0 0x1000>;
		};

		iommu@1e812000 {
			compatible = "mediatek,common-mdp-iommu-bank2";
			interrupts = <0x0 0x1c1 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0x149>;
			reg = <0x0 0x1e812000 0x0 0x1000>;
		};

		iommu@1e813000 {
			compatible = "mediatek,common-mdp-iommu-bank3";
			interrupts = <0x0 0x1c2 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0x14a>;
			reg = <0x0 0x1e813000 0x0 0x1000>;
		};

		iommu@1e814000 {
			compatible = "mediatek,common-mdp-iommu-bank4";
			interrupts = <0x0 0x1c3 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0x14b>;
			reg = <0x0 0x1e814000 0x0 0x1000>;
		};

		ipi-apb@1024e000 {
			compatible = "mediatek,ipi_apb";
			reg = <0x0 0x1024e000 0x0 0x2000>;
		};

		irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			phandle = <0x2b5>;
			pwm-ch = <0x1>;
			pwm-data-invert = <0x0>;
			pwm-supply = "mt6378_vio28";
		};

		jpgdec0@17040000 {
			clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1";
			clocks = <0x53 0x3 0x53 0x4>;
			compatible = "mediatek,jpgdec";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x1da 0x4 0x0 0x0 0x1db 0x4 0x0>;
			iommus = <0x8f 0xf1 0x8f 0xf2 0x8f 0xfb 0x8f 0xfc 0x8f 0xfd 0x8f 0xfe>;
			mediatek,larbs = <0xb7>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			operating-points-v2 = <0xd3>;
			power-domains = <0x41 0xe>;
			reg = <0x0 0x17040000 0x0 0x10000 0x0 0x17050000 0x0 0x10000>;
		};

		jpgenc@17030000 {
			clock-names = "jpgenc";
			clocks = <0x53 0x2>;
			compatible = "mediatek,mtk-jpgenc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0xdb 0x400e7 0xdb 0x10000 0xdb 0x400e8 0xdb 0x10000 0xdb 0x400e9 0xdb 0x10000 0xdb 0x400f0 0xdb 0x10000>;
			interrupts = <0x0 0x1d9 0x4 0x0>;
			iommus = <0x8f 0xe7 0x8f 0xe8 0x8f 0xe9 0x8f 0xf0>;
			mediatek,larb = <0xb7>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			operating-points-v2 = <0xd3>;
			power-domains = <0x41 0xe>;
			reg = <0x0 0x17030000 0x0 0x10000>;
		};

		jpgenc@17830000 {
			clock-names = "jpgenc_c1";
			clocks = <0x52 0x2>;
			compatible = "mediatek,mtk-jpgenc_c1";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0xdb 0x40107 0xdb 0x10001 0xdb 0x40108 0xdb 0x10001 0xdb 0x40109 0xdb 0x10001 0xdb 0x40110 0xdb 0x10001>;
			interrupts = <0x0 0x1de 0x4 0x0>;
			iommus = <0xd8 0x107 0xd8 0x108 0xd8 0x109 0xd8 0x110>;
			mediatek,larb = <0xb8>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			operating-points-v2 = <0xd3>;
			power-domains = <0x41 0xf>;
			reg = <0x0 0x17830000 0x0 0x10000>;
		};

		kp@1c00e000 {
			clock-names = "kpd";
			clocks = <0xde>;
			compatible = "mediatek,kp";
			interrupts = <0x0 0x8a 0x1 0x0>;
			mediatek,hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,hw-map-num = <0x48>;
			mediatek,key-debounce-ms = <0x400>;
			phandle = <0x16b>;
			reg = <0x0 0x1c00e000 0x0 0x1000>;
		};

		lkg@114400 {
			compatible = "mediatek,mtk-lkg";
			phandle = <0x25e>;
			reg = <0x0 0x114400 0x0 0xc00>;
		};

		lvts@10315000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "mediatek,mt6897-lvts";
			interrupts = <0x0 0x108 0x4 0x0 0x0 0x109 0x4 0x0 0x0 0x27b 0x4 0x0 0x0 0x250 0x4 0x0>;
			nvmem-cell-names = "e_data1", "e_data2", "e_data3", "e_data4";
			nvmem-cells = <0xe4 0xe5 0xe6 0xe7>;
			phandle = <0x85>;
			reg = <0x0 0x10315000 0x0 0x1000 0x0 0x10316000 0x0 0x1000 0x0 0x19004000 0x0 0x1000 0x0 0x13ff0000 0x0 0x1000>;
		};

		mali@13000000 {
			#cooling-cells = <0x2>;
			compatible = "mediatek,mali", "arm,mali-valhall";
			firmware-idle-hysteresis-time-ms = <0x5>;
			ged-supply = <0x111>;
			gpu-frame-base-optimize = <0x0>;
			interrupt-names = "JOB", "MMU", "GPU", "EVENT", "PWR";
			interrupts = <0x0 0x24a 0x4 0x0 0x0 0x249 0x4 0x0 0x0 0x248 0x4 0x0 0x0 0x24b 0x4 0x0 0x0 0x24c 0x4 0x0>;
			operating-points-v2 = <0x110>;
			pending-submission-mode = <0x1>;
			phandle = <0x2c6>;
			physical-memory-group-manager = <0x10e>;
			protected-memory-allocator = <0x10f>;
			quirks-ext = <0x1>;
			reg = <0x0 0x13000000 0x0 0x480000>;
			system-coherency = <0x0>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0x0 0x10013000 0x0 0x1000>;
		};

		mcusys-ao-cfg@c530000 {
			phandle = <0x3c>;
			reg = <0x0 0xc000000 0x0 0x10000>;
		};

		mcusys-pll1u-top@1000c000 {
			phandle = <0x3b>;
			reg = <0x0 0xc030000 0x0 0x1000>;
		};

		md-auxadc {
			compatible = "mediatek,md_auxadc";
			io-channel-names = "md-channel";
			io-channels = <0x81 0x313>;
			phandle = <0x2b6>;
		};

		md-ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0x0 0x1020a000 0x0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x0 0x1020c000 0x0 0x1000>;
		};

		md-ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0x0 0x1023d000 0x0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0x0 0x1023f000 0x0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x0 0x1024d000 0x0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0x0 0x1025d000 0x0 0x1000>;
		};

		md-power-o1@1c001000 {
			compatible = "mediatek,md_power_o1", "syscon";
			phandle = <0xf1>;
			reg = <0x0 0x1c001000 0x0 0x1000>;
		};

		mddriver {
			ccci-infracfg = <0x67>;
			ccci-spmsleep = <0xf1>;
			ccci-topckgen = <0x69>;
			compatible = "mediatek,mddriver";
			interrupts = <0x0 0x130 0x4 0x0 0x0 0x121 0x4 0x0 0x0 0x122 0x4 0x0>;
			md-vdigrf = <0xaae60 0xaae60>;
			md-vdigrf-supply = <0xf4>;
			md-vmodem = <0xc3500 0xc3500>;
			md-vmodem-supply = <0xf2>;
			md-vsram = <0xc3500 0xc3500>;
			md-vsram-supply = <0xf3>;
			mediatek,ap-plat-info = <0x1af1>;
			mediatek,cldma-capability = <0xe>;
			mediatek,md-generation = <0x189b>;
			mediatek,mdhif-type = <0x6>;
			mediatek,offset-epon-md1 = <0x64 0x6>;
			mediatek,power-flow-config = <0x2>;
			mediatek,srclken-o1 = <0x1000>;
			phandle = <0x2b4>;
			power-domains = <0x41 0x0>;
			reg = <0x0 0xd180000 0x0 0x2000>;
		};

		mdp-aal0@1f007000 {
			clock-names = "MDP_AAL0";
			clocks = <0x42 0x6>;
			compatible = "mediatek,mdp_aal0", "mediatek,mdp-tuning-mdp_aal0";
			phandle = <0x133>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mdp-aal1@1f008000 {
			clock-names = "MDP_AAL1";
			clocks = <0x42 0x12>;
			compatible = "mediatek,mdp_aal1", "mediatek,mdp-tuning-mdp_aal1";
			phandle = <0x134>;
			reg = <0x0 0x1f008000 0x0 0x1000>;
		};

		mdp-birsz0@1f018000 {
			clock-names = "MDP_BIRSZ0";
			clocks = <0x42 0x23>;
			compatible = "mediatek,mdp_birsz0";
			phandle = <0x12d>;
			reg = <0x0 0x1f018000 0x0 0x1000>;
		};

		mdp-birsz1@1f019000 {
			clock-names = "MDP_BIRSZ1";
			clocks = <0x42 0x24>;
			compatible = "mediatek,mdp_birsz1";
			phandle = <0x12e>;
			reg = <0x0 0x1f019000 0x0 0x1000>;
		};

		mdp-color0@1f00d000 {
			clock-names = "MDP_COLOR0";
			clocks = <0x42 0x9>;
			compatible = "mediatek,mdp_color0", "mediatek,mdp-tuning-mdp_color0";
			phandle = <0x135>;
			reg = <0x0 0x1f00d000 0x0 0x1000>;
		};

		mdp-color1@1f00e000 {
			clock-names = "MDP_COLOR1";
			clocks = <0x42 0x15>;
			compatible = "mediatek,mdp_color1", "mediatek,mdp-tuning-mdp_color1";
			phandle = <0x136>;
			reg = <0x0 0x1f00e000 0x0 0x1000>;
		};

		mdp-hdr0@1f005000 {
			clock-names = "MDP_HDR0";
			clocks = <0x42 0x5>;
			compatible = "mediatek,mdp_hdr0", "mediatek,mdp-tuning-mdp_hdr0";
			phandle = <0x137>;
			reg = <0x0 0x1f005000 0x0 0x1000>;
		};

		mdp-hdr1@1f006000 {
			clock-names = "MDP_HDR1";
			clocks = <0x42 0x11>;
			compatible = "mediatek,mdp_hdr1", "mediatek,mdp-tuning-mdp_hdr1";
			phandle = <0x138>;
			reg = <0x0 0x1f006000 0x0 0x1000>;
		};

		mdp-mutex0@1f001000 {
			clock-names = "MDP_MUTEX0";
			clocks = <0x42 0x0>;
			compatible = "mediatek,mdp_mutex0";
			phandle = <0x126>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
		};

		mdp-rdma0@1f003000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x42 0x3>;
			compatible = "mediatek,mdp_rdma0";
			phandle = <0x127>;
			reg = <0x0 0x1f003000 0x0 0x1000>;
		};

		mdp-rdma1@1f004000 {
			clock-names = "MDP_RDMA1";
			clocks = <0x42 0xf>;
			compatible = "mediatek,mdp_rdma1";
			phandle = <0x128>;
			reg = <0x0 0x1f004000 0x0 0x1000>;
		};

		mdp-rdma2@1f011000 {
			clock-names = "MDP_RDMA2";
			clocks = <0x42 0x4>;
			compatible = "mediatek,mdp_rdma2";
			phandle = <0x129>;
			reg = <0x0 0x1f011000 0x0 0x1000>;
		};

		mdp-rdma3@1f012000 {
			clock-names = "MDP_RDMA3";
			clocks = <0x42 0x10>;
			compatible = "mediatek,mdp_rdma3";
			phandle = <0x12a>;
			reg = <0x0 0x1f012000 0x0 0x1000>;
		};

		mdp-rsz0@1f009000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x42 0x7>;
			compatible = "mediatek,mdp_rsz0";
			phandle = <0x12b>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mdp-rsz1@1f00a000 {
			clock-names = "MDP_RSZ1";
			clocks = <0x42 0x13>;
			compatible = "mediatek,mdp_rsz1";
			phandle = <0x12c>;
			reg = <0x0 0x1f00a000 0x0 0x1000>;
		};

		mdp-rsz6@14407000 {
			clocks = <0x60 0x9>;
			compatible = "mediatek,mdp_rsz", "mediatek,mt6897-disp-mdp-rsz";
			phandle = <0x2e4>;
			reg = <0x0 0x14407000 0x0 0x1000>;
		};

		mdp-rsz7@14607000 {
			clocks = <0x5f 0x9>;
			compatible = "mediatek,mdp_rsz", "mediatek,mt6897-disp-mdp-rsz";
			phandle = <0x2e5>;
			reg = <0x0 0x14607000 0x0 0x1000>;
		};

		mdp-tdshp0@1f00b000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x42 0x8>;
			compatible = "mediatek,mdp_tdshp0", "mediatek,mdp-tuning-mdp_tdshp0";
			phandle = <0x131>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mdp-tdshp1@1f00c000 {
			clock-names = "MDP_TDSHP1";
			clocks = <0x42 0x14>;
			compatible = "mediatek,mdp_tdshp1", "mediatek,mdp-tuning-mdp_tdshp1";
			phandle = <0x132>;
			reg = <0x0 0x1f00c000 0x0 0x1000>;
		};

		mdp-wrot0@1f00f000 {
			clock-names = "MDP_WROT0";
			clocks = <0x42 0xa>;
			compatible = "mediatek,mdp_wrot0";
			phandle = <0x12f>;
			reg = <0x0 0x1f00f000 0x0 0x1000>;
		};

		mdp-wrot1@1f010000 {
			clock-names = "MDP_WROT1";
			clocks = <0x42 0x16>;
			compatible = "mediatek,mdp_wrot1";
			phandle = <0x130>;
			reg = <0x0 0x1f010000 0x0 0x1000>;
		};

		mdp@1f000000 {
			compatible = "mediatek,mdp";
			dre30-hist-sram-start = [06 00];
			interconnect-names = "mdp_rdma0", "mdp_rdma1", "mdp_rdma2", "mdp_rdma3", "mdp_wrot0", "mdp_wrot1";
			interconnects = <0xdb 0x40040 0xdb 0x10000 0xdb 0x40041 0xdb 0x10000 0xdb 0x40046 0xdb 0x10000 0xdb 0x40047 0xdb 0x10000 0xdb 0x40042 0xdb 0x10000 0xdb 0x40043 0xdb 0x10000>;
			mboxes = <0x106 0x14 0x0 0x1 0x106 0x15 0x0 0x1>;
			mdp-aal-frame-done = <0x126>;
			mdp-aal0 = <0x133>;
			mdp-aal1 = <0x134>;
			mdp-aal1-frame-done = <0x125>;
			mdp-birsz0 = <0x12d>;
			mdp-birsz0-frame-done = <0x124>;
			mdp-birsz1 = <0x12e>;
			mdp-birsz1-frame-done = <0x123>;
			mdp-color-frame-done = <0x122>;
			mdp-color0 = <0x135>;
			mdp-color1 = <0x136>;
			mdp-color1-frame-done = <0x121>;
			mdp-dvfsrc-vcore-supply = <0x92>;
			mdp-hdr0 = <0x137>;
			mdp-hdr0-frame-done = <0x11e>;
			mdp-hdr1 = <0x138>;
			mdp-hdr1-frame-done = <0x11d>;
			mdp-opp = <0xd2>;
			mdp-rdma0 = <0x127>;
			mdp-rdma0-frame-done = <0x11c>;
			mdp-rdma0-rst-done = <0x13e>;
			mdp-rdma0-sof = <0x100>;
			mdp-rdma1 = <0x128>;
			mdp-rdma1-frame-done = <0x11b>;
			mdp-rdma1-rst-done = <0x13d>;
			mdp-rdma1-sof = <0x101>;
			mdp-rdma2 = <0x129>;
			mdp-rdma2-frame-done = <0x11a>;
			mdp-rdma2-rst-done = <0x13c>;
			mdp-rdma2-sof = <0x104>;
			mdp-rdma3 = <0x12a>;
			mdp-rdma3-frame-done = <0x119>;
			mdp-rdma3-rst-done = <0x13b>;
			mdp-rdma3-sof = <0x105>;
			mdp-rsz0 = <0x12b>;
			mdp-rsz0-frame-done = <0x118>;
			mdp-rsz1 = <0x12c>;
			mdp-rsz1-frame-done = <0x117>;
			mdp-tdshp-frame-done = <0x114>;
			mdp-tdshp0 = <0x131>;
			mdp-tdshp1 = <0x132>;
			mdp-tdshp1-frame-done = <0x113>;
			mdp-wrot0 = <0x12f>;
			mdp-wrot0-rst-done = <0x13a>;
			mdp-wrot0-sof = <0x102>;
			mdp-wrot0-write-frame-done = <0x112>;
			mdp-wrot1 = <0x130>;
			mdp-wrot1-rst-done = <0x139>;
			mdp-wrot1-sof = <0x103>;
			mdp-wrot1-write-frame-done = <0x111>;
			mediatek,larb = <0xb3>;
			mm-mutex = <0x126>;
			mmsys-config = <0x125>;
			operating-points-v2 = <0xd2>;
			phandle = <0x319>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
			thread-count = <0x18>;
		};

		mdpsys-config@1f000000 {
			#address-cells = <0x2>;
			#clock-cells = <0x1>;
			#size-cells = <0x2>;
			clock-names = "MDP_APB_BUS";
			clocks = <0x42 0x1>;
			compatible = "mediatek,mdpsys_config";
			dma-mask-bit = <0x22>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x8f 0x40 0x8f 0x41 0x8f 0x46 0x8f 0x47 0x8f 0x42 0x8f 0x43>;
			phandle = <0x125>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mem-mapped-systimer@1cc13000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-frequency = <0xc65d40>;
			compatible = "mem-mapped-systimer";
			phandle = <0x267>;
			ranges;
			reg = <0x0 0x1cc13000 0x0 0x1000>;

			frame@1cc14000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x14a 0x4 0x0>;
				reg = <0x0 0x1cc14000 0x0 0x1000>;
			};
		};

		mipi-tx-config@11e50000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0xde>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6897-mipi-tx";
			phandle = <0x11c>;
			reg = <0x0 0x11e50000 0x0 0x1000>;
		};

		mipi-tx-config@11e60000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx1_pll";
			clocks = <0xde>;
			compatible = "mediatek,mipi_tx_config1", "mediatek,mt6897-mipi-tx";
			phandle = <0x11d>;
			reg = <0x0 0x11e60000 0x0 0x1000>;
			status = "disabled";
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0x0 0x1025e000 0x0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1025f000 0x0 0x1000>;
		};

		mmc@11240000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cd-debounce-delay-ms = <0x0>;
			cd-gpios = <0x20 0x21 0x1>;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			clocks = <0x69 0x18 0x1b 0x17 0x1b 0x18 0x1b 0x16>;
			compatible = "mediatek,mt6897-mmc";
			host-index = <0x1>;
			interrupts = <0x0 0xa6 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sdio;
			ocr-voltage = <0x70000>;
			phandle = <0x2c1>;
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11e00000 0x0 0x1000>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "disabled";
			vmmc-supply = <0x100>;
			vqmmc-supply = <0x101>;
		};

		mmc@11242000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cap-sdio-irq;
			clock-names = "source", "axi_cg", "hclk", "source_cg";
			clocks = <0x69 0x19 0x1b 0x1a 0x1b 0x1b 0x1b 0x19>;
			compatible = "mediatek,mt6897-mmc";
			eint-gpios = <0x20 0x51 0x1>;
			host-index = <0x2>;
			interrupts = <0x0 0xa7 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sd;
			non-removable;
			phandle = <0x2c2>;
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11242000 0x0 0x1000 0x0 0x11c30000 0x0 0x1000>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "disabled";
			vmmc-supply = <0x100>;
			vqmmc-supply = <0x104>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			disp-larb0-fake-port = <0x7>;
			disp-larb1-fake-port = <0x7>;
			disp-larb2-fake-port = <0x7>;
			disp-larb3-fake-port = <0x7>;
			mdp-larb0-fake-port = <0xa>;
			mdp-larb1-fake-port = <0xa>;
			mm-sram-base = <0xf000000>;
			reg = <0x0 0x14400000 0x0 0x1000 0x0 0x14600000 0x0 0x1000 0x0 0x1f000000 0x0 0x1000 0x0 0x1f800000 0x0 0x1000 0x0 0x1440c000 0x0 0x1000 0x0 0x1440d000 0x0 0x1000 0x0 0x1460c000 0x0 0x1000 0x0 0x1460d000 0x0 0x1000 0x0 0x1f002000 0x0 0x1000 0x0 0x1f802000 0x0 0x1000>;
			reg-names = "dispsys", "dispsys1", "mdpsys", "mdpsys1", "disp_larb_0", "disp_larb_1", "disp_larb_2", "disp_larb_3", "mdp_larb_0", "mdp_larb_1";
		};

		mml-aal0@1f807000 {
			clock-names = "aal0";
			clocks = <0x40 0x6>;
			comp-ids = <0xf>;
			comp-names = "aal0";
			compatible = "mediatek,mt6897-mml_aal", "mediatek,mml-tuning-mml_aal0";
			event-frame-done = [00 a6];
			interrupts = <0x0 0x336 0x4 0x0>;
			phandle = <0x320>;
			reg = <0x0 0x1f807000 0x0 0x1000>;
			sram-curve-base = <0x1200>;
			sram-his-base = <0x600>;
		};

		mml-aal1@1f808000 {
			clock-names = "aal1";
			clocks = <0x40 0x12>;
			comp-ids = <0x10>;
			comp-names = "aal1";
			compatible = "mediatek,mt6897-mml_aal", "mediatek,mml-tuning-mml_aal1";
			event-frame-done = [00 a5];
			interrupts = <0x0 0x336 0x4 0x0>;
			phandle = <0x321>;
			reg = <0x0 0x1f808000 0x0 0x1000>;
			sram-curve-base = <0x1200>;
			sram-his-base = <0x600>;
		};

		mml-ait {
			compatible = "mediatek,mml-ait";
			mediatek,mml = <0x116>;
		};

		mml-birsz0@1f818000 {
			clock-names = "birsz0";
			clocks = <0x40 0x23>;
			comp-ids = <0x15>;
			comp-names = "birsz0";
			compatible = "mediatek,mt6897-mml_birsz";
			phandle = <0x330>;
			reg = <0x0 0x1f818000 0x0 0x1000>;
		};

		mml-birsz1@1f819000 {
			clock-names = "birsz1";
			clocks = <0x40 0x24>;
			comp-ids = <0x16>;
			comp-names = "birsz1";
			compatible = "mediatek,mt6897-mml_birsz";
			phandle = <0x331>;
			reg = <0x0 0x1f819000 0x0 0x1000>;
		};

		mml-color0@1f80d000 {
			clock-names = "color0";
			clocks = <0x40 0x9>;
			comp-ids = <0x19>;
			comp-names = "color0";
			compatible = "mediatek,mt6897-mml_color", "mediatek,mml-tuning-mml_color0";
			phandle = <0x326>;
			reg = <0x0 0x1f80d000 0x0 0x1000>;
		};

		mml-color1@1f80e000 {
			clock-names = "color1";
			clocks = <0x40 0x15>;
			comp-ids = <0x1a>;
			comp-names = "color1";
			compatible = "mediatek,mt6897-mml_color", "mediatek,mml-tuning-mml_color1";
			phandle = <0x327>;
			reg = <0x0 0x1f80e000 0x0 0x1000>;
		};

		mml-fg0@1f81a000 {
			clock-names = "fg0";
			clocks = <0x40 0x17>;
			comp-ids = <0xb>;
			comp-names = "fg0";
			compatible = "mediatek,mt6897-mml_fg";
			phandle = <0x332>;
			reg = <0x0 0x1f81a000 0x0 0x1000>;
		};

		mml-fg1@1f81b000 {
			clock-names = "fg1";
			clocks = <0x40 0x1b>;
			comp-ids = <0xc>;
			comp-names = "fg1";
			compatible = "mediatek,mt6897-mml_fg";
			phandle = <0x333>;
			reg = <0x0 0x1f81b000 0x0 0x1000>;
		};

		mml-hdr0@1f805000 {
			clock-names = "hdr0";
			clocks = <0x40 0x5>;
			comp-ids = <0xd>;
			comp-names = "hdr0";
			compatible = "mediatek,mt6897-mml_hdr", "mediatek,mml-tuning-mml_hdr0";
			event-frame-done = [00 9e];
			phandle = <0x31e>;
			reg = <0x0 0x1f805000 0x0 0x1000>;
		};

		mml-hdr1@1f806000 {
			clock-names = "hdr1";
			clocks = <0x40 0x11>;
			comp-ids = <0xe>;
			comp-names = "hdr1";
			compatible = "mediatek,mt6897-mml_hdr", "mediatek,mml-tuning-mml_hdr1";
			event-frame-done = [00 9d];
			phandle = <0x31f>;
			reg = <0x0 0x1f806000 0x0 0x1000>;
		};

		mml-mutex0@1f801000 {
			aal0 = <0xf 0x0 0x4>;
			aal1 = <0x10 0x0 0x5>;
			birsz0 = <0x15 0x0 0x1c>;
			birsz1 = <0x16 0x0 0x1d>;
			clock-names = "mutex0";
			clocks = <0x40 0x0>;
			color0 = <0x19 0x0 0xa>;
			color1 = <0x1a 0x0 0xb>;
			comp-ids = <0x2>;
			comp-names = "mutex0";
			compatible = "mediatek,mt6897-mml_mutex";
			dli-async0 = <0x7 0x0 0x10>;
			dli-async1 = <0x8 0x0 0x11>;
			dlo-async0 = <0x23 0x0 0x12>;
			dlo-async1 = <0x24 0x0 0x13>;
			event-pipe0-mml = [02 9b];
			event-pipe1-mml = [02 9c];
			fg0 = <0xb 0x1 0x0>;
			fg1 = <0xc 0x1 0x1>;
			hdr0 = <0xd 0x0 0x2>;
			hdr1 = <0xe 0x0 0x3>;
			mutex-comps = "rdma0", "rdma1", "hdr0", "hdr1", "aal0", "aal1", "rsz0", "rsz1", "tdshp0", "tdshp1", "color0", "color1", "wrot0", "wrot1", "rdma2", "rdma3", "dli-async0", "dli-async1", "dlo-async0", "dlo-async1", "rsz2", "rsz3", "wrot2", "wrot3", "birsz0", "birsz1", "fg0", "fg1";
			mutex-ids = <0x3 0x0 0x4 0x1 0x7 0x2 0x8 0x3>;
			phandle = <0x31b>;
			rdma0 = <0x3 0x0 0x0>;
			rdma1 = <0x4 0x0 0x1>;
			rdma2 = <0x5 0x0 0xe>;
			rdma3 = <0x6 0x0 0xf>;
			reg = <0x0 0x1f801000 0x0 0x1000>;
			rsz0 = <0x11 0x0 0x6>;
			rsz1 = <0x12 0x0 0x7>;
			rsz2 = <0x13 0x0 0x14>;
			rsz3 = <0x14 0x0 0x15>;
			tdshp0 = <0x17 0x0 0x8>;
			tdshp1 = <0x18 0x0 0x9>;
			wrot0 = <0x1f 0x0 0xc>;
			wrot1 = <0x20 0x0 0xd>;
			wrot2 = <0x21 0x0 0x16>;
			wrot3 = <0x22 0x0 0x17>;
		};

		mml-rdma0@1f803000 {
			#size-cells = <0x2>;
			apudc-sel = <0x1400003c>;
			clock-names = "rdma0";
			clocks = <0x40 0x3>;
			comp-ids = <0x3>;
			comp-names = "rdma0";
			compatible = "mediatek,mt6897-mml_rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 9c];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40060 0xdb 0x10001>;
			iommus = <0xd8 0x60>;
			mediatek,larb = <0xb4 0x0>;
			phandle = <0x31c>;
			reg = <0x0 0x1f803000 0x0 0x1000>;
		};

		mml-rdma1@1f804000 {
			#size-cells = <0x2>;
			clock-names = "rdma1";
			clocks = <0x40 0xf>;
			comp-ids = <0x4>;
			comp-names = "rdma1";
			compatible = "mediatek,mt6897-mml_rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 9b];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40061 0xdb 0x10001>;
			iommus = <0xd8 0x61>;
			mediatek,larb = <0xb4 0x1>;
			phandle = <0x31d>;
			reg = <0x0 0x1f804000 0x0 0x1000>;
		};

		mml-rdma2@1f811000 {
			#size-cells = <0x2>;
			clock-names = "rdma2";
			clocks = <0x40 0x4>;
			comp-ids = <0x5>;
			comp-names = "rdma2";
			compatible = "mediatek,mt6897-mml_pq_rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 9a];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40066 0xdb 0x10001>;
			iommus = <0xd8 0x66>;
			mediatek,larb = <0xb4 0x6>;
			phandle = <0x32a>;
			reg = <0x0 0x1f811000 0x0 0x1000>;
		};

		mml-rdma3@1f812000 {
			#size-cells = <0x2>;
			clock-names = "rdma3";
			clocks = <0x40 0x10>;
			comp-ids = <0x6>;
			comp-names = "rdma3";
			compatible = "mediatek,mt6897-mml_pq_rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 99];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40067 0xdb 0x10001>;
			iommus = <0xd8 0x67>;
			mediatek,larb = <0xb4 0x7>;
			phandle = <0x32b>;
			reg = <0x0 0x1f812000 0x0 0x1000>;
		};

		mml-rsz0@1f809000 {
			clock-names = "rsz0";
			clocks = <0x40 0x7>;
			comp-ids = <0x11>;
			comp-names = "rsz0";
			compatible = "mediatek,mt6897-mml_rsz";
			phandle = <0x322>;
			reg = <0x0 0x1f809000 0x0 0x1000>;
		};

		mml-rsz1@1f80a000 {
			clock-names = "rsz1";
			clocks = <0x40 0x13>;
			comp-ids = <0x12>;
			comp-names = "rsz1";
			compatible = "mediatek,mt6897-mml_rsz";
			phandle = <0x323>;
			reg = <0x0 0x1f80a000 0x0 0x1000>;
		};

		mml-rsz2@1f813000 {
			clock-names = "rsz2";
			clocks = <0x40 0x18>;
			comp-ids = <0x13>;
			comp-names = "rsz2";
			compatible = "mediatek,mt6897-mml_rsz2";
			phandle = <0x32c>;
			reg = <0x0 0x1f813000 0x0 0x1000>;
		};

		mml-rsz3@1f814000 {
			clock-names = "rsz3";
			clocks = <0x40 0x1c>;
			comp-ids = <0x14>;
			comp-names = "rsz3";
			compatible = "mediatek,mt6897-mml_rsz2";
			phandle = <0x32d>;
			reg = <0x0 0x1f814000 0x0 0x1000>;
		};

		mml-tdshp0@1f80b000 {
			clock-names = "tdshp0";
			clocks = <0x40 0x8>;
			comp-ids = <0x17>;
			comp-names = "tdshp0";
			compatible = "mediatek,mt6897-mml_tdshp", "mediatek,mml-tuning-mml_tdshp0";
			event-frame-done = [00 94];
			phandle = <0x324>;
			reg = <0x0 0x1f80b000 0x0 0x1000>;
		};

		mml-tdshp1@1f80c000 {
			clock-names = "tdshp1";
			clocks = <0x40 0x14>;
			comp-ids = <0x18>;
			comp-names = "tdshp1";
			compatible = "mediatek,mt6897-mml_tdshp", "mediatek,mml-tuning-mml_tdshp1";
			event-frame-done = [00 93];
			phandle = <0x325>;
			reg = <0x0 0x1f80c000 0x0 0x1000>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <0x116>;
		};

		mml-wrot0@1f80f000 {
			#size-cells = <0x2>;
			clock-names = "wrot0";
			clocks = <0x40 0xa>;
			comp-ids = <0x1f>;
			comp-names = "wrot0";
			compatible = "mediatek,mt6897-mml_wrot";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-buf-next = [02 97];
			event-bufa = [02 95];
			event-bufb = [02 96];
			event-frame-done = [00 92];
			inlinerot = <0x13a 0x13b>;
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40062 0xdb 0x10001>;
			interrupts = <0x0 0x336 0x4 0x0>;
			iommus = <0xd8 0x62>;
			mediatek,larb = <0xb4 0x2>;
			phandle = <0x328>;
			reg = <0x0 0x1f80f000 0x0 0x1000>;
		};

		mml-wrot1@1f810000 {
			#size-cells = <0x2>;
			clock-names = "wrot1";
			clocks = <0x40 0x16>;
			comp-ids = <0x20>;
			comp-names = "wrot1";
			compatible = "mediatek,mt6897-mml_wrot";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-buf-next = [02 97];
			event-bufa = [02 95];
			event-bufb = [02 96];
			event-frame-done = [00 91];
			inlinerot = <0x13a 0x13b>;
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40063 0xdb 0x10001>;
			interrupts = <0x0 0x336 0x4 0x0>;
			iommus = <0xd8 0x63>;
			mediatek,larb = <0xb4 0x3>;
			phandle = <0x329>;
			reg = <0x0 0x1f810000 0x0 0x1000>;
		};

		mml-wrot2@1f815000 {
			#size-cells = <0x2>;
			clock-names = "wrot2";
			clocks = <0x40 0x19>;
			comp-ids = <0x21>;
			comp-names = "wrot2";
			compatible = "mediatek,mt6897-mml_wrot";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 90];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40068 0xdb 0x10001>;
			interrupts = <0x0 0x336 0x4 0x0>;
			iommus = <0xd8 0x68>;
			mediatek,larb = <0xb4 0x8>;
			phandle = <0x32e>;
			reg = <0x0 0x1f815000 0x0 0x1000>;
		};

		mml-wrot3@1f816000 {
			#size-cells = <0x2>;
			clock-names = "wrot3";
			clocks = <0x40 0x1d>;
			comp-ids = <0x22>;
			comp-names = "wrot3";
			compatible = "mediatek,mt6897-mml_wrot";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			event-frame-done = [00 8f];
			interconnect-names = "mml_dma";
			interconnects = <0xdb 0x40069 0xdb 0x10001>;
			interrupts = <0x0 0x336 0x4 0x0>;
			iommus = <0xd8 0x69>;
			mediatek,larb = <0xb4 0x9>;
			phandle = <0x32f>;
			reg = <0x0 0x1f816000 0x0 0x1000>;
		};

		mmlsys-config@1f800000 {
			aid-sel-engine = <0x3 0x500 0x4 0x504 0x5 0x51c 0x6 0x520 0x1f 0x508 0x20 0x50c 0x21 0x510 0x22 0x514 0xb 0x528 0xc 0x52c>;
			apu = <0x139>;
			clock-names = "apb_bus", "dli0", "dli1", "dlo0", "dlo1";
			clocks = <0x40 0x1 0x40 0xc 0x40 0xd 0x40 0x1a 0x40 0x1e>;
			comp-count = <0x25>;
			comp-ids = <0x1 0x7 0x8 0x9 0xa 0x1b 0x1c 0x1d 0x1e 0x23 0x24>;
			comp-names = "mmlsys", "dli0", "dli1", "dli0-sel", "dli1-sel", "pq0-sout", "pq1-sout", "dl0-sout", "dl1-sout", "dlo0", "dlo1";
			comp-types = <0x1 0x3 0x3 0x2 0x2 0x2 0x2 0x2 0x2 0x4 0x4>;
			compatible = "mediatek,mt6897-mml";
			dbg-reg-names = "MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0", "CG_CON1", "CG_SET1", "CG_CLR1", "SW0_RST_B", "SW1_RST_B", "MOUT_RST", "APU_DP_SEL", "EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ", "BYPASS_MUX_SHADOW", "DLI0_SEL_IN", "DLI1_SEL_IN", "RDMA0_MOUT_EN", "RDMA1_MOUT_EN", "PQ0_SEL_IN", "PQ1_SEL_IN", "WROT0_SEL_IN", "WROT1_SEL_IN", "PQ0_SOUT_SEL", "PQ1_SOUT_SEL", "DLO0_SOUT_SEL", "DLO1_SOUT_SEL", "BYP0_MOUT_EN", "BYP1_MOUT_EN", "BYP0_SEL_IN", "BYP1_SEL_IN", "RSZ2_SEL_IN", "RSZ3_SEL_IN", "HDR0_SOUT_SEL", "HDR1_SOUT_SEL", "AAL0_SEL_IN", "AAL1_SEL_IN", "TDSHP0_SOUT_SEL", "TDSHP1_SOUT_SEL", "COLOR0_SEL_IN", "COLOR1_SEL_IN", "COLOR0_SOUT_SEL", "COLOR1_SOUT_SEL", "TDSHP0_SEL_IN", "TDSHP1_SEL_IN", "AAL0_MOUT_EN", "AAL1_MOUT_EN", "MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2", "DL_IN_RELAY0_SIZE", "DL_IN_RELAY1_SIZE", "DL_OUT_RELAY0_SIZE", "DL_OUT_RELAY1_SIZE", "DLI_ASYNC0_STATUS0", "DLI_ASYNC0_STATUS1", "DLI_ASYNC1_STATUS0", "DLI_ASYNC1_STATUS1", "DLO_ASYNC0_STATUS0", "DLO_ASYNC0_STATUS1", "DLO_ASYNC1_STATUS0", "DLO_ASYNC1_STATUS1", "DLI_ASYNC3_STATUS0", "DLI_ASYNC3_STATUS1", "DLO_ASYNC3_STATUS0", "DLO_ASYNC3_STATUS1", "DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3", "DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3", "RDMA0_AIDSEL", "RDMA1_AIDSEL", "WROT0_AIDSEL", "WROT1_AIDSEL", "FG0_AIDSEL", "FG1_AIDSEL", "AID_SEL_MODE";
			dbg-reg-offsets = <0xf0 0x100 0x104 0x108 0x110 0x114 0x118 0x700 0x704 0xf04 0xf08 0x7f8 0x7fc 0x8dc 0xf00 0xf14 0xf18 0xf20 0xf24 0xf30 0xf34 0xf70 0xf74 0xf80 0xf84 0xf88 0xf8c 0xf90 0xf94 0xf98 0xf9c 0xfa0 0xfa4 0xfa8 0xfac 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0xf5c 0xf60 0xf64 0xf68 0xf6c 0xfd0 0xfd4 0xfd8 0x220 0x224 0x228 0x22c 0x240 0x244 0x248 0x24c 0x230 0x234 0x238 0x23c 0x278 0x27c 0x268 0x26c 0xfe0 0xfe4 0xfe8 0xfec 0xff0 0xff4 0xff8 0xfdc 0x500 0x504 0x508 0x50c 0x528 0x52c 0x524>;
			dli0-clock-names = "dli0";
			dli0-dl-relay = [02 20];
			dli1-clock-names = "dli1";
			dli1-dl-relay = [02 24];
			dlo0-clock-names = "dlo0";
			dlo0-dl-relay = [02 28];
			dlo1-clock-names = "dlo1";
			dlo1-dl-relay = [02 2c];
			event-apu-start = [02 9e];
			event-ir-disp-ready = [02 99];
			event-ir-eof = [01 ea];
			event-ir-mml-ready = [02 98];
			event-ir-mml-stop = [02 9a];
			event-racing-pipe0 = [02 9b];
			event-racing-pipe1 = [02 9c];
			event-racing-pipe1-next = [02 9d];
			mboxes = <0x106 0x10 0x190 0x1 0x106 0x11 0x1f4 0x1 0x106 0x12 0x190 0x1 0x106 0x13 0x1f4 0x1>;
			mediatek,larb = <0xb4 0xa>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			mmlsys-clock-names = "apb_bus";
			mux-pins = <0x3 0x90003 0xf140001 0x70009 0x30f14 0x4 0xa0003 0xf180001 0x8000a 0x30f18 0x9 0xb0001 0xf200001 0x9001d 0x10f20 0x30009 0x130001 0xf200000 0xa000c 0x10f24 0x1000a 0x1e0001 0xf240003 0xa0014 0x10f24 0x9 0xb0003 0xf300000 0xa000c 0x30f34 0x9 0x1d0003 0xf700001 0x1b001d 0x30f70 0xa 0x1e0003 0xf740001 0x1c001e 0x30f74 0x1b 0x1d0002 0xf800000 0x1b001e 0x20f84 0x1d 0x1f0002 0xf880001 0x1d0023 0x20f88 0x1e 0x200002 0xf8c0001 0x1e0024 0x20f8c 0x3 0x1f0001 0xf900001 0x30013 0x10f90 0x20003 0x90001 0xf900000 0x40020 0x10f94 0x10004 0x140001 0xf940002 0x4000a 0x10f94 0x3 0x1f0003 0xf980001 0x1d001f 0x30f98 0x4 0x200003 0xf9c0001 0x1e0020 0x30f9c 0x9 0x130003 0xfa00001 0x30013 0x30fa0 0x4000f 0x130003 0xfa00000 0xa0014 0x30fa4 0x10004 0x140003 0xfa40004 0x100014 0x30fa4 0xd 0xf0002 0xfa80001 0xd0019 0x20fa8 0xe 0x100002 0xfac0001 0xe001a 0x20fac 0xd 0xf0003 0xf400001 0x19000f 0x30f40 0xe 0x100003 0xf440001 0x1a0010 0x30f44 0x19 0x1b0002 0xf480001 0x17001b 0x20f48 0x1a 0x1c0002 0xf4c0001 0x18001c 0x20f4c 0x17 0x190003 0xf500001 0xd0019 0x30f50 0x18 0x1a0003 0xf540001 0xe001a 0x30f54 0x19 0x1b0002 0xf580001 0x19000f 0x20f58 0x1a 0x1c0002 0xf5c0001 0x1a0010 0x20f5c 0x19 0x1b0003 0xf600001 0x17001b 0x30f60 0x1a 0x1c0003 0xf640001 0x18001c 0x30f64 0xf 0x110001 0xf680001 0xf0013 0x10f68 0x10 0x120001 0xf6c0001 0x100014 0x10f6c>;
			operating-points-v2 = <0xd2>;
			phandle = <0x116>;
			racing-enable;
			ready-sel = [07 fc];
			reg = <0x0 0x1f800000 0x0 0x1000>;
			topology = "mt6897";
		};

		mraw1@1a130000 {
			clock-names = "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw0", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x8 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x3 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,mraw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l25_cqi_m1_0", "l25_imgbo_m1_0", "l25_imgo_m1_0";
			interconnects = <0xdb 0x40320 0xdb 0x10000 0xdb 0x40321 0xdb 0x10000 0xdb 0x4032a 0xdb 0x10000>;
			interrupts = <0x0 0x1f7 0x4 0x0>;
			iommus = <0x8f 0x320 0x8f 0x321 0x8f 0x32a>;
			mediatek,cammux-id = <0x28>;
			mediatek,larbs = <0xcb>;
			mediatek,mraw-id = <0x0>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a130000 0x0 0x8000 0x0 0x1a138000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw2@1a140000 {
			clock-names = "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw1", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x8 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x4 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,mraw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l26_cqi_m1_1", "l26_imgbo_m1_1", "l26_imgo_m1_1";
			interconnects = <0xdb 0x40340 0xdb 0x10001 0xdb 0x40341 0xdb 0x10001 0xdb 0x4034a 0xdb 0x10001>;
			interrupts = <0x0 0x1f8 0x4 0x0>;
			iommus = <0xd8 0x340 0xd8 0x341 0xd8 0x34a>;
			mediatek,cammux-id = <0x29>;
			mediatek,larbs = <0xcc>;
			mediatek,mraw-id = <0x1>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a140000 0x0 0x8000 0x0 0x1a148000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw3@1a150000 {
			clock-names = "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw2", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x8 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x5 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,mraw";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l25_cqi_m1_2", "l25_imgbo_m1_2", "l25_imgo_m1_2";
			interconnects = <0xdb 0x40322 0xdb 0x10000 0xdb 0x40323 0xdb 0x10000 0xdb 0x4032b 0xdb 0x10000>;
			interrupts = <0x0 0x1f9 0x4 0x0>;
			iommus = <0x8f 0x322 0x8f 0x323 0x8f 0x32b>;
			mediatek,cammux-id = <0x2a>;
			mediatek,larbs = <0xcb>;
			mediatek,mraw-id = <0x2>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a150000 0x0 0x8000 0x0 0x1a158000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mraw4@1a160000 {
			clock-names = "cam_main_mraw_cg_con", "cam_main_cam2mm0_gals_con", "cam_main_cam2mm1_gals_con", "cam_main_cam2sys_gals_con", "cam_main_cam2mm2_gals_con", "camsys_mraw_larbx", "camsys_mraw_gals", "camsys_mraw_camtg", "camsys_main_mraw3", "topckgen_top_cam_sel", "vlp_cksys_vlp_ck_camtg_sel", "topckgen_top_camtm_sel";
			clocks = <0x4e 0x8 0x4e 0x10 0x4e 0x11 0x4e 0x12 0x4e 0x13 0x47 0x0 0x47 0x1 0x47 0x2 0x47 0x6 0x69 0x50 0x68 0xf 0x69 0x51>;
			compatible = "mediatek,mraw";
			interconnect-names = "l26_cqi_m1_3", "l26_imgbo_m1_3", "l26_imgo_m1_3";
			interconnects = <0xdb 0x40342 0xdb 0x10001 0xdb 0x40343 0xdb 0x10001 0xdb 0x4034b 0xdb 0x10001>;
			interrupts = <0x0 0x1fa 0x4 0x0>;
			iommus = <0xd8 0x342 0xd8 0x343 0xd8 0x34b>;
			mediatek,cammux-id = <0x2b>;
			mediatek,larbs = <0xcc>;
			mediatek,mraw-id = <0x3>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a160000 0x0 0x8000 0x0 0x1a168000 0x0 0x8000>;
			reg-names = "base", "inner_base";
		};

		mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			phandle = <0x26e>;
			status = "okay";
		};

		mtk-aie-debug-7sp {
			compatible = "mediatek,mtk-aie-debug-7sp";
		};

		mtk-apu-mem-data {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek, apu_mem_data";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0xdc 0x100580>;
			mask = <0x3 0xffffffff>;
			phandle = <0x258>;
			status = "okay";
			type = <0x2>;
		};

		mtk-leds {
			phandle = <0x2bb>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0x7ff>;
				max-hw-brightness = <0x7ff>;
				min-brightness = <0x4>;
			};
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6897-iommu-debug";
		};

		mtkfb {
			compatible = "mediatek,mtkfb";
			phandle = <0x26d>;
		};

		mtkheap-page-prot {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_prot_page-uncached";
			trusted-mem-type = <0xa>;
		};

		mtkheap-page-svp {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_svp_page-uncached";
			phandle = <0x334>;
			status = "disabled";
			trusted-mem-type = <0x9>;
		};

		mtkheap-page-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-page";
			heap-name = "mtk_wfd_page-uncached";
			phandle = <0x335>;
			status = "disabled";
			trusted-mem-type = <0xb>;
		};

		mtkheap-region-prot {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_prot_region";
			iommus = <0x8f 0x0>;
			region-heap-align-name = "mtk_prot_region-aligned";
			trusted-mem-type = <0x1>;
		};

		mtkheap-region-saup-data {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_data_shm_region";
			iommus = <0x3a 0x120581>;
			region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
			trusted-mem-type = <0xc>;
		};

		mtkheap-region-saup-engine {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_sapu_engine_shm_region";
			iommus = <0x3a 0x120581>;
			region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
			trusted-mem-type = <0xd>;
		};

		mtkheap-region-svp {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_svp_region";
			iommus = <0x8f 0x0>;
			phandle = <0x336>;
			region-heap-align-name = "mtk_svp_region-aligned";
			status = "disabled";
			trusted-mem-type = <0x0>;
		};

		mtkheap-region-wfd {
			compatible = "mediatek,dmaheap-mtk-sec-region";
			heap-name = "mtk_wfd_region";
			iommus = <0x8f 0x0>;
			phandle = <0x337>;
			region-heap-align-name = "mtk_wfd_region-aligned";
			status = "disabled";
			trusted-mem-type = <0x2>;
		};

		nemi-hre-emi-apb@10344000 {
			compatible = "mediatek,nemi_hre_emi_apb";
			reg = <0x0 0x10344000 0x0 0x1000>;
		};

		nemi-hre-emi-mpu-apb@10346000 {
			compatible = "mediatek,nemi_hre_emi_mpu_apb";
			reg = <0x0 0x10346000 0x0 0x1000>;
		};

		nemi-hre-emi-slb-apb@10348000 {
			compatible = "mediatek,nemi_hre_emi_slb_apb";
			reg = <0x0 0x10348000 0x0 0x1000>;
		};

		nemi-hre-smpu-apb@1034a000 {
			compatible = "mediatek,nemi_hre_smpu_apb";
			reg = <0x0 0x1034a000 0x0 0x1000>;
		};

		nemi-rsi-apb@10340000 {
			compatible = "mediatek,nemi_rsi_apb";
			reg = <0x0 0x10340000 0x0 0x1000>;
		};

		nemi-slb-apb@10342000 {
			compatible = "mediatek,nemi_slb_apb";
			reg = <0x0 0x10342000 0x0 0x1000>;
		};

		nemi-smpu0@10350000 {
			compatible = "mediatek,nemi_smpu0";
			reg = <0x0 0x10350000 0x0 0x1000>;
		};

		nemi-smpu1@10351000 {
			compatible = "mediatek,nemi_smpu1";
			reg = <0x0 0x10351000 0x0 0x1000>;
		};

		nemi-smpu2@10352000 {
			compatible = "mediatek,nemi_smpu2";
			reg = <0x0 0x10352000 0x0 0x1000>;
		};

		nkp@10351000 {
			clear = <0x410 0x1 0x1 0x410 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xc00 0xc04 0xc10 0xc14>;
			interrupts = <0x0 0x115 0x4 0x0>;
			mask = <0x410 0x2 0x1 0xe40 0x2 0x1 0xec0 0x2 0x1>;
			phandle = <0x2af>;
			reg = <0x0 0x10351000 0x0 0x1000>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		nsmpu@10351000 {
			aid-cnt = <0x100>;
			aid-num-per-set = <0x20>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xffc0 0x4000 0x7 0xff81 0x8001>;
			bypass-gpu = <0x5 0x20>;
			clear = <0xe00 0x1 0x1 0xe00 0x0 0x1 0xe80 0x1 0x1 0xe80 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28 0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			interrupts = <0x0 0x114 0x4 0x0>;
			mask = <0xe00 0x2 0x1 0xe80 0x2 0x1 0xe40 0x2 0x1 0xec0 0x2 0x1>;
			phandle = <0x2ad>;
			reg = <0x0 0x10351000 0x0 0x1000>;
			sr-cnt = <0x3f>;
			vio-info = <0x0 0x2 0x9 0x2>;
		};

		nth-emi-mbist-pdn-apb@10205000 {
			compatible = "mediatek,nth_emi_mbist_pdn_apb";
			reg = <0x0 0x10205000 0x0 0x1000>;
		};

		opp-table0 {
			compatible = "operating-points-v2";
			phandle = <0x110>;

			opp00 {
				opp-hz = <0x0 0x53724e00>;
				opp-microvolt = <0xe35b2>;
			};

			opp01 {
				opp-hz = <0x0 0x526ee7c0>;
				opp-microvolt = <0xe04de>;
			};

			opp02 {
				opp-hz = <0x0 0x517ac3c0>;
				opp-microvolt = <0xe04de>;
			};

			opp03 {
				opp-hz = <0x0 0x50869fc0>;
				opp-microvolt = <0xdec74>;
			};

			opp04 {
				opp-hz = <0x0 0x4f927bc0>;
				opp-microvolt = <0xdd40a>;
			};

			opp05 {
				opp-hz = <0x0 0x4e9e57c0>;
				opp-microvolt = <0xdbba0>;
			};

			opp06 {
				opp-hz = <0x0 0x4daa33c0>;
				opp-microvolt = <0xda336>;
			};

			opp07 {
				opp-hz = <0x0 0x4cb60fc0>;
				opp-microvolt = <0xd8acc>;
			};

			opp08 {
				opp-hz = <0x0 0x4bc1ebc0>;
				opp-microvolt = <0xd7262>;
			};

			opp09 {
				opp-hz = <0x0 0x4acdc7c0>;
				opp-microvolt = <0xd59f8>;
			};

			opp10 {
				opp-hz = <0x0 0x49ca6180>;
				opp-microvolt = <0xd418e>;
			};

			opp11 {
				opp-hz = <0x0 0x48d63d80>;
				opp-microvolt = <0xd2924>;
			};

			opp12 {
				opp-hz = <0x0 0x47e21980>;
				opp-microvolt = <0xd10ba>;
			};

			opp13 {
				opp-hz = <0x0 0x46edf580>;
				opp-microvolt = <0xcf850>;
			};

			opp14 {
				opp-hz = <0x0 0x45f9d180>;
				opp-microvolt = <0xcdfe6>;
			};

			opp15 {
				opp-hz = <0x0 0x4505ad80>;
				opp-microvolt = <0xcc77c>;
			};

			opp16 {
				opp-hz = <0x0 0x44118980>;
				opp-microvolt = <0xcaf12>;
			};

			opp17 {
				opp-hz = <0x0 0x431d6580>;
				opp-microvolt = <0xc96a8>;
			};

			opp18 {
				opp-hz = <0x0 0x42294180>;
				opp-microvolt = <0xc7e3e>;
			};

			opp19 {
				opp-hz = <0x0 0x4125db40>;
				opp-microvolt = <0xc65d4>;
			};

			opp20 {
				opp-hz = <0x0 0x4031b740>;
				opp-microvolt = <0xc4d6a>;
			};

			opp21 {
				opp-hz = <0x0 0x3f3d9340>;
				opp-microvolt = <0xc3500>;
			};

			opp22 {
				opp-hz = <0x0 0x3e496f40>;
				opp-microvolt = <0xc1c96>;
			};

			opp23 {
				opp-hz = <0x0 0x3d554b40>;
				opp-microvolt = <0xc042c>;
			};

			opp24 {
				opp-hz = <0x0 0x3c612740>;
				opp-microvolt = <0xbebc2>;
			};

			opp25 {
				opp-hz = <0x0 0x3b6d0340>;
				opp-microvolt = <0xbd358>;
			};

			opp26 {
				opp-hz = <0x0 0x3a78df40>;
				opp-microvolt = <0xbbaee>;
			};

			opp27 {
				opp-hz = <0x0 0x3984bb40>;
				opp-microvolt = <0xba284>;
			};

			opp28 {
				opp-hz = <0x0 0x38815500>;
				opp-microvolt = <0xb8a1a>;
			};

			opp29 {
				opp-hz = <0x0 0x378d3100>;
				opp-microvolt = <0xb71b0>;
			};

			opp30 {
				opp-hz = <0x0 0x36990d00>;
				opp-microvolt = <0xb71b0>;
			};

			opp31 {
				opp-hz = <0x0 0x35a4e900>;
				opp-microvolt = <0xb5946>;
			};

			opp32 {
				opp-hz = <0x0 0x34b0c500>;
				opp-microvolt = <0xb40dc>;
			};

			opp33 {
				opp-hz = <0x0 0x33bca100>;
				opp-microvolt = <0xb2872>;
			};

			opp34 {
				opp-hz = <0x0 0x32c87d00>;
				opp-microvolt = <0xb1008>;
			};

			opp35 {
				opp-hz = <0x0 0x31d45900>;
				opp-microvolt = <0xaf79e>;
			};

			opp36 {
				opp-hz = <0x0 0x30e03500>;
				opp-microvolt = <0xadf34>;
			};

			opp37 {
				opp-hz = <0x0 0x2faf0800>;
				opp-microvolt = <0xac6ca>;
			};

			opp38 {
				opp-hz = <0x0 0x2e7ddb00>;
				opp-microvolt = <0xa95f6>;
			};

			opp39 {
				opp-hz = <0x0 0x2d4cae00>;
				opp-microvolt = <0xa7d8c>;
			};

			opp40 {
				opp-hz = <0x0 0x2c1b8100>;
				opp-microvolt = <0xa6522>;
			};

			opp41 {
				opp-hz = <0x0 0x2aea5400>;
				opp-microvolt = <0xa4cb8>;
			};

			opp42 {
				opp-hz = <0x0 0x29c86940>;
				opp-microvolt = <0xa344e>;
			};

			opp43 {
				opp-hz = <0x0 0x28973c40>;
				opp-microvolt = <0xa037a>;
			};

			opp44 {
				opp-hz = <0x0 0x27660f40>;
				opp-microvolt = <0x9eb10>;
			};

			opp45 {
				opp-hz = <0x0 0x2634e240>;
				opp-microvolt = <0x9d2a6>;
			};

			opp46 {
				opp-hz = <0x0 0x2503b540>;
				opp-microvolt = <0x9ba3c>;
			};

			opp47 {
				opp-hz = <0x0 0x23d28840>;
				opp-microvolt = <0x9a1d2>;
			};

			opp48 {
				opp-hz = <0x0 0x22b09d80>;
				opp-microvolt = <0x970fe>;
			};

			opp49 {
				opp-hz = <0x0 0x217f7080>;
				opp-microvolt = <0x95894>;
			};

			opp50 {
				opp-hz = <0x0 0x204e4380>;
				opp-microvolt = <0x9402a>;
			};

			opp51 {
				opp-hz = <0x0 0x1f1d1680>;
				opp-microvolt = <0x927c0>;
			};

			opp52 {
				opp-hz = <0x0 0x1debe980>;
				opp-microvolt = <0x90f56>;
			};

			opp53 {
				opp-hz = <0x0 0x1cc9fec0>;
				opp-microvolt = <0x8f6ec>;
			};

			opp54 {
				opp-hz = <0x0 0x1b98d1c0>;
				opp-microvolt = <0x8c618>;
			};

			opp55 {
				opp-hz = <0x0 0x1a67a4c0>;
				opp-microvolt = <0x8adae>;
			};

			opp56 {
				opp-hz = <0x0 0x193677c0>;
				opp-microvolt = <0x89544>;
			};

			opp57 {
				opp-hz = <0x0 0x18054ac0>;
				opp-microvolt = <0x87cda>;
			};

			opp58 {
				opp-hz = <0x0 0x16d41dc0>;
				opp-microvolt = <0x86470>;
			};

			opp59 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x8339c>;
			};

			opp60 {
				opp-hz = <0x0 0x14810600>;
				opp-microvolt = <0x81b32>;
			};

			opp61 {
				opp-hz = <0x0 0x134fd900>;
				opp-microvolt = <0x802c8>;
			};

			opp62 {
				opp-hz = <0x0 0x121eac00>;
				opp-microvolt = <0x7ea5e>;
			};

			opp63 {
				opp-hz = <0x0 0x10ed7f00>;
				opp-microvolt = <0x7d1f4>;
			};

			opp64 {
				opp-hz = <0x0 0xfcb9440>;
				opp-microvolt = <0x7a120>;
			};
		};

		ovl-dli-async0@14400000 {
			clocks = <0x60 0xd>;
			compatible = "mediatek,ovl_dli_async0", "mediatek,mt6897-disp-dli-async";
			phandle = <0x30c>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl-dlo-async0@14400000 {
			clocks = <0x60 0x10>;
			compatible = "mediatek,ovl_dlo_async0", "mediatek,mt6897-disp-dlo-async";
			phandle = <0x30e>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl-y2r0@14400000 {
			clocks = <0x60 0x19>;
			compatible = "mediatek,ovl_y2r0", "mediatek,mt6897-disp-y2r";
			phandle = <0x2e0>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl-y2r1@14400000 {
			clocks = <0x60 0x1a>;
			compatible = "mediatek,ovl_y2r1", "mediatek,mt6897-disp-y2r";
			phandle = <0x2e1>;
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		ovl1-dli-async0@14600000 {
			clocks = <0x5f 0xd>;
			compatible = "mediatek,ovl1_dli_async0", "mediatek,mt6897-disp-dli-async";
			phandle = <0x30d>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovl1-dlo-async0@14600000 {
			clocks = <0x5f 0x10>;
			compatible = "mediatek,ovl1_dlo_async0", "mediatek,mt6897-disp-dlo-async";
			phandle = <0x30f>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovl1-y2r0@14600000 {
			clocks = <0x5f 0x19>;
			compatible = "mediatek,ovl1_y2r0", "mediatek,mt6897-disp-y2r";
			phandle = <0x2e2>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovl1-y2r1@14600000 {
			clocks = <0x5f 0x1a>;
			compatible = "mediatek,ovl1_y2r1", "mediatek,mt6897-disp-y2r";
			phandle = <0x2e3>;
			reg = <0x0 0x14600000 0x0 0x1000>;
		};

		ovlsys-config@14400000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0x0 0x14400000 0x0 0x1000>;
		};

		pcie@112f0000 {
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			bus-range = <0x0 0xff>;
			clocks = <0x63 0x0 0x63 0x1 0x63 0x2 0x63 0x3 0x63 0x4>;
			compatible = "mediatek,mt6897-pcie", "mediatek,mt6985-pcie";
			device_type = "pci";
			interrupt-map = <0x0 0x0 0x0 0x1 0xfd 0x0 0x0 0x0 0x0 0x2 0xfd 0x1 0x0 0x0 0x0 0x3 0xfd 0x2 0x0 0x0 0x0 0x4 0xfd 0x3>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupts = <0x0 0xf0 0x4 0x0>;
			linux,pci-domain = <0x0>;
			mediatek,peri-reset-dis;
			phandle = <0x2c0>;
			phy-names = "pcie-phy";
			phys = <0xfc>;
			power-domain-names = "pd_mac";
			power-domains = <0x41 0x2>;
			ranges = <0x81000000 0x0 0x30000000 0x0 0x30000000 0x0 0x400000 0x82000000 0x0 0x30400000 0x0 0x30400000 0x0 0x7c00000>;
			reg = <0x0 0x112f0000 0x0 0x4000>;
			reg-names = "pcie-mac";
			status = "disabled";

			interrupt-controller {
				#address-cells = <0x0>;
				#interrupt-cells = <0x1>;
				interrupt-controller;
				phandle = <0xfd>;
			};
		};

		pda2@1a181000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "camsys_mraw_pda0", "camsys_mraw_pda1", "mraw_larbx", "cam_main_cam2mm0_gals_cg_con", "cam_main_cam2mm1_gals_cg_con", "cam_main_cam_cg_con";
			clocks = <0x47 0x7 0x47 0x8 0x47 0x0 0x4e 0x10 0x4e 0x11 0x4e 0x4>;
			compatible = "mediatek,camera-pda2";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x1f5 0x4 0x0>;
			iommus = <0xd8 0x344 0xd8 0x345 0xd8 0x346 0xd8 0x347 0xd8 0x348 0xd8 0x349>;
			mediatek,larbs = <0xcc>;
			phandle = <0xdd>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a181000 0x0 0x1000>;
		};

		pda@1a180000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "camsys_mraw_pda0", "camsys_mraw_pda1", "mraw_larbx", "cam_main_cam2mm0_gals_cg_con", "cam_main_cam2mm1_gals_cg_con", "cam_main_cam_cg_con";
			clocks = <0x47 0x7 0x47 0x8 0x47 0x0 0x4e 0x10 0x4e 0x11 0x4e 0x4>;
			compatible = "mediatek,camera-pda";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "l25_pdai_a0", "l25_pdai_a1", "l25_pdai_a2", "l25_pdai_a3", "l25_pdai_a4", "l25_pdao_a", "l26_pdai_b0", "l26_pdai_b1", "l26_pdai_b2", "l26_pdai_b3", "l26_pdai_b4", "l26_pdao_b";
			interconnects = <0xdb 0x40324 0xdb 0x10000 0xdb 0x40325 0xdb 0x10000 0xdb 0x40326 0xdb 0x10000 0xdb 0x40327 0xdb 0x10000 0xdb 0x40328 0xdb 0x10000 0xdb 0x40329 0xdb 0x10000 0xdb 0x40344 0xdb 0x10001 0xdb 0x40345 0xdb 0x10001 0xdb 0x40346 0xdb 0x10001 0xdb 0x40347 0xdb 0x10001 0xdb 0x40348 0xdb 0x10001 0xdb 0x40349 0xdb 0x10001>;
			interrupts = <0x0 0x1f4 0x4 0x0>;
			iommus = <0x8f 0x324 0x8f 0x325 0x8f 0x326 0x8f 0x327 0x8f 0x328 0x8f 0x329>;
			mediatek,larbs = <0xcb>;
			mediatek,pda2 = <0xdd>;
			phandle = <0x259>;
			power-domains = <0x41 0x12>;
			reg = <0x0 0x1a180000 0x0 0x1000>;
		};

		performance-controller@11bc00 {
			#performance-domain-cells = <0x1>;
			compatible = "mediatek,cpufreq-hw";
			phandle = <0x2>;
			reg = <0x0 0x11bc10 0x0 0x120 0x0 0x11bd30 0x0 0x120 0x0 0x11be50 0x0 0x120>;
			reg-names = "performance-domain0", "performance-domain1", "performance-domain2";
		};

		peri-csi-top-ao@11c80000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0x0 0x11c80000 0x0 0x10000>;
		};

		peri-csi-top-ao@11c90000 {
			compatible = "mediatek,peri_csi_top_ao";
			reg = <0x0 0x11c90000 0x0 0x10000>;
		};

		peri-efusec@11c10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0x0 0x11c10000 0x0 0x10000>;
		};

		peri-efusec@11f10000 {
			compatible = "mediatek,peri_efusec";
			reg = <0x0 0x11f10000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11b70000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11b70000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11cb0000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11cb0000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11d00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11d00000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11d20000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11d20000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11e00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11e00000 0x0 0x10000>;
		};

		peri-imp-iic-wrap@11f00000 {
			compatible = "mediatek,peri_imp_iic_wrap";
			reg = <0x0 0x11f00000 0x0 0x10000>;
		};

		peri-io-bl@11d30000 {
			compatible = "mediatek,peri_io_bl";
			reg = <0x0 0x11d30000 0x0 0x10000>;
		};

		peri-io-br@11d40000 {
			compatible = "mediatek,peri_io_br";
			reg = <0x0 0x11d40000 0x0 0x10000>;
		};

		peri-io-cfg-bm@11d10000 {
			compatible = "mediatek,peri_io_cfg_bm";
			reg = <0x0 0x11d10000 0x0 0x10000>;
		};

		peri-io-cfg-lb@11e70000 {
			compatible = "mediatek,peri_io_cfg_lb";
			reg = <0x0 0x11e70000 0x0 0x10000>;
		};

		peri-io-cfg-lm@11e20000 {
			compatible = "mediatek,peri_io_cfg_lm";
			reg = <0x0 0x11e20000 0x0 0x10000>;
		};

		peri-io-cfg-lt@11e10000 {
			compatible = "mediatek,peri_io_cfg_lt";
			reg = <0x0 0x11e10000 0x0 0x10000>;
		};

		peri-io-cfg-rm@11c20000 {
			compatible = "mediatek,peri_io_cfg_rm";
			reg = <0x0 0x11c20000 0x0 0x10000>;
		};

		peri-io-cfg-rt@11c50000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0x0 0x11c50000 0x0 0x10000>;
		};

		peri-io-cfg-rt@11eb0000 {
			compatible = "mediatek,peri_io_cfg_rt";
			reg = <0x0 0x11eb0000 0x0 0x10000>;
		};

		peri-io-cfg-tl@11f40000 {
			compatible = "mediatek,peri_io_cfg_tl";
			reg = <0x0 0x11f40000 0x0 0x10000>;
		};

		peri-io-cfg-tm@11f30000 {
			compatible = "mediatek,peri_io_cfg_tm";
			reg = <0x0 0x11f30000 0x0 0x10000>;
		};

		peri-io-cfg-tr@11f20000 {
			compatible = "mediatek,peri_io_cfg_tr";
			reg = <0x0 0x11f20000 0x0 0x10000>;
		};

		peri-io-rb@11c30000 {
			compatible = "mediatek,peri_io_rb";
			reg = <0x0 0x11c30000 0x0 0x10000>;
		};

		peri-mipi-tx-cfg@11e50000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0x0 0x11e50000 0x0 0x10000>;
		};

		peri-mipi-tx-cfg@11e60000 {
			compatible = "mediatek,peri_mipi_tx_cfg";
			reg = <0x0 0x11e60000 0x0 0x10000>;
		};

		peri-msdc0-pad-macro@11f50000 {
			compatible = "mediatek,peri_msdc0_pad_macro";
			reg = <0x0 0x11f50000 0x0 0x10000>;
		};

		peri-msdc1-pad-macro@11c70000 {
			compatible = "mediatek,peri_msdc1_pad_macro";
			reg = <0x0 0x11c70000 0x0 0x10000>;
		};

		peri-pextp-phy-top@11e90000 {
			compatible = "mediatek,peri_pextp_phy_top";
			reg = <0x0 0x11e90000 0x0 0x10000>;
		};

		peri-ufs-glb-ana@11fa1000 {
			compatible = "mediatek,peri_ufs_glb_ana";
			reg = <0x0 0x11fa1000 0x0 0x1000>;
		};

		peri-ufs-glb-cdr@11fa4000 {
			compatible = "mediatek,peri_ufs_glb_cdr";
			reg = <0x0 0x11fa4000 0x0 0x1000>;
		};

		peri-ufs-glb-dig@11fa0000 {
			compatible = "mediatek,peri_ufs_glb_dig";
			reg = <0x0 0x11fa0000 0x0 0x1000>;
		};

		peri-ufs-glb-mib@11fa2000 {
			compatible = "mediatek,peri_ufs_glb_mib";
			reg = <0x0 0x11fa2000 0x0 0x1000>;
		};

		peri-ufs-glb-pll@11fa3000 {
			compatible = "mediatek,peri_ufs_glb_pll";
			reg = <0x0 0x11fa3000 0x0 0x1000>;
		};

		peri-ufs-ln-ana-rx@11fab000 {
			compatible = "mediatek,peri_ufs_ln_ana_rx";
			reg = <0x0 0x11fab000 0x0 0x1000>;
		};

		peri-ufs-ln-ana-tx@11fa9000 {
			compatible = "mediatek,peri_ufs_ln_ana_tx";
			reg = <0x0 0x11fa9000 0x0 0x1000>;
		};

		peri-ufs-ln-dig-rx@11faa000 {
			compatible = "mediatek,peri_ufs_ln_dig_rx";
			reg = <0x0 0x11faa000 0x0 0x1000>;
		};

		peri-ufs-ln-dig-tx@11fa8000 {
			compatible = "mediatek,peri_ufs_ln_dig_tx";
			reg = <0x0 0x11fa8000 0x0 0x1000>;
		};

		peri-usbsif-top@11e30000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0x0 0x11e30000 0x0 0x10000>;
		};

		peri-usbsif-top@11e40000 {
			compatible = "mediatek,peri_usbsif_top";
			reg = <0x0 0x11e40000 0x0 0x10000>;
		};

		peri-xtp-ckm-top@11ea0000 {
			compatible = "mediatek,peri_xtp_ckm_top";
			reg = <0x0 0x11ea0000 0x0 0x10000>;
		};

		phy@11100000 {
			#address-cells = <0x2>;
			#phy-cells = <0x0>;
			#size-cells = <0x2>;
			clock-names = "pipe_clk";
			clocks = <0x63 0x5>;
			compatible = "mediatek,mt6897-pcie-phy", "mediatek,mt8195-pcie-phy";
			phandle = <0xfc>;
			power-domains = <0x41 0x3>;
			reg = <0x0 0x11100000 0x0 0x10000 0x0 0x11110000 0x0 0x10000>;
			reg-names = "phy-sif", "phy-ckm";
			status = "disabled";
		};

		pinctrl@10005000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6897-pinctrl";
			gpio-controller;
			gpio-ranges = <0x20 0x0 0x0 0xe8>;
			interrupt-controller;
			mediatek,eint = <0xe8>;
			phandle = <0x20>;
			reg = <0x0 0x10005000 0x0 0x1000 0x0 0x11b20000 0x0 0x1000 0x0 0x11c00000 0x0 0x1000 0x0 0x11d30000 0x0 0x1000 0x0 0x11d40000 0x0 0x1000 0x0 0x11d50000 0x0 0x1000 0x0 0x11ea0000 0x0 0x1000 0x0 0x11eb0000 0x0 0x1000 0x0 0x11f20000 0x0 0x1000 0x0 0x11f30000 0x0 0x1000>;
			reg-names = "gpio", "iocfg_rt", "iocfg_rm", "iocfg_bl", "iocfg_bm", "iocfg_br", "iocfg_lb", "iocfg_lt", "iocfg_tm", "iocfg_tl";

			aud-clk-mosi-off {
				phandle = <0x177>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xde00>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xdf00>;
				};
			};

			aud-clk-mosi-on {
				phandle = <0x178>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xde01>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdf01>;
				};
			};

			aud-dat-miso0-off {
				phandle = <0x17d>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe500>;
				};
			};

			aud-dat-miso0-on {
				phandle = <0x17e>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe501>;
				};
			};

			aud-dat-miso1-off {
				phandle = <0x17f>;

				pins-cmd1-dat {
					bias-disable;
					input-enable;
					pinmux = <0xe600>;
				};
			};

			aud-dat-miso1-on {
				phandle = <0x180>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe601>;
				};
			};

			aud-dat-miso2-off {
				phandle = <0x181>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe700>;
				};
			};

			aud-dat-miso2-on {
				phandle = <0x182>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe701>;
				};
			};

			aud-dat-mosi-ch34-off {
				phandle = <0x17b>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe200>;
				};
			};

			aud-dat-mosi-ch34-on {
				phandle = <0x17c>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe201>;
				};
			};

			aud-dat-mosi-off {
				phandle = <0x179>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe000>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe100>;
				};
			};

			aud-dat-mosi-on {
				phandle = <0x17a>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe001>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe101>;
				};
			};

			aud-gpio-i2sin0-off {
				phandle = <0x187>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xf00>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x1000>;
				};

				pins-cmd3-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x1100>;
				};
			};

			aud-gpio-i2sin0-on {
				phandle = <0x188>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xf01>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x1001>;
				};

				pins-cmd3-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x1101>;
				};
			};

			aud-gpio-i2sout0-off {
				phandle = <0x189>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x1200>;
				};
			};

			aud-gpio-i2sout0-on {
				phandle = <0x18a>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x1201>;
				};
			};

			aud-nle-mosi-off {
				phandle = <0x26b>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe300>;
				};

				pins-cmd2-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe400>;
				};
			};

			aud-nle-mosi-on {
				phandle = <0x26c>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe301>;
				};

				pins-cmd2-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe401>;
				};
			};

			conninfra-pins-default {
				phandle = <0x191>;
			};

			conninfra-tcxo-clr {
				phandle = <0x193>;

				pins-cmd-dat {
					pinmux = <0x7700>;
				};
			};

			conninfra-tcxo-set {
				phandle = <0x192>;

				pins-cmd-dat {
					pinmux = <0x7706>;
				};
			};

			mmc1@0 {
				phandle = <0xff>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x4801>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x4a01 0x4b01 0x4c01 0x4d01 0x4901>;
				};
			};

			mmc1default {
				phandle = <0xfe>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x4801>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x4a01 0x4b01 0x4c01 0x4d01 0x4901>;
				};
			};

			mmc2@0 {
				phandle = <0x103>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x4e01>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x5001 0x5101 0x5201 0x5301 0x4f01>;
				};
			};

			mmc2default {
				phandle = <0x102>;

				pins-clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x4e01>;
				};

				pins-cmd-dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x5001 0x5101 0x5201 0x5301 0x4f01>;
				};
			};

			qm42195-wf0 {
				phandle = <0x198>;

				pins-cmd-dat {
					mapping = <0x0 0x3 0x0 0x1 0x2 0x0 0x2 0x4 0x0 0x3 0xb 0x0>;
					pinmux = <0xad01 0xae01 0xaf01 0xb001>;
				};
			};

			qm42195-wf1 {
				phandle = <0x199>;

				pins-cmd-dat {
					mapping = <0x8 0x83 0x0 0x9 0x82 0x0 0xa 0x84 0x0>;
					pinmux = <0xb501 0xb601 0xb701>;
				};
			};

			qm45197-wf0 {
				phandle = <0x19a>;

				pins-cmd-dat {
					mapping = <0x4 0x4a 0x0 0x14 0x4b 0x0 0x6 0x4c 0x0>;
					pinmux = <0xb101 0x1905 0xb301>;
				};
			};

			qm45197-wf1 {
				phandle = <0x19b>;

				pins-cmd-dat {
					mapping = <0x12 0xca 0x0 0x15 0xcb 0x0 0x13 0xcc 0x0>;
					pinmux = <0x8004 0x1a05 0x7804>;
				};
			};

			uart_gpio_disable@gpio24 {
				phandle = <0x1d>;

				pins_cmd_dat {
					bias-disable;
					output-high;
					pinmux = <0x1800>;
					slew-rate = <0x1>;
				};
			};

			uart_gpio_enable@gpio24 {
				phandle = <0x1c>;

				pins_cmd_dat {
					bias-disable;
					output-low;
					pinmux = <0x1800>;
					slew-rate = <0x1>;
				};
			};

			vow-clk-miso-off {
				phandle = <0x185>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe600>;
				};
			};

			vow-clk-miso-on {
				phandle = <0x186>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe602>;
				};
			};

			vow-dat-miso-off {
				phandle = <0x183>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xe500>;
				};
			};

			vow-dat-miso-on {
				phandle = <0x184>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xe502>;
				};
			};

			vow-scp-dmic-clk-off {
				phandle = <0x18d>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8700>;
				};
			};

			vow-scp-dmic-clk-on {
				phandle = <0x18e>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8701>;
				};
			};

			vow-scp-dmic-dat-off {
				phandle = <0x18b>;

				pins-cmd1-dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x8800>;
				};
			};

			vow-scp-dmic-dat-on {
				phandle = <0x18c>;

				pins-cmd1-dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x8801>;
				};
			};

			wlan7207c-wf0 {
				phandle = <0x196>;

				pins-cmd-dat {
					mapping = <0x4 0x4a 0x0 0x14 0x4b 0x0 0x6 0x4c 0x0 0x7 0x41 0x0>;
					pinmux = <0xb101 0x1905 0xb301 0xb401>;
				};
			};

			wlan7207c-wf1 {
				phandle = <0x197>;

				pins-cmd-dat {
					mapping = <0x12 0xca 0x0 0x15 0xcb 0x0 0x13 0xcc 0x0 0x5 0xc1 0x0>;
					pinmux = <0x8004 0x1a05 0x7804 0xb201>;
				};
			};

			wlan7207h-wf0 {
				phandle = <0x194>;

				pins-cmd-dat {
					mapping = <0x0 0x3 0x0 0x1 0x2 0x0 0x2 0x4 0x0 0x3 0xb 0x0>;
					pinmux = <0xad01 0xae01 0xaf01 0xb001>;
				};
			};

			wlan7207h-wf1 {
				phandle = <0x195>;

				pins-cmd-dat {
					mapping = <0x8 0x83 0x0 0x9 0x82 0x0 0xa 0x84 0x0>;
					pinmux = <0xb501 0xb601 0xb701>;
				};
			};
		};

		pmsr-apb@1000f000 {
			compatible = "mediatek,pmsr_apb";
			reg = <0x0 0x1000f000 0x0 0x800>;
		};

		protected-memory-allocator@13c2f000 {
			compatible = "arm,protected-memory-allocator";
			gmpu-table-size = <0x400000>;
			gpr-id = <0x6>;
			gpr-offset = <0xd1c>;
			phandle = <0x10f>;
			protected-reserve-size = <0x200000>;
			reg = <0x0 0x13c2f000 0x0 0x1000>;
			reg-names = "gpueb_base";
		};

		ptp-therm-ctrl-apb@10315000 {
			compatible = "mediatek,ptp_therm_ctrl_apb";
			reg = <0x0 0x10315000 0x0 0x1000>;
		};

		ptp-therm-ctrl2-apb@10316000 {
			compatible = "mediatek,ptp_therm_ctrl2_apb";
			reg = <0x0 0x10316000 0x0 0x1000>;
		};

		pwm@11008000 {
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
			clocks = <0x1b 0x6 0x1b 0x7 0x1b 0x8 0x1b 0x9 0x1b 0x4 0x1b 0x5>;
			compatible = "mediatek,pwm";
			interrupts = <0x0 0x100 0x4 0x0>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0x4>;
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			mediatek,pwm-version = <0x3>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0xc>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0xa>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <0x6>;
			pwmsrcclk = <0x1b>;
			reg = <0x0 0x11008000 0x0 0x1000>;
		};

		pwrap-partition-0@10400000 {
			compatible = "mediatek,pwrap_partition_0";
			reg = <0x0 0x10400000 0x0 0x100000>;
		};

		pwrap-partition-10@104a0000 {
			compatible = "mediatek,pwrap_partition_10";
			reg = <0x0 0x104a0000 0x0 0x20000>;
		};

		pwrap-partition-11@104c0000 {
			compatible = "mediatek,pwrap_partition_11";
			reg = <0x0 0x104c0000 0x0 0x40000>;
		};

		pwrap-partition-1@10400000 {
			compatible = "mediatek,pwrap_partition_1";
			reg = <0x0 0x10400000 0x0 0x1000>;
		};

		pwrap-partition-2@10401000 {
			compatible = "mediatek,pwrap_partition_2";
			reg = <0x0 0x10401000 0x0 0x1000>;
		};

		pwrap-partition-3@10402000 {
			compatible = "mediatek,pwrap_partition_3";
			reg = <0x0 0x10402000 0x0 0x1000>;
		};

		pwrap-partition-4@10403000 {
			compatible = "mediatek,pwrap_partition_4";
			reg = <0x0 0x10403000 0x0 0x1000>;
		};

		pwrap-partition-5@10404000 {
			compatible = "mediatek,pwrap_partition_5";
			reg = <0x0 0x10404000 0x0 0x1000>;
		};

		pwrap-partition-6@10405000 {
			compatible = "mediatek,pwrap_partition_6";
			reg = <0x0 0x10405000 0x0 0x1000>;
		};

		pwrap-partition-7@10406000 {
			compatible = "mediatek,pwrap_partition_7";
			reg = <0x0 0x10406000 0x0 0x1000>;
		};

		pwrap-partition-8@10480000 {
			compatible = "mediatek,pwrap_partition_8";
			reg = <0x0 0x10480000 0x0 0x10000>;
		};

		pwrap-partition-9@10490000 {
			compatible = "mediatek,pwrap_partition_9";
			reg = <0x0 0x10490000 0x0 0x10000>;
		};

		rsi-slb0-apb@10324000 {
			compatible = "mediatek,rsi_slb0_apb";
			reg = <0x0 0x10324000 0x0 0x1000>;
		};

		rsi-slb1-apb@10325000 {
			compatible = "mediatek,rsi_slb1_apb";
			reg = <0x0 0x10325000 0x0 0x1000>;
		};

		scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			phandle = <0x14f>;
			reg = <0x0 0x1cb21000 0x0 0x1000>;
		};

		semi-hre-emi-apb@10345000 {
			compatible = "mediatek,semi_hre_emi_apb";
			reg = <0x0 0x10345000 0x0 0x1000>;
		};

		semi-hre-emi-mpu-apb@10347000 {
			compatible = "mediatek,semi_hre_emi_mpu_apb";
			reg = <0x0 0x10347000 0x0 0x1000>;
		};

		semi-hre-emi-slb-apb@10349000 {
			compatible = "mediatek,semi_hre_emi_slb_apb";
			reg = <0x0 0x10349000 0x0 0x1000>;
		};

		semi-hre-smpu-apb@1034b000 {
			compatible = "mediatek,semi_hre_smpu_apb";
			reg = <0x0 0x1034b000 0x0 0x1000>;
		};

		semi-rsi-apb@10341000 {
			compatible = "mediatek,semi_rsi_apb";
			reg = <0x0 0x10341000 0x0 0x1000>;
		};

		semi-slb-apb@10343000 {
			compatible = "mediatek,semi_slb_apb";
			reg = <0x0 0x10343000 0x0 0x1000>;
		};

		semi-smpu0@10354000 {
			compatible = "mediatek,semi_smpu0";
			reg = <0x0 0x10354000 0x0 0x1000>;
		};

		semi-smpu1@10355000 {
			compatible = "mediatek,semi_smpu1";
			reg = <0x0 0x10355000 0x0 0x1000>;
		};

		semi-smpu2@10356000 {
			compatible = "mediatek,semi_smpu2";
			reg = <0x0 0x10356000 0x0 0x1000>;
		};

		seninf-top@1a00e000 {
			cam-mux-num = <0x2b>;
			cammux-camsv-normal-range = <0x20 0x21>;
			cammux-camsv-sat-range = <0x0 0x1f>;
			cammux-pdp-range = <0x28 0x2a>;
			cammux-raw-range = <0x22 0x27>;
			cdphy-dvfs-step0 = <0x16bc 0x10cc 0x1860 0x1860 0x138 0x8c618 0x8c618>;
			cdphy-dvfs-step1 = <0x1770 0x1324 0x1964 0x1964 0x164 0x927c0 0x927c0>;
			cdphy-dvfs-step2 = <0x1770 0x16a8 0x1964 0x1964 0x1a0 0x9eb10 0x9eb10>;
			cdphy-dvfs-step3 = <0x1770 0x1770 0x1964 0x1964 0x1f3 0xb1008 0xb1008>;
			clock-names = "clk_cam_seninf", "clk_cam_cam", "clk_cam_camtg", "clk_top_seninf", "clk_top_seninf1", "clk_top_seninf2", "clk_top_seninf3", "clk_top_seninf4", "clk_top_seninf5", "clk_top_camtm", "clk_top_ap_step0", "clk_top_ap_step1", "clk_top_ap_step2", "clk_top_ap_step3", "mmdvfs_mux";
			clocks = <0x4e 0xa 0x4e 0x4 0x4e 0x9 0x69 0x21 0x69 0x22 0x69 0x23 0x69 0x24 0x69 0x25 0x69 0x26 0x69 0x51 0x69 0x85 0x69 0x90 0x69 0x8b 0x69 0x88 0xd0 0xc>;
			compatible = "mediatek,seninf-core";
			dvfsrc-vcore-supply = <0x92>;
			interrupt-names = "seninf-irq", "tsrec-irq";
			interrupts = <0x0 0x1f6 0x4 0x0 0x0 0x1f3 0x4 0x0>;
			mux-camsv-normal-range = <0x4 0x5>;
			mux-camsv-sat-range = <0x0 0x3>;
			mux-num = <0xd>;
			mux-pdp-range = <0xa 0xc>;
			mux-raw-range = <0x6 0x9>;
			operating-points-v2 = <0xd6>;
			phandle = <0x338>;
			power-domains = <0x41 0x11 0x41 0x1e>;
			reg = <0x0 0x1a00e000 0x0 0x18000 0x0 0x11c80000 0x0 0x30000>;
			reg-names = "base", "ana-rx";
			seninf-num = <0xc>;
			tsrec-num = <0x6>;

			clk-fmeter-csi0 {
				fmeter-no = <0x22>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-csi1 {
				fmeter-no = <0x23>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-csi2 {
				fmeter-no = <0x24>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-csi3 {
				fmeter-no = <0x25>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-csi4 {
				fmeter-no = <0x26>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-csi5 {
				fmeter-no = <0x27>;
				fmeter-type = "CKGEN";
			};

			clk-fmeter-isp {
				fmeter-no = <0x55>;
				fmeter-type = "CKGEN";
			};
		};

		serial@11001000 {
			clock-names = "baud", "bus";
			clocks = <0xde 0x1b 0x0>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0xdf 0x0 0xdf 0x1>;
			interrupts = <0x0 0xfa 0x4 0x0>;
			phandle = <0x260>;
			reg = <0x0 0x11001000 0x0 0x1000>;
			uart-line = <0x0>;
		};

		serial@11002000 {
			clock-names = "baud", "bus";
			clocks = <0xde 0x1b 0x1>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0xdf 0x2 0xdf 0x3>;
			interrupts = <0x0 0xfb 0x4 0x0>;
			phandle = <0x261>;
			reg = <0x0 0x11002000 0x0 0x1000>;
			uart-line = <0x1>;
		};

		serial@11003000 {
			clock-names = "baud", "bus";
			clocks = <0xde 0x1b 0x2>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0xdf 0x4 0xdf 0x5>;
			interrupts = <0x0 0xfc 0x4 0x0>;
			phandle = <0x262>;
			reg = <0x0 0x11003000 0x0 0x1000>;
			uart-line = <0x2>;
		};

		serial@11004000 {
			clock-names = "baud", "bus";
			clocks = <0xde 0x1b 0x3>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0xdf 0x6 0xdf 0x7>;
			interrupts = <0x0 0xfd 0x4 0x0>;
			phandle = <0x263>;
			reg = <0x0 0x11004000 0x0 0x1000>;
			uart-line = <0x3>;
		};

		skp@10355000 {
			clear = <0x410 0x1 0x1 0x410 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xc00 0xc04 0xc10 0xc14>;
			interrupts = <0x0 0x117 0x4 0x0>;
			mask = <0x410 0x2 0x1 0xe40 0x2 0x1 0xec0 0x2 0x1>;
			phandle = <0x2b0>;
			reg = <0x0 0x10355000 0x0 0x1000>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		soc-dbg-error-flag@d01a000 {
			ap-tracker-timeout-mask = <0x100>;
			apu-smmu-irq-mask = <0x1000>;
			compatible = "mediatek, soc-dbg-error-flag";
			dram-md32-wdt-event-ch-a-mask = <0x4>;
			dram-md32-wdt-event-ch-b-mask = <0x8>;
			dram-md32-wdt-event-ch-c-mask = <0x10>;
			dram-md32-wdt-event-ch-d-mask = <0x20>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			emi-parity-sub-cen-mask = <0x800000>;
			infra-l3-cache2mcu-parity-mask = <0x200000>;
			infra-lastbus-timeout-mask = <0x1>;
			infra-smmu-irq-mask = <0x40>;
			infra-smmu-ns-irq-mask = <0x80>;
			infra-tracker-timeout-mask = <0x200>;
			interrupt-names = "dbg-error-flag";
			interrupts = <0x0 0x10f 0x4 0x0>;
			mcu-to-soc-dfd-event-mask = <0x800>;
			mcu2emi-m0-parity-mask = <0x80000>;
			mcu2emi-m1-parity-mask = <0x40000>;
			mcu2infra-reg-parity-mask = <0x100000>;
			mcu2sub-emi-m0-parity-mask = <0x20000>;
			mcu2sub-emi-m1-parity-mask = <0x10000>;
			mfg-to-emi-slv-parity-mask = <0x8000>;
			mfg-to-soc-dfd-event-mask = <0x2000>;
			mminfra-smmu-irq-mask = <0x4000>;
			peri-lastbus-timeout-mask = <0x2>;
			phandle = <0x19>;
			reg = <0x0 0xd01a000 0x0 0x1000>;
			vlp-tracker-timeout-mask = <0x400>;
		};

		spi0@11010000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x46 0x1b 0xc>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf2 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x2 0x0>;
			phandle = <0x16d>;
			reg = <0x0 0x11010000 0x0 0x100>;
		};

		spi1@11011000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x47 0x1b 0xd>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf3 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x3 0x0>;
			phandle = <0x16e>;
			reg = <0x0 0x11011000 0x0 0x100>;
		};

		spi2@11012000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x48 0x1b 0xe>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf4 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x3 0x0>;
			phandle = <0x16f>;
			reg = <0x0 0x11012000 0x0 0x100>;
		};

		spi3@11013000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x49 0x1b 0xf>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf5 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x4 0x0>;
			phandle = <0x170>;
			reg = <0x0 0x11013000 0x0 0x100>;
		};

		spi4@11014000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x4a 0x1b 0x10>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf6 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x4 0x0>;
			phandle = <0x171>;
			reg = <0x0 0x11014000 0x0 0x100>;
		};

		spi5@11015000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x4b 0x1b 0x11>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf7 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			mediatek,tickdly = <0x3 0x3>;
			phandle = <0x172>;
			reg = <0x0 0x11015000 0x0 0x100>;
		};

		spi6@11016000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x4c 0x1b 0x12>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf8 0x4 0x0>;
			mediatek,pad-select = <0x1>;
			mediatek,tickdly = <0x3 0x3>;
			phandle = <0x173>;
			reg = <0x0 0x11016000 0x0 0x100>;
		};

		spi7@11017000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x69 0x8c 0x69 0x4d 0x1b 0x13>;
			compatible = "mediatek,mt6985-spi";
			interrupts = <0x0 0xf9 0x4 0x0>;
			mediatek,pad-select = <0x1>;
			mediatek,tickdly = <0x2 0x2>;
			phandle = <0x174>;
			reg = <0x0 0x11017000 0x0 0x100>;
		};

		spmi-pmif-mpu@1cc04900 {
			compatible = "mediatek,mt6897-spmi-pmif-mpu";
			disable = <0x0>;
			mediatek,kernel-enable-time = <0x3c>;
			mediatek,pmic-all-rgn-en = <0x4000010>;
			mediatek,pmic-all-rgn-en-2 = <0x30>;
			phandle = <0x2aa>;
			reg = <0x0 0x1cc04900 0x0 0x500>;
			reg-names = "pmif_mpu";
		};

		spmi@1cc04000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6897-spmi";
			interrupt-controller;
			interrupt-names = "rcs_irq", "pmif_irq", "spmi_nack_irq";
			interrupts-extended = <0x20 0xf8 0x4 0x1 0x0 0x1d4 0x4 0x0 0x1 0x0 0x1d2 0x4 0x0>;
			irq-event-en = <0xc0000000 0x0 0x0 0x1f8 0x0>;
			phandle = <0xe2>;
			reg = <0x0 0x1cc04000 0x0 0x8ff 0x0 0x1cc01000 0x0 0x100 0x0 0x1cc06000 0x0 0x8ff 0x0 0x1cc00000 0x0 0x100>;
			reg-names = "pmif", "spmimst", "pmif-p", "spmimst-p";

			mt6319@6 {
				compatible = "mediatek,mt6319";
				phandle = <0x28d>;
				reg = <0x6 0x0>;

				extbuck-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				mt6319-6-regulator {
					buck-size = <0x3>;
					buck1-modeset-mask = <0x3>;
					buck3-modeset-mask = <0x4>;
					compatible = "mediatek,mt6315_6-regulator";
					phandle = <0x28e>;

					6-vbuck1 {
						phandle = <0x76>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "vbuck1";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "6_vbuck1";
					};

					6-vbuck3 {
						phandle = <0x3d>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck3";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "6_vbuck3";
					};

					6-vbuck4 {
						phandle = <0x3f>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck4";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "6_vbuck4";
					};
				};
			};

			mt6319@7 {
				compatible = "mediatek,mt6319";
				phandle = <0x28f>;
				reg = <0x7 0x0>;

				extbuck-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				mt6319-7-regulator {
					buck-size = <0x3>;
					buck1-modeset-mask = <0x3>;
					buck3-modeset-mask = <0x4>;
					compatible = "mediatek,mt6315_7-regulator";
					phandle = <0x290>;

					7-vbuck1 {
						phandle = <0x3e>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck1";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "7_vbuck1";
					};

					7-vbuck3 {
						phandle = <0x291>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck3";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "7_vbuck3";
					};
				};
			};

			mt6319@8 {
				compatible = "mediatek,mt6319";
				phandle = <0x292>;
				reg = <0x8 0x0>;

				extbuck-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				mt6319-8-regulator {
					buck-size = <0x3>;
					buck1-modeset-mask = <0x3>;
					buck3-modeset-mask = <0x4>;
					compatible = "mediatek,mt6315_8-regulator";
					phandle = <0x293>;

					8-vbuck3 {
						phandle = <0x10c>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "vbuck3";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "8_vbuck3";
					};
				};
			};

			mt6685_mfd {
				compatible = "mediatek,mt6685";
				phandle = <0x2a6>;
				reg = <0x9 0x0>;

				mt6685-clkbuf {
					compatible = "mediatek,mt6685-clkbuf";
					phandle = <0xe0>;

					XO-BBCK1 {
						perms = <0xfffc>;
						xo-id = <0x0>;
					};

					XO-BBCK2 {
						xo-id = <0x1>;
					};

					XO-BBCK3 {
						xo-id = <0x2>;
					};

					XO-BBCK4 {
						xo-id = <0x3>;
					};

					XO-BBCK5 {
						xo-id = <0x4>;
					};

					XO-CONCK1 {
						xo-id = <0xb>;
					};

					XO-CONCK2 {
						xo-id = <0xc>;
					};

					XO-RFCK1A {
						xo-id = <0x5>;
					};

					XO-RFCK1B {
						xo-id = <0x6>;
					};

					XO-RFCK1C {
						xo-id = <0x7>;
					};

					XO-RFCK2A {
						xo-id = <0x8>;
					};

					XO-RFCK2B {
						xo-id = <0x9>;
					};

					XO-RFCK2C {
						xo-id = <0xa>;
					};
				};

				mt6685-consys {
					compatible = "mediatek,mt6685-consys";
					phandle = <0x2a9>;
				};

				mt6685_rtc {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					base = <0x580>;
					compatible = "mediatek,mt6685-rtc";
					interrupt-names = "rtc";
					interrupts = <0x9 0x0>;
					phandle = <0x2a7>;
					status = "okay";

					ext_32k {
						bits = <0x6 0x1>;
						phandle = <0x2a8>;
						reg = <0x2 0x1>;
					};

					fg_init {
						phandle = <0x2b>;
						reg = <0x0 0x1>;
					};

					fg_soc {
						phandle = <0x2c>;
						reg = <0x1 0x1>;
					};
				};
			};

			pmic@4 {
				#address-cells = <0x0>;
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6363";
				interrupt-controller;
				interrupts = <0x4>;
				phandle = <0x2f>;
				reg = <0x4 0x0>;

				mt6363-auxadc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6363-auxadc";
					phandle = <0x81>;

					bat-temp {
						channel = <0x3>;
						resistance-ratio = <0x3 0x2>;
					};

					batadc {
						avg-num = <0x40>;
						channel = <0x0>;
						resistance-ratio = <0x4 0x1>;
					};

					chip-temp {
						channel = <0x5>;
					};

					imp {
						channel = <0xf>;
						resistance-ratio = <0x4 0x1>;
					};

					vcore-temp {
						channel = <0x6>;
					};

					vgpu-temp {
						channel = <0x8>;
					};

					vin1-100k {
						channel = <0x13>;
						pures = <0x0>;
					};

					vin1-open {
						channel = <0x13>;
						pures = <0x3>;
					};

					vin2-100k {
						channel = <0x14>;
						pures = <0x0>;
					};

					vin2-open {
						channel = <0x14>;
						pures = <0x3>;
					};

					vin3-100k {
						channel = <0x15>;
						pures = <0x0>;
					};

					vin3-open {
						channel = <0x15>;
						pures = <0x3>;
					};

					vin4-100k {
						channel = <0x16>;
						pures = <0x0>;
					};

					vin4-open {
						channel = <0x16>;
						pures = <0x3>;
					};

					vin5-100k {
						channel = <0x17>;
						pures = <0x0>;
					};

					vin5-open {
						channel = <0x17>;
						pures = <0x3>;
					};

					vin6-100k {
						channel = <0x18>;
						pures = <0x0>;
					};

					vin6-open {
						channel = <0x18>;
						pures = <0x3>;
					};

					vin7-100k {
						channel = <0x19>;
						pures = <0x0>;
					};

					vin7-open {
						channel = <0x19>;
						pures = <0x3>;
					};

					vproc-temp {
						channel = <0x7>;
					};

					vsyssns {
						avg-num = <0x40>;
						channel = <0x12>;
						resistance-ratio = <0x3 0x1>;
					};

					vtref {
						channel = <0x11>;
						resistance-ratio = <0x3 0x2>;
					};
				};

				mt6363-consys {
					compatible = "mediatek,mt6363-consys";
				};

				mt6363-efuse {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6363-efuse";

					mt6363_e_data {
						phandle = <0x82>;
						reg = <0x5e 0x8>;
					};
				};

				mt6363keys {
					compatible = "mediatek,mt6363-keys";
					mediatek,long-press-mode = <0x1>;
					phandle = <0x26f>;
					power-off-time-sec = <0x0>;

					home {
						linux,keycodes = <0x73>;
					};

					power {
						linux,keycodes = <0x74>;
						wakeup-source;
					};
				};

				mtk-dynamic-loading-throttling {
					bootmode = <0x22>;
					compatible = "mediatek,mt6363-dynamic_loading_throttling";
					io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
					io-channels = <0x27 0x2 0x27 0x3 0x27 0x0>;
					mediatek,charger = <0xe9>;
					phandle = <0x25>;
					uvlo-level = <0x9c4>;
					vbb-uvlo-level = <0x9c4>;
				};

				mtk-spmi-pmic-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				pmic-lvsys-notify {
					compatible = "mediatek,mt6363-lvsys-notify";
					hv-deb-sel = <0x2>;
					lv-deb-sel = <0x0>;
					status = "okay";
					thd-volts-h = <0xc1c>;
					thd-volts-l = <0xb54>;
					vio18-switch-reg = <0x53 0x58>;
				};

				regulators {

					isink-load {
						phandle = <0x28>;
						regulator-compatible = "isink_load";
						regulator-name = "mt6363_isink_load";
					};

					va12-1 {
						phandle = <0x288>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VA12_1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va12_1";
					};

					va12-2 {
						phandle = <0x289>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VA12_2";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va12_2";
					};

					va15 {
						phandle = <0x283>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VA15";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va15";
					};

					vaux18 {
						phandle = <0x27f>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VAUX18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6363_vaux18";
					};

					vbuck1 {
						phandle = <0xf4>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck1";
					};

					vbuck1-sshub {
						phandle = <0x277>;
						regulator-compatible = "VBUCK1_SSHUB";
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck1_sshub";
					};

					vbuck2 {
						phandle = <0xf2>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK2";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck2";
					};

					vbuck2-sshub {
						phandle = <0x278>;
						regulator-compatible = "VBUCK2_SSHUB";
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck2_sshub";
					};

					vbuck3 {
						phandle = <0x271>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK3";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck3";
					};

					vbuck4 {
						phandle = <0x272>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK4";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck4";
					};

					vbuck5 {
						phandle = <0x273>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK5";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck5";
					};

					vbuck6 {
						phandle = <0x14c>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK6";
						regulator-enable-ramp-delay = <0x12c>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck6";
					};

					vbuck7 {
						phandle = <0x274>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK7";
						regulator-enable-ramp-delay = <0x12c>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck7";
					};

					vcn13 {
						phandle = <0x27d>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN13";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vcn13";
					};

					vcn15 {
						phandle = <0x280>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN15";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vcn15";
					};

					vemc {
						phandle = <0x10b>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VEMC";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6363_vemc";
					};

					vio075 {
						phandle = <0x286>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VIO075";
						regulator-enable-ramp-delay = <0xbb8>;
						regulator-max-microvolt = <0xc3500>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vio075";
					};

					vio18 {
						phandle = <0x104>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VIO18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vio18";
					};

					vm18 {
						phandle = <0x282>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VM18";
						regulator-enable-ramp-delay = <0x118>;
						regulator-max-microvolt = <0x1c3a90>;
						regulator-min-microvolt = <0x86470>;
						regulator-name = "mt6363_vm18";
					};

					vrf09 {
						phandle = <0x28c>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF09";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vrf09";
					};

					vrf12 {
						phandle = <0x28a>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF12";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrf12";
					};

					vrf13 {
						phandle = <0x28b>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF13";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vrf13";
					};

					vrf18 {
						phandle = <0x284>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF18";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrf18";
					};

					vrfio18 {
						phandle = <0x285>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRFIO18";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrfio18";
					};

					vs1 {
						phandle = <0x275>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x2191c0>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs1";
					};

					vs2 {
						phandle = <0x270>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS2";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x186a00>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs2";
					};

					vs3 {
						phandle = <0x276>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS3";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs3";
					};

					vsram-cpub {
						phandle = <0x27a>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CPUB";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpub";
					};

					vsram-cpul {
						phandle = <0x27c>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CPUL";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpul";
					};

					vsram-cpum {
						phandle = <0x27b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CPUM";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpum";
					};

					vsram-digrf {
						phandle = <0x279>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VSRAM_DIGRF";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_digrf";
					};

					vsram-mdfe {
						phandle = <0x113>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_MDFE";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_mdfe";
					};

					vsram-modem {
						phandle = <0xf3>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VSRAM_MODEM";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_modem";
					};

					vtref18 {
						phandle = <0x27e>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VTREF18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6363_vtref18";
					};

					vufs12 {
						phandle = <0x287>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VUFS12";
						regulator-enable-ramp-delay = <0x118>;
						regulator-max-microvolt = <0x1c3a90>;
						regulator-min-microvolt = <0x86470>;
						regulator-name = "mt6363_vufs12";
					};

					vufs18 {
						phandle = <0x281>;
						regulator-allow-set-load;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VUFS18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vufs18";
					};
				};
			};

			second_pmic@5 {
				#address-cells = <0x0>;
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6368";
				interrupt-controller;
				interrupts = <0x5>;
				reg = <0x5 0x0>;

				accdet {
					accdet-mic-mode = <0x2>;
					accdet-mic-vol = <0x8>;
					accdet-name = "mt63xx-accdet";
					accdet-plugout-debounce = <0x1>;
					compatible = "mediatek,mt6368-accdet";
					eint_use_ext_res = <0x0>;
					et7480-i2c-handle = <0xeb>;
					headset-eint-num = <0x0>;
					headset-eint-trig-mode = <0x1>;
					headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
					headset-key-mode = <0x0>;
					headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x4 0x1 0x5 0x3 0x3 0x5 0xe>;
					headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
					headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
					headset-use-ap-eint = <0x0>;
					io-channel-names = "pmic_accdet";
					io-channels = <0x83 0x9>;
					nvmem = <0xea>;
					nvmem-names = "mt63xx-accdet-efuse";
					phandle = <0x18f>;
					status = "okay";
				};

				mt6368-auxadc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6368-auxadc";
					phandle = <0x83>;

					accdet {
						channel = <0x9>;
					};

					chip-temp {
						channel = <0x5>;
					};

					hpofs-cal {
						avg-num = <0x100>;
						channel = <0xc>;
					};

					vcore-temp {
						channel = <0x6>;
					};

					vgpu-temp {
						channel = <0x8>;
					};

					vin1-open {
						channel = <0x13>;
						pures = <0x3>;
					};

					vin2-open {
						channel = <0x14>;
						pures = <0x3>;
					};

					vproc-temp {
						channel = <0x7>;
					};
				};

				mt6368-consys {
					compatible = "mediatek,mt6368-consys";
					phandle = <0x294>;
				};

				mt6368-efuse {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6368-efuse";
					phandle = <0xea>;

					mt6368_e_data {
						phandle = <0x84>;
						reg = <0x52 0xa>;
					};
				};

				mt6368codec {
					compatible = "mediatek,mt6368-sound";
					io-channel-names = "pmic_hpofs_cal";
					io-channels = <0x83 0xc>;
					mediatek,dmic-mode = <0x0>;
					mediatek,mic-type = <0x3 0x3 0x3>;
					nvmem = <0xea>;
					nvmem-names = "pmic-hp-efuse";
					phandle = <0x295>;
					reg_vaud18-supply = <0xec>;
				};

				mtk-spmi-pmic-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				regulators {

					vant18 {
						phandle = <0x29e>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VANT18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6368_vant18";
					};

					vaud18 {
						phandle = <0xec>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VAUD18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6368_vaud18";
					};

					vaux18 {
						phandle = <0x29b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VAUX18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6368_vaux18";
					};

					vbuck1 {
						phandle = <0x296>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK1";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck1";
					};

					vbuck2 {
						phandle = <0x112>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK2";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck2";
					};

					vbuck3 {
						phandle = <0x297>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK3";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck3";
					};

					vbuck4 {
						phandle = <0x298>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "VBUCK4";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck4";
					};

					vbuck5 {
						phandle = <0x299>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK5";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck5";
					};

					vbuck6 {
						phandle = <0x29a>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK6";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6368_vbuck6";
					};

					vcn33-1 {
						phandle = <0x2a3>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN33_1";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vcn33_1";
					};

					vcn33-2 {
						phandle = <0x2a4>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN33_2";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vcn33_2";
					};

					vefuse {
						phandle = <0x2a5>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VEFUSE";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vefuse";
					};

					vfp {
						phandle = <0x2a1>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VFP";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vfp";
					};

					vibr {
						phandle = <0x29f>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VIBR";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vibr";
					};

					vio28 {
						phandle = <0x2a0>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VIO28";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vio28";
					};

					vmc {
						phandle = <0x101>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMC";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vmc";
					};

					vmch-eint-high {
						phandle = <0x100>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMCH_EINT_HIGH";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vmch_eint_high";
					};

					vrf13-aif {
						phandle = <0x29c>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF13_AIF";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6368_vrf13_aif";
					};

					vrf18-aif {
						phandle = <0x29d>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF18_AIF";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6368_vrf18_aif";
					};

					vtp {
						phandle = <0x2a2>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VTP";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vtp";
					};

					vusb {
						phandle = <0xf6>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VUSB";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6368_vusb";
					};
				};
			};
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0x0 0x10214000 0x0 0x1000>;
		};

		srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			phandle = <0xe1>;
			reg = <0x0 0x1c00d000 0x0 0x100 0x0 0x1c00d100 0x0 0x700>;

			co-ant {
				sub-id = <0xa>;
			};

			conn-1 {
				sub-id = <0x9>;
				xo-buf = "XO-BBCK2";
			};

			conn-2 {
				sub-id = <0x9>;
				xo-buf = "XO-RFCK1A";
			};

			gps-1 {
				sub-id = <0x6>;
				xo-buf = "XO-BBCK2";
			};

			gps-2 {
				sub-id = <0x6>;
				xo-buf = "XO-RFCK1A";
			};

			md1 {
				sub-id = <0x1>;
			};

			md2 {
				sub-id = <0x2>;
			};

			md3 {
				sub-id = <0x3>;
			};

			md4 {
				sub-id = <0x4>;
				xo-buf = "XO-RFCK2A";
			};

			nfc {
				sub-id = <0xb>;
				xo-buf = "XO-BBCK4";
			};

			pcie-bt-1 {
				sub-id = <0x7>;
				xo-buf = "XO-BBCK2";
			};

			pcie-bt-2 {
				sub-id = <0x7>;
				xo-buf = "XO-RFCK1A";
			};

			suspend-1 {
				perms = <0x0>;
				sub-id = <0x0>;
				xo-buf = "XO-BBCK1";
			};

			ufs {
				sub-id = <0xd>;
				xo-buf = "XO-RFCK1B";
			};

			wf-1 {
				sub-id = <0x8>;
				xo-buf = "XO-BBCK2";
			};

			wf-2 {
				sub-id = <0x8>;
				xo-buf = "XO-RFCK1A";
			};
		};

		ssc-infra-apb2@1030c000 {
			compatible = "mediatek,ssc_infra_apb2";
			reg = <0x0 0x1030c000 0x0 0x1000>;
		};

		ssc-sub-infra-apb0@10309000 {
			compatible = "mediatek,ssc_sub_infra_apb0";
			reg = <0x0 0x10309000 0x0 0x1000>;
		};

		ssc-sub-infra-apb1@1030a000 {
			compatible = "mediatek,ssc_sub_infra_apb1";
			reg = <0x0 0x1030a000 0x0 0x1000>;
		};

		ssc-sub-infra-apb2@1030b000 {
			compatible = "mediatek,ssc_sub_infra_apb2";
			reg = <0x0 0x1030b000 0x0 0x1000>;
		};

		ssmpu@10355000 {
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xffc0 0x4000 0x7 0xff81 0x8001>;
			bypass-gpu = <0x5 0x20>;
			clear = <0xe00 0x1 0x1 0xe00 0x0 0x1 0xe80 0x1 0x1 0xe80 0x0 0x1>;
			clear-md = <0xe40 0x1 0x1 0xe40 0x0 0x1 0xec0 0x1 0x1 0xec0 0x0 0x1>;
			compatible = "mediatek,smpu";
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28 0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			interrupts = <0x0 0x116 0x4 0x0>;
			mask = <0xe00 0x2 0x1 0xe80 0x2 0x1 0xe40 0x2 0x1 0xec0 0x2 0x1>;
			phandle = <0x2ae>;
			reg = <0x0 0x10355000 0x0 0x1000>;
			vio-info = <0x0 0x2 0x9 0x2>;
		};

		sub-infra-bcrm@10216000 {
			compatible = "mediatek,sub_infra_bcrm";
			reg = <0x0 0x10216000 0x0 0x1000>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			interrupts = <0x0 0x38f 0x0 0x0>;
			reg = <0x0 0x10204000 0x0 0x1000>;
		};

		sys-cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10314000 0x0 0x1000>;
		};

		systimer@1cc10000 {
			clocks = <0xe3>;
			compatible = "mediatek,mt6897-timer", "mediatek,mt6765-timer";
			interrupts = <0x0 0x14a 0x4 0x0 0x0 0x14b 0x4 0x0 0x0 0x14c 0x4 0x0>;
			phandle = <0x266>;
			reg = <0x0 0x1cc10000 0x0 0x1000>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x0 0x10011000 0x0 0x1000>;
		};

		tracker {
			compatible = "mediatek,tracker";
			phandle = <0x268>;
			timer-sep = <0x0>;

			subsys {

				tracker1 {
					entry-num = <0x40>;
					interrupts = <0x0 0x128 0x4 0x0>;
					irq-name = "ap_tracker_irq";
					sys-base = <0x10208000>;
					sys-name = "AP";
				};

				tracker2 {
					entry-num = <0x20>;
					interrupts = <0x0 0x129 0x4 0x0>;
					irq-name = "infra_tracker_irq";
					sys-base = <0x10314000>;
					sys-name = "INFRA";
				};
			};
		};

		typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			phandle = <0x2bf>;
			status = "okay";
		};

		u3fpgaphy {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,fpga-u3phy";
			fpga_i2c_physical_base = <0x11b70000>;
			mediatek,ippc = <0x11203e00>;
			phandle = <0x2bc>;
			status = "disabled";

			u3fpgaport0 {
				#phy-cells = <0x1>;
				chip-id = <0xa60931a>;
				pclk_phase = <0x17>;
				phandle = <0x2bd>;
				port = <0x0>;
			};
		};

		ufshci@112b0000 {
			bootmode = <0x22>;
			clk-scale-up-vcore-min = <0x9eb10>;
			clock-names = "ufs_sel", "ufs_sel_min_src", "ufs_sel_max_src", "ufs_fde", "ufs_fde_min_src", "ufs_fde_max_src", "unipro_tx_sym", "unipro_rx_sym0", "unipro_rx_sym1", "unipro_sysclk", "ufshci_ufs", "ufshci_aes";
			clocks = <0x69 0x2a 0x69 0x76 0x69 0xac 0x69 0x29 0x69 0x8b 0x69 0x75 0x65 0x0 0x65 0x1 0x65 0x2 0x65 0x3 0x64 0x0 0x64 0x1>;
			compatible = "mediatek,mt8183-ufshci";
			dvfsrc-vcore-supply = <0x92>;
			freq-table-hz = <0x1045a640 0x1b519c81 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0xa8 0x4 0x0 0x0 0xb1 0x4 0x0 0x0 0xb2 0x4 0x0 0x0 0xb3 0x4 0x0 0x0 0xb4 0x4 0x0 0x0 0xb5 0x4 0x0 0x0 0xb6 0x4 0x0 0x0 0xb7 0x4 0x0 0x0 0xb8 0x4 0x0>;
			mediatek,ufs-broken-rtc;
			mediatek,ufs-mphy-debug;
			mediatek,ufs-pmc-via-fastauto;
			mediatek,ufs-qos;
			mediatek,ufs-rtff-mtcmos;
			mediatek,ufs-tx-skew-fix;
			phandle = <0x2c5>;
			phys = <0x10a>;
			reg = <0x0 0x112b0000 0x0 0x3000>;
			reset-names = "unipro_rst", "crypto_rst", "hci_rst";
			resets = <0x10d 0x0 0x10d 0x1 0x10d 0x2>;
			vcc-supply = <0x10b>;
			vccq-supply = <0x10c>;
		};

		ufsphy@112a0000 {
			#phy-cells = <0x0>;
			bootmode = <0x22>;
			compatible = "mediatek,mt8183-ufsphy";
			mphy-ver = <0x1>;
			phandle = <0x10a>;
			ranges;
			reg = <0x0 0x112a0000 0x0 0x10000>;
		};

		usb-dp-selector@10005600 {
			compatible = "mediatek,usb_dp_selector";
			mediatek,uds-ver = <0x2>;
			phandle = <0xf8>;
			reg = <0x0 0x10005600 0x0 0x4>;
			reg-names = "usb_dp_reg";
			status = "okay";
		};

		usb-offload {
			compatible = "mediatek,usb-offload";
			phandle = <0xfa>;
			xhci-host = <0xf5>;
		};

		usb-phy0@11e40000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,xsphy", "mediatek,mt6897-xsphy";
			phandle = <0x2be>;
			ranges;
			reg = <0x0 0x11e43000 0x0 0x200>;
			tx-chirpk-capable;

			usb2-phy0@11e40000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0xde>;
				mediatek,discth = <0xb>;
				mediatek,efuse-intr = <0x25>;
				mediatek,efuse-term = <0x8>;
				mediatek,eye-vrt = <0x5>;
				mediatek,eye-vrt-host = <0x2>;
				mediatek,lpm-parameter = <0x19 0x1e 0x1e>;
				mediatek,pll-fbksel = <0x0>;
				mediatek,pll-posdiv = <0x0>;
				mediatek,rx-sqth = <0x2>;
				nvmem-cell-masks = <0x3f 0xf00>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cells = <0xfb 0xfb>;
				phandle = <0x23>;
				reg = <0x0 0x11e40000 0x0 0x400>;
				usb2jtag = <0x67 0x1>;
				usb2uart;
			};

			usb3-phy0@11e43000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0xde>;
				phandle = <0xf7>;
				reg = <0x0 0x11e43400 0x0 0x500>;
			};
		};

		usb0@11201000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			cdp-block;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			clocks = <0x69 0xef 0x69 0xf0 0x1b 0x15>;
			compatible = "mediatek,mtu3";
			dr_mode = "otg";
			interrupts = <0x0 0xa0 0x4 0x0>;
			maximum-speed = "high-speed";
			mediatek,clk-mgr;
			mediatek,force-vbus;
			mediatek,gen1-txdeemph;
			mediatek,hwrscs-vers = <0x1>;
			mediatek,noise-still-tr;
			mediatek,syscon-wakeup = <0x1b 0x200 0x67>;
			mediatek,uds = <0xf8 0x13>;
			mediatek,usb3-drd;
			phandle = <0x24>;
			phy-cells = <0x1>;
			phys = <0x23 0x3 0xf7 0x4>;
			ranges;
			reg = <0x0 0x11201000 0x0 0x2e00 0x0 0x11203e00 0x0 0x100>;
			reg-names = "mac", "ippc";
			usb-role-switch;
			usb3-lpm-disable;
			vusb33-supply = <0xf6>;
			wakeup-source;

			port {

				endpoint {
					phandle = <0x176>;
					remote-endpoint = <0xf9>;
				};
			};

			xhci0@11200000 {
				clock-names = "sys_ck";
				clocks = <0xde>;
				compatible = "mediatek,mtk-xhci";
				interrupts = <0x0 0xa1 0x4 0x0>;
				mediatek,usb-offload = <0xfa>;
				phandle = <0xf5>;
				reg = <0x0 0x11200000 0x0 0x1000>;
				reg-names = "mac";
				status = "okay";
			};
		};

		vcp-iommu-sec {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,vcp-io-sec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0xd8 0x40560>;
			phandle = <0x33e>;
			vcp-support = <0x7>;
		};

		vcp-iommu-vdec {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,vcp-io-vdec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0xd8 0x50560>;
			phandle = <0x33b>;
			vcp-support = <0x2>;
		};

		vcp-iommu-venc {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,vcp-io-venc";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0xd8 0x50560>;
			phandle = <0x33c>;
			vcp-support = <0x3>;
		};

		vcp-iommu-work {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,vcp-io-work";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0xd8 0x50560>;
			phandle = <0x33d>;
			vcp-support = <0x4>;
		};

		vcp@1ec00000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			bus-debug-num-ports = <0xd>;
			clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
			clocks = <0x69 0x4e 0x69 0x74 0x69 0xb9>;
			compatible = "mediatek,vcp";
			core-0 = "enable";
			core-nums = <0x1>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			fmeter-ck = <0x52>;
			fmeter-type = <0x2>;
			interrupt-names = "wdt", "reserved", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0x359 0x4 0x0 0x0 0x35a 0x4 0x0 0x0 0x35b 0x4 0x0 0x0 0x35c 0x4 0x0 0x0 0x35d 0x4 0x0 0x0 0x35e 0x4 0x0 0x0 0x35f 0x4 0x0>;
			iommus = <0xd8 0x50560>;
			mbox-count = <0x5>;
			mediatek,smi = <0x97 0xa1>;
			memorydump = <0x40000 0x20000 0x3f00 0x400 0x160000>;
			phandle = <0x33a>;
			power-domains = <0x41 0x8>;
			recv-table = <0x1 0x0 0x12 0x0 0x2 0x1 0x1 0x1 0x4 0x1 0xa 0x0 0x5 0x1 0x1 0x0 0x6 0x1 0x2 0x0 0xa 0x1 0x2 0x0 0xc 0x1 0x2 0x0 0xe 0x1 0x2 0x0 0xf 0x1 0x4 0x1 0x11 0x2 0x12 0x0 0x13 0x2 0x4 0x0 0x14 0x3 0x1 0x1 0x18 0x3 0xa 0x0 0x19 0x3 0x6 0x0 0x1a 0x3 0x1 0x0 0x1b 0x3 0x2 0x0 0x1d 0x4 0x4 0x0>;
			reg = <0x0 0x1ea00000 0x0 0x40000 0x0 0x1ec24000 0x0 0x1000 0x0 0x1ec30000 0x0 0x1000 0x0 0x1ec32000 0x0 0x1000 0x0 0x1ec37000 0x0 0x1000 0x0 0x1ec40000 0x0 0x1000 0x0 0x1ec51000 0x0 0x1000 0x0 0x1ec52000 0x0 0x1000 0x0 0x1ec60000 0x0 0x40000 0x0 0x1eca5000 0x0 0x4 0x0 0x1e820000 0x0 0x4 0x0 0x1ecfb000 0x0 0x100 0x0 0x1ecfb100 0x0 0x4 0x0 0x1ecfb10c 0x0 0x4 0x0 0x1eca5020 0x0 0x4 0x0 0x1ecfc000 0x0 0x100 0x0 0x1ecfc100 0x0 0x4 0x0 0x1ecfc10c 0x0 0x4 0x0 0x1eca5024 0x0 0x4 0x0 0x1ecfd000 0x0 0x100 0x0 0x1ecfd100 0x0 0x4 0x0 0x1ecfd10c 0x0 0x4 0x0 0x1eca5028 0x0 0x4 0x0 0x1ecfe000 0x0 0x100 0x0 0x1ecfe100 0x0 0x4 0x0 0x1ecfe10c 0x0 0x4 0x0 0x1eca502c 0x0 0x4 0x0 0x1ecff000 0x0 0x100 0x0 0x1ecff100 0x0 0x4 0x0 0x1ecff10c 0x0 0x4 0x0 0x1eca5030 0x0 0x4>;
			reg-names = "vcp_sram_base", "vcp_cfgreg", "vcp_cfgreg_core0", "vcp_intc_core0", "vcp_pwr_ctl", "vcp_cfgreg_core1", "vcp_bus_debug", "vcp_bus_tracker", "vcp_l1creg", "vcp_cfgreg_sec", "vcp_cfgreg_mmu", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
			send-table = <0x0 0x0 0x12 0x2 0x1 0x2 0x3 0x1 0x2 0x9 0x1 0x2 0xb 0x1 0x2 0xd 0x1 0x2 0xf 0x1 0x4 0x10 0x2 0x12 0x12 0x2 0x4 0x14 0x3 0x2 0x15 0x3 0x2 0x16 0x3 0x6 0x17 0x3 0x2 0x1c 0x4 0x4>;
			status = "okay";
			twohart = <0x1>;
			vcp-dram-size = <0x800000>;
			vcp-ee-enable = <0x4>;
			vcp-hwvoter = "disable";
			vcp-mem-tbl = <0x0 0x78000 0x1 0x12000 0x2 0x180000 0x3 0x400 0x4 0x400 0x5 0x400 0x6 0x400 0x7 0x100000 0x8 0x1000 0x9 0x1000 0xa 0x0>;
			vcp-sec-dump-key = "mediatek,me_vcp_reserved";
			vcp-secure-dump = <0x1>;
			vcp-secure-dump-offset = <0x600000>;
			vcp-secure-dump-size = <0x200000>;
			vcp-sram-size = <0x40000>;
			vcp-support = <0x1>;
		};

		vcu-iommu-venc {
			compatible = "mediatek,vcu-io-venc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x8f 0xe0 0x8f 0xe1 0x8f 0xe2 0x8f 0xe3 0x8f 0xe4 0x8f 0xe5 0x8f 0xe6 0x8f 0xea 0x8f 0xeb 0x8f 0xec 0x8f 0xed 0x8f 0xee 0x8f 0xef 0x8f 0xf3 0x8f 0xf4 0x8f 0xf5 0x8f 0xf6 0x8f 0xf7 0x8f 0xf8 0x8f 0xf9 0x8f 0xfa 0x8f 0xff>;
			mediatek,vcuid = <0x0>;
		};

		vcu@16000000 {
			compatible = "mediatek-vcu";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x8f 0xa0 0x8f 0xa1 0x8f 0xa2 0x8f 0xa3 0x8f 0xa4 0x8f 0xa5 0x8f 0xa6 0x8f 0xa7 0x8f 0xa8>;
			mediatek,vcp-support = <0x3>;
			mediatek,vcuid = <0x0>;
			mediatek,vcuname = "vcu";
			phandle = <0x122>;
			reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000 0x0 0x17000000 0x0 0x1000 0x0 0x17800000 0x0 0x1000 0x0 0x14006000 0x0 0x1000 0x0 0x14106000 0x0 0x1000>;
		};

		vdec@16000000 {
			bandwidth-table = <0x4 0x0 0xabe 0x5 0x0 0x56e 0x2e 0x1 0x565 0x2f 0x1 0xe1>;
			clock-names = "SOC_MT_CG_SOC", "LAT_MT_CG_VDEC1", "CORE_MT_CG_VDEC0";
			clocks = <0x55 0x3 0x55 0x0 0x54 0x3>;
			compatible = "mediatek,mt6897-vcodec-dec";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "path_larb4", "path_larb5", "path_larb46", "path_larb47";
			interconnect-num = <0x4>;
			interconnects = <0xdb 0x30004 0xdb 0x10001 0xdb 0x30005 0xdb 0x10000 0xdb 0x3002e 0xdb 0x10000 0xdb 0x3002f 0xdb 0x10001>;
			interrupts = <0x0 0x2bd 0x4 0x0 0x0 0x2c0 0x4 0x0>;
			iommus = <0xd8 0x80 0xd8 0x81 0xd8 0x82 0xd8 0x83 0xd8 0x84 0xd8 0x85 0xd8 0x86 0xd8 0x87 0xd8 0x88 0xd8 0x89 0xd8 0x8a>;
			m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_UFO", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_UFO_ENC", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_LAT0_VLD", "M4U_PORT_VDEC_LAT0_VLD2", "M4U_PORT_VDEC_LAT0_AVC_MV", "M4U_PORT_VDEC_LAT0_MC", "M4U_PORT_VDEC_LAT0_PRED_RD", "M4U_PORT_VDEC_LAT0_TILE", "M4U_PORT_VDEC_LAT0_WDMA", "M4U_PORT_VDEC_LAT0_UFO_ENC", "M4U_PORT_VDEC_LAT0_UFO_ENC_C", "M4U_PORT_VDEC_VIDEO_UP_NOR", "M4U_PORT_VDEC_VIDEO_UP_SEC";
			m4u-ports = <0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0x40560 0x50560>;
			mediatek,clock-parents = <0x4 0x3>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0xb5 0xb6>;
			mediatek,platform = "platform:mt6897";
			mediatek,vcu = <0x122>;
			operating-points-v2 = <0xd4>;
			os-allow-bw = <0x1>;
			power-domains = <0x41 0xc 0x41 0xd>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x4000 0x0 0x16010000 0x0 0x1000 0x0 0x16011000 0x0 0x400 0x0 0x1600f000 0x0 0x1000 0x0 0x16004000 0x0 0x1000 0x0 0x16012000 0x0 0x1000 0x0 0x16022000 0x0 0x1000 0x0 0x16015800 0x0 0x1000>;
			reg-names = "VDEC_BASE", "VDEC_SYS", "VDEC_VLD", "VDEC_MC", "VDEC_MV", "VDEC_MISC", "VDEC_LAT_MISC", "VDEC_LAT_VLD", "VDEC_SOC_GCON", "VDEC_RACING_CTRL", "VDEC_LAT_AVC_VLD", "VDEC_AVC_VLD", "VDEC_AV1_VLD";
			throughput-min = <0xcfe6a80>;
			throughput-normal-max = <0x2756cd00>;
			throughput-op-rate-thresh = <0x78>;
			vdec-max-w = <0x1000>;
			vdec-mmdvfs-in-adaptive = <0x1>;
			vdec-mmdvfs-in-vcp = <0x1>;
		};

		venc@17020000 {
			bandwidth-table = <0x7 0x0 0x14f 0x8 0x0 0x14f 0x2c 0x1 0xc1 0x2d 0x1 0xc1>;
			clock-names = "MT_CG_VENC0", "MT_CG_VENC1", "mmdvfs_clk";
			clocks = <0x53 0x1 0x52 0x1 0xd0 0x5>;
			commlarb-id = <0x6 0x6>;
			common-id = <0x0 0x1>;
			compatible = "mediatek,mt6897-vcodec-enc";
			config-table = <0x34363248 0x1a5e0 0x3 0x12 0x34363248 0x3bc40 0x4 0x13 0x34363248 0x77880 0x5 0x14 0x34363248 0xff000 0xc 0x14 0x34363248 0x1da9c0 0x10 0x14 0x34363248 0xffffffff 0x11 0x14 0x43564548 0x1a5e0 0x1 0x12 0x43564548 0x3bc40 0x2 0x13 0x43564548 0x77880 0x4 0x14 0x43564548 0xff000 0x9 0x14 0x43564548 0x1da9c0 0xa 0x14 0x43564548 0xffffffff 0xb 0x14 0x35363248 0x1a5e0 0x1 0x12 0x35363248 0x3bc40 0x2 0x13 0x35363248 0x77880 0x4 0x14 0x35363248 0xff000 0x9 0x14 0x35363248 0x1da9c0 0xa 0x14 0x35363248 0xffffffff 0xb 0x14 0x46494548 0x1a5e0 0x1 0x12 0x46494548 0x3bc40 0x2 0x13 0x46494548 0x77880 0x4 0x14 0x46494548 0xff000 0x9 0x14 0x46494548 0x1da9c0 0xa 0x14 0x46494548 0xffffffff 0xb 0x14>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "path_larb7", "path_larb8", "path_larb44", "path_larb45";
			interconnect-num = <0x4>;
			interconnects = <0xdb 0x30007 0xdb 0x10000 0xdb 0x30008 0xdb 0x10001 0xdb 0x3002c 0xdb 0x10000 0xdb 0x3002d 0xdb 0x10001>;
			interrupts = <0x0 0x1d8 0x4 0x0 0x0 0x1dd 0x4 0x0>;
			iommus = <0xd8 0x100 0xd8 0x101 0xd8 0x102 0xd8 0x103 0xd8 0x104 0xd8 0x105 0xd8 0x106 0xd8 0x10a 0xd8 0x10b 0xd8 0x10c 0xd8 0x10d 0xd8 0x10e 0xd8 0x10f 0xd8 0x113 0xd8 0x114 0xd8 0x115 0xd8 0x116 0xd8 0x117 0xd8 0x118 0xd8 0x119 0xd8 0x11a 0xd8 0x11f>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0xb7 0xb8>;
			mediatek,platform = "platform:mt6897";
			mediatek,vcu = <0x122>;
			mmdvfs-dvfsrc-vcore-supply = <0x92>;
			monitor-id = <0x3 0x3>;
			need-smi-monitor = <0x1>;
			operating-points-v2 = <0xd3>;
			port-arg-num = <0x3>;
			port-def = <0x0 0xe0 0x0 0x0 0xe1 0x0 0x0 0xe2 0x0 0x0 0xe3 0x0 0x0 0xe4 0x0 0x0 0xe5 0x1 0x0 0xe6 0x1 0x0 0xe7 0x0 0x0 0xe8 0x0 0x0 0xe9 0x0 0x0 0xea 0x0 0x0 0xeb 0x1 0x0 0xec 0x0 0x0 0xed 0x2 0x0 0xee 0x1 0x0 0xef 0x1 0x0 0xf0 0x0 0x0 0xf1 0x0 0x0 0xf2 0x0 0x0 0xf3 0x1 0x0 0xf4 0x1 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x1 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x1 0x1 0x100 0x0 0x1 0x101 0x0 0x1 0x102 0x0 0x1 0x103 0x0 0x1 0x104 0x0 0x1 0x105 0x1 0x1 0x106 0x1 0x1 0x107 0x0 0x1 0x108 0x0 0x1 0x109 0x0 0x1 0x10a 0x0 0x1 0x10b 0x1 0x1 0x10c 0x0 0x1 0x10d 0x2 0x1 0x10e 0x1 0x1 0x10f 0x1 0x1 0x110 0x0 0x1 0x111 0x0 0x1 0x112 0x0 0x1 0x113 0x1 0x1 0x114 0x1 0x1 0x115 0x0 0x1 0x116 0x0 0x1 0x117 0x0 0x1 0x118 0x0 0x1 0x119 0x0 0x1 0x11a 0x1 0x1 0x11b 0x0 0x1 0x11c 0x0 0x1 0x11d 0x0 0x1 0x11e 0x0 0x1 0x11f 0x1>;
			power-domains = <0x41 0xe 0x41 0xf>;
			reg = <0x0 0x17020000 0x0 0x6000 0x0 0x17820000 0x0 0x6000>;
			reg-names = "VENC_SYS", "VENC_C1_SYS";
			throughput-config-offset = <0x2>;
			throughput-min = <0xee6b280>;
			throughput-normal-max = "%1|";
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x34363248 0x3 0x572 0x572 0xee6b280 0x34 0x34363248 0x4 0x3e4 0x3e4 0xee6b280 0x4d 0x34363248 0x5 0x37b 0x37b 0xee6b280 0x56 0x34363248 0xc 0x1dd 0x1dd 0xee6b280 0xa1 0x34363248 0x10 0x19e 0x19e 0x1b4c8680 0x99 0x34363248 0x11 0x1d8 0x1d8 0x25317c00 0x12c 0x34363248 0x12 0x118f 0x118f 0xee6b280 0x34 0x34363248 0x13 0x7ce 0x7ce 0xee6b280 0x4d 0x34363248 0x14 0x749 0x749 0xee6b280 0x56 0x43564548 0x1 0x572 0x118f 0xee6b280 0x64 0x43564548 0x2 0x3e4 0x7ce 0xee6b280 0x64 0x43564548 0x4 0x37b 0x3e4 0xee6b280 0x89 0x43564548 0x9 0x1dd 0x37b 0xee6b280 0xd3 0x43564548 0xa 0x19e 0x20d 0x1b4c8680 0xbc 0x43564548 0xb 0x1d8 0x184 0x1b4c8680 0x13a 0x43564548 0xc 0x118f 0x118f 0xee6b280 0x34 0x43564548 0xd 0x7ce 0x7ce 0xee6b280 0x4d 0x43564548 0xe 0x749 0x749 0xee6b280 0x56 0x35363248 0x1 0x572 0x118f 0xee6b280 0x64 0x35363248 0x2 0x3e4 0x7ce 0xee6b280 0x64 0x35363248 0x4 0x37b 0x3e4 0xee6b280 0x89 0x35363248 0x9 0x1dd 0x37b 0xee6b280 0xd3 0x35363248 0xa 0x19e 0x20d 0x1b4c8680 0xbc 0x35363248 0xb 0x1d8 0x184 0x1b4c8680 0x13a 0x35363248 0xc 0x118f 0x118f 0xee6b280 0x34 0x35363248 0xd 0x7ce 0x7ce 0xee6b280 0x4d 0x35363248 0xe 0x749 0x749 0xee6b280 0x56 0x46494548 0x1 0x572 0x118f 0xee6b280 0x64 0x46494548 0x2 0x3e4 0x7ce 0xee6b280 0x64 0x46494548 0x4 0x37b 0x3e4 0xee6b280 0x89 0x46494548 0x9 0x1dd 0x37b 0xee6b280 0xd3 0x46494548 0xa 0x19e 0x20d 0x1b4c8680 0xbc 0x46494548 0xb 0x1d8 0x184 0x1b4c8680 0x13a 0x46494548 0xc 0x118f 0x118f 0xee6b280 0x34 0x46494548 0xd 0x7ce 0x7ce 0xee6b280 0x4d 0x46494548 0xe 0x749 0x749 0xee6b280 0x56>;
			venc-mmdvfs-in-adaptive = <0x1>;
			venc-mmdvfs-in-vcp = <0x0>;
		};

		vtskin {
			#thermal-sensor-cells = <0x1>;
			compatible = "mediatek,mt6897-virtual-tskin";
			phandle = <0x8d>;
		};

		watchdog@1c00a000 {
			compatible = "mediatek,mt6897-wdt", "mediatek,mt6589-wdt", "syscon", "simple-mfd";
			phandle = <0x264>;
			reg = <0x0 0x1c00a000 0x0 0x100>;

			reboot-mode {
				compatible = "syscon-reboot-mode";
				mask = <0xf>;
				mode-bootloader = <0x3>;
				mode-charger = <0x1>;
				mode-ddr-reserve = <0x6>;
				mode-dm-verity-dev-corrupt = <0x4>;
				mode-kpoc = <0x5>;
				mode-meta = <0x7>;
				mode-recovery = <0x2>;
				mode-rpmbpk = <0x8>;
				offset = <0x24>;
			};
		};
	};

	sound {
		compatible = "mediatek,mt6897-mt6368-sound";
		mediatek,headset-codec = <0x18f>;
		mediatek,ipm = <0x1>;
		mediatek,platform = <0x190>;
		phandle = <0x365>;
	};

	speech-usip-mem {
		adsp-ble-phone-call-enable = <0x1>;
		adsp-phone-call-enh-enable = <0x1>;
		compatible = "mediatek,speech-usip-mem";
		phandle = <0x368>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x38>;
	};

	sspm@1c300000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc";
		interrupts = <0x0 0x152 0x4 0x0>;
		phandle = <0x1d7>;
		reg = <0x0 0x1c300000 0x0 0x3c000 0x0 0x1c340000 0x0 0x10000 0x0 0x1c380000 0x0 0x80>;
		reg-names = "sspm_base", "cfgreg", "mbox_share";
		sspm-res-ram-size = <0x110000>;
		sspm-res-ram-start = <0x0>;
		sspm-share-region-base = <0x34000>;
		sspm-share-region-size = <0x8000>;
	};

	ssram1@1c350000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_1";
		ranges = <0x0 0x0 0x1c350000 0x80>;
		reg = <0x0 0x1c350000 0x0 0x80>;

		tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			phandle = <0x36>;
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_2";
		ranges = <0x0 0x0 0x1c360000 0x80>;
		reg = <0x0 0x1c360000 0x0 0x80>;

		tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			phandle = <0x37>;
			reg = <0x0 0x80>;
		};
	};

	subpmic-pmu-eint {
		phandle = <0x1c6>;
	};

	swpm {
		compatible = "mediatek,mtk-swpm";
		phandle = <0x341>;
		pmu-boundary-num = <0x0>;
		pmu-dsu-support = <0x1>;
		pmu-dsu-type = <0xa>;
	};

	syscon@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-topckgen", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x69>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	syscon@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-infracfg_ao", "syscon";
		phandle = <0x67>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	syscon@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-apmixedsys", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x6a>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	syscon@1002c000 {
		compatible = "mediatek,mt6897-ifr_bus", "syscon";
		phandle = <0x71>;
		reg = <0x0 0x1002c000 0x0 0x1000>;
	};

	syscon@10270000 {
		compatible = "mediatek,mt6897-nemi_bus", "syscon";
		phandle = <0x72>;
		reg = <0x0 0x10270000 0x0 0x1000>;
	};

	syscon@1030e000 {
		compatible = "mediatek,mt6897-semi_bus", "syscon";
		phandle = <0x73>;
		reg = <0x0 0x1030e000 0x0 0x1000>;
	};

	syscon@10320000 {
		compatible = "mediatek,mt6897-hwv", "syscon";
		phandle = <0x70>;
		reg = <0x0 0x10320000 0x0 0x2000>;
	};

	syscon@10400000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ssr_top", "syscon";
		phandle = <0x1e7>;
		reg = <0x0 0x10400000 0x0 0x1000>;
	};

	syscon@11036000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-pericfg_ao", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x1b>;
		reg = <0x0 0x11036000 0x0 0x1000>;
	};

	syscon@11050000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-audiosys", "syscon";
		phandle = <0x66>;
		reg = <0x0 0x11050000 0x0 0x1000>;
	};

	syscon@11281000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imp_iic_wrap_c", "syscon";
		phandle = <0x2e>;
		reg = <0x0 0x11281000 0x0 0x1000>;
	};

	syscon@112b8000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ufscfg_ao", "syscon", "simple-mfd";
		phandle = <0x65>;
		reg = <0x0 0x112b8000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x1e8>;
			ti,reset-bits = <0x48 0x8 0x4c 0x8 0x0 0x0 0x1c>;
		};
	};

	syscon@112bb000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ufscfg_pdn", "syscon", "simple-mfd";
		phandle = <0x64>;
		reg = <0x0 0x112bb000 0x0 0x1000>;

		reset-controller {
			#reset-cells = <0x1>;
			compatible = "ti,syscon-reset";
			phandle = <0x10d>;
			ti,reset-bits = <0x48 0x0 0x4c 0x0 0x0 0x0 0x1c 0x48 0x1 0x4c 0x1 0x0 0x0 0x1c 0x48 0x2 0x4c 0x2 0x0 0x0 0x1c>;
		};
	};

	syscon@112e0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-pextpcfg_ao", "syscon";
		phandle = <0x63>;
		reg = <0x0 0x112e0000 0x0 0x1000>;
	};

	syscon@11b74000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imp_iic_wrap_en", "syscon";
		phandle = <0x1e>;
		reg = <0x0 0x11b74000 0x0 0x1000>;
	};

	syscon@11cc4000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imp_iic_wrap_es", "syscon";
		phandle = <0x30>;
		reg = <0x0 0x11cc4000 0x0 0x1000>;
	};

	syscon@11d03000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imp_iic_wrap_s", "syscon";
		phandle = <0x1a>;
		reg = <0x0 0x11d03000 0x0 0x1000>;
	};

	syscon@11f02000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imp_iic_wrap_n", "syscon";
		phandle = <0x1f>;
		reg = <0x0 0x11f02000 0x0 0x1000>;
	};

	syscon@13fa0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mfgpll_pll_ctrl", "syscon";
		phandle = <0x1e9>;
		reg = <0x0 0x13fa0000 0x0 0xc00>;
	};

	syscon@13fa0c00 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mfgscpll_pll_ctrl", "syscon";
		phandle = <0x1ea>;
		reg = <0x0 0x13fa0c00 0x0 0x1000>;
	};

	syscon@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-dispsys0_config", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x62>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	syscon@14200000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mmsys1", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x61>;
		reg = <0x0 0x14200000 0x0 0x1000>;
	};

	syscon@14400000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ovlsys0_config", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x60>;
		reg = <0x0 0x14400000 0x0 0x1000>;
	};

	syscon@14600000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ovlsys1_config", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x5f>;
		reg = <0x0 0x14600000 0x0 0x1000>;
	};

	syscon@15000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-imgsys_main", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x5d>;
		reg = <0x0 0x15000000 0x0 0x1000>;
	};

	syscon@15110000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-dip_top_dip1", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x5c>;
		reg = <0x0 0x15110000 0x0 0x1000>;
	};

	syscon@15130000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-dip_nr1_dip1", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x5b>;
		reg = <0x0 0x15130000 0x0 0x1000>;
	};

	syscon@15170000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-dip_nr2_dip1", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x5a>;
		reg = <0x0 0x15170000 0x0 0x1000>;
	};

	syscon@15220000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-wpe1_dip1", "syscon";
		phandle = <0x59>;
		reg = <0x0 0x15220000 0x0 0x1000>;
	};

	syscon@15520000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-wpe2_dip1", "syscon";
		phandle = <0x58>;
		reg = <0x0 0x15520000 0x0 0x1000>;
	};

	syscon@15620000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-wpe3_dip1", "syscon";
		phandle = <0x57>;
		reg = <0x0 0x15620000 0x0 0x1000>;
	};

	syscon@15710000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-traw_dip1", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x56>;
		reg = <0x0 0x15710000 0x0 0x1000>;
	};

	syscon@15780000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-img_vcore_d1a", "syscon";
		phandle = <0x5e>;
		reg = <0x0 0x15780000 0x0 0x1000>;
	};

	syscon@1600f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-vdecsys_soc", "syscon";
		phandle = <0x55>;
		reg = <0x0 0x1600f000 0x0 0x1000>;
	};

	syscon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-vdecsys", "syscon";
		phandle = <0x54>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	syscon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-vencsys", "syscon";
		phandle = <0x53>;
		reg = <0x0 0x17000000 0x0 0x1000>;
	};

	syscon@17800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-vencsys_c1", "syscon";
		phandle = <0x52>;
		reg = <0x0 0x17800000 0x0 0x1000>;
	};

	syscon@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_main", "syscon";
		phandle = <0x4e>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	syscon@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_rawa", "syscon";
		phandle = <0x4d>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	syscon@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_yuva", "syscon";
		phandle = <0x4c>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	syscon@1a08f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_rawb", "syscon";
		phandle = <0x4b>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	syscon@1a0af000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_yuvb", "syscon";
		phandle = <0x4a>;
		reg = <0x0 0x1a0af000 0x0 0x1000>;
	};

	syscon@1a0cf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_rawc", "syscon";
		phandle = <0x49>;
		reg = <0x0 0x1a0cf000 0x0 0x1000>;
	};

	syscon@1a0ef000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_yuvc", "syscon";
		phandle = <0x48>;
		reg = <0x0 0x1a0ef000 0x0 0x1000>;
	};

	syscon@1a170000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_mraw", "syscon";
		phandle = <0x47>;
		reg = <0x0 0x1a170000 0x0 0x1000>;
	};

	syscon@1a1d0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-camsys_ipe", "syscon";
		phandle = <0x46>;
		reg = <0x0 0x1a1d0000 0x0 0x1000>;
	};

	syscon@1b200000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ccu", "syscon";
		phandle = <0x45>;
		reg = <0x0 0x1b200000 0x0 0x1000>;
	};

	syscon@1b204000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-cam_vcore", "syscon";
		phandle = <0x44>;
		reg = <0x0 0x1b204000 0x0 0x1000>;
	};

	syscon@1c00c000 {
		compatible = "mediatek,mt6897-vlpcfg_bus", "syscon";
		phandle = <0x75>;
		reg = <0x0 0x1c00c000 0x0 0x1000>;
	};

	syscon@1c013000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-vlp_cksys", "syscon";
		phandle = <0x68>;
		reg = <0x0 0x1c013000 0x0 0x1000>;
	};

	syscon@1c343000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-sspm_cfg", "syscon";
		phandle = <0x1eb>;
		reg = <0x0 0x1c343000 0x0 0x1000>;
	};

	syscon@1cb21000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-scp", "syscon";
		phandle = <0x51>;
		reg = <0x0 0x1cb21000 0x0 0x1000>;
	};

	syscon@1cbb8000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-scp_iic", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x50>;
		reg = <0x0 0x1cbb8000 0x0 0x1000>;
	};

	syscon@1cbe1000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-scp_fast_iic", "syscon";
		phandle = <0x4f>;
		reg = <0x0 0x1cbe1000 0x0 0x1000>;
	};

	syscon@1e800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mminfra_config", "syscon";
		hw-voter-regmap = <0x70>;
		phandle = <0x43>;
		reg = <0x0 0x1e800000 0x0 0x1000>;
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mdpsys0_config", "syscon";
		phandle = <0x42>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	syscon@1f800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-mdpsys1", "syscon";
		phandle = <0x40>;
		reg = <0x0 0x1f800000 0x0 0x1000>;
	};

	syscon@c030000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ccipll_pll_ctrl", "syscon";
		phandle = <0x6b>;
		reg = <0x0 0xc030000 0x0 0x400>;
	};

	syscon@c030400 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-armpll_ll_pll_ctrl", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0xc030400 0x0 0x400>;
	};

	syscon@c030800 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-armpll_bl_pll_ctrl", "syscon";
		phandle = <0x6d>;
		reg = <0x0 0xc030800 0x0 0x400>;
	};

	syscon@c030c00 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-armpll_b_pll_ctrl", "syscon";
		phandle = <0x6e>;
		reg = <0x0 0xc030c00 0x0 0x1000>;
	};

	syscon@c034000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6897-ptppll_pll_ctrl", "syscon";
		phandle = <0x6f>;
		reg = <0x0 0xc034000 0x0 0x1000>;
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-map = <0x1>;
		cpu-type = <0x1>;
	};

	therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		phandle = <0x203>;
		reg = <0x0 0x114000 0x0 0x400>;
		reg-names = "therm_sram";
	};

	thermal-ntc1@1cc03554 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x86>;
		reg = <0x0 0x1cc03554 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x4394c8 0xffff67a8 0x3f1088 0xffff6b90 0x3ada68 0xffff6f78 0x36daf8 0xffff7360 0x3325c0 0xffff7748 0x2fca60 0xffff7b30 0x2c9de0 0xffff7f18 0x29b3c8 0xffff8300 0x270060 0xffff86e8 0x247408 0xffff8ad0 0x221e60 0xffff8eb8 0x200b20 0xffff92a0 0x1de840 0xffff9688 0x1c07c8 0xffff9a70 0x1a4690 0xffff9e58 0x18a0b0 0xffffa240 0x171a10 0xffffa628 0x15aec8 0xffffaa10 0x145af0 0xffffadf8 0x1335f8 0xffffb1e0 0x11f5a8 0xffffb5c8 0x10ff90 0xffffb9b0 0xfd6b0 0xffffbd98 0xee4e4 0xffffc180 0xe06a0 0xffffc568 0xd3478 0xffffc950 0xc80c8 0xffffcd38 0xbb4e0 0xffffd120 0xb0a2c 0xffffd508 0xa6748 0xffffd8f0 0x9cf54 0xffffdcd8 0x94250 0xffffe0c0 0x8c488 0xffffe4a8 0x8497c 0xffffe890 0x7d0c8 0xffffec78 0x76750 0xfffff060 0x6f2e8 0xfffff448 0x69140 0xfffff830 0x634ac 0xfffffc18 0x5dd2c 0x0 0x59420 0x3e8 0x5459c 0x7d0 0x4fcf4 0xbb8 0x4b9c4 0xfa0 0x47ba8 0x1388 0x43fe4 0x1770 0x408d0 0x1b58 0x3d0f4 0x1f40 0x39f58 0x2328 0x37460 0x2710 0x345e4 0x2af8 0x318f8 0x2ee0 0x2f120 0x32c8 0x2cb3c 0x36b0 0x2a814 0x3a98 0x28618 0x3e80 0x266d8 0x4268 0x249f0 0x4650 0x22d08 0x4a38 0x21214 0x4e20 0x1fb08 0x5208 0x1e140 0x55f0 0x1c9d0 0x59d8 0x1b4b8 0x5dc0 0x19960 0x61a8 0x186a0 0x6590 0x174ee 0x6978 0x1647c 0x6d60 0x153c4 0x7148 0x14488 0x7530 0x13628 0x7918 0x128a4 0x7d00 0x11aee 0x80e8 0x10e5a 0x84d0 0x10298 0x88b8 0xf7a8 0x8ca0 0xec90 0x9088 0xe2b8 0x9470 0xd87c 0x9858 0xcf26 0x9c40 0xc652 0xa028 0xbe28 0xa410 0xb6c6 0xa7f8 0xaf1e 0xabe0 0xa6e0 0xafc8 0x9fe2 0xb3b0 0x9934 0xb798 0x92f4 0xbb80 0x8cdc 0xbf68 0x871e 0xc350 0x81a6 0xc738 0x7c6a 0xcb20 0x7760 0xcf08 0x729c 0xd2f0 0x6e0a 0xd6d8 0x69aa 0xdac0 0x657c 0xdea8 0x618a 0xe290 0x5dc0 0xe678 0x5a14 0xea60 0x5690 0xee48 0x533e 0xf230 0x500a 0xf618 0x4d12 0xfa00 0x4a1a 0xfde8 0x474a 0x101d0 0x44a2 0x105b8 0x4218 0x109a0 0x3fa2 0x10d88 0x3d54 0x11170 0x3b06 0x11558 0x38e0 0x11940 0x36ce 0x11d28 0x34d0 0x12110 0x32f0 0x124f8 0x312e 0x128e0 0x2f62 0x12cc8 0x2dc8 0x130b0 0x2c1a 0x13498 0x2a94 0x13880 0x290e 0x13c68 0x279c 0x14050 0x2633 0x14438 0x24ee 0x14820 0x23ae 0x14c08 0x226e 0x14ff0 0x2149 0x153d8 0x2020 0x157c0 0x1f10 0x15ba8 0x1e09 0x15f90 0x1cfd 0x16378 0x1c0b 0x16760 0x1b22 0x16b48 0x1a35 0x16f30 0x195c 0x17318 0x188b 0x17700 0x17c1 0x17ae8 0x16f5 0x17ed0 0x1639 0x182b8 0x1584 0x186a0 0x14d7 0x18a88 0x142f 0x18e70 0x138c 0x19258 0x12e7 0x19640 0x1252 0x19a28 0x11c2 0x19e10 0x1131 0x1a1f8 0x10ab 0x1a5e0 0x1027 0x1a9c8 0xfaa 0x1adb0 0xf2f 0x1b198 0xebb 0x1b580 0xe48 0x1b968 0xdda 0x1bd50 0xd71 0x1c138 0xd0b 0x1c520 0xca8 0x1c908 0xc48 0x1ccf0 0xbed 0x1d0d8 0xb94 0x1d4c0 0xb3e 0x1d8a8 0xaec 0x1dc90 0xa9b 0x1e078 0xa50 0x1e460 0xa02 0x1e848 0x9bd>;
	};

	thermal-ntc2@1cc03558 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x88>;
		reg = <0x0 0x1cc03558 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x4394c8 0xffff67a8 0x3f1088 0xffff6b90 0x3ada68 0xffff6f78 0x36daf8 0xffff7360 0x3325c0 0xffff7748 0x2fca60 0xffff7b30 0x2c9de0 0xffff7f18 0x29b3c8 0xffff8300 0x270060 0xffff86e8 0x247408 0xffff8ad0 0x221e60 0xffff8eb8 0x200b20 0xffff92a0 0x1de840 0xffff9688 0x1c07c8 0xffff9a70 0x1a4690 0xffff9e58 0x18a0b0 0xffffa240 0x171a10 0xffffa628 0x15aec8 0xffffaa10 0x145af0 0xffffadf8 0x1335f8 0xffffb1e0 0x11f5a8 0xffffb5c8 0x10ff90 0xffffb9b0 0xfd6b0 0xffffbd98 0xee4e4 0xffffc180 0xe06a0 0xffffc568 0xd3478 0xffffc950 0xc80c8 0xffffcd38 0xbb4e0 0xffffd120 0xb0a2c 0xffffd508 0xa6748 0xffffd8f0 0x9cf54 0xffffdcd8 0x94250 0xffffe0c0 0x8c488 0xffffe4a8 0x8497c 0xffffe890 0x7d0c8 0xffffec78 0x76750 0xfffff060 0x6f2e8 0xfffff448 0x69140 0xfffff830 0x634ac 0xfffffc18 0x5dd2c 0x0 0x59420 0x3e8 0x5459c 0x7d0 0x4fcf4 0xbb8 0x4b9c4 0xfa0 0x47ba8 0x1388 0x43fe4 0x1770 0x408d0 0x1b58 0x3d0f4 0x1f40 0x39f58 0x2328 0x37460 0x2710 0x345e4 0x2af8 0x318f8 0x2ee0 0x2f120 0x32c8 0x2cb3c 0x36b0 0x2a814 0x3a98 0x28618 0x3e80 0x266d8 0x4268 0x249f0 0x4650 0x22d08 0x4a38 0x21214 0x4e20 0x1fb08 0x5208 0x1e140 0x55f0 0x1c9d0 0x59d8 0x1b4b8 0x5dc0 0x19960 0x61a8 0x186a0 0x6590 0x174ee 0x6978 0x1647c 0x6d60 0x153c4 0x7148 0x14488 0x7530 0x13628 0x7918 0x128a4 0x7d00 0x11aee 0x80e8 0x10e5a 0x84d0 0x10298 0x88b8 0xf7a8 0x8ca0 0xec90 0x9088 0xe2b8 0x9470 0xd87c 0x9858 0xcf26 0x9c40 0xc652 0xa028 0xbe28 0xa410 0xb6c6 0xa7f8 0xaf1e 0xabe0 0xa6e0 0xafc8 0x9fe2 0xb3b0 0x9934 0xb798 0x92f4 0xbb80 0x8cdc 0xbf68 0x871e 0xc350 0x81a6 0xc738 0x7c6a 0xcb20 0x7760 0xcf08 0x729c 0xd2f0 0x6e0a 0xd6d8 0x69aa 0xdac0 0x657c 0xdea8 0x618a 0xe290 0x5dc0 0xe678 0x5a14 0xea60 0x5690 0xee48 0x533e 0xf230 0x500a 0xf618 0x4d12 0xfa00 0x4a1a 0xfde8 0x474a 0x101d0 0x44a2 0x105b8 0x4218 0x109a0 0x3fa2 0x10d88 0x3d54 0x11170 0x3b06 0x11558 0x38e0 0x11940 0x36ce 0x11d28 0x34d0 0x12110 0x32f0 0x124f8 0x312e 0x128e0 0x2f62 0x12cc8 0x2dc8 0x130b0 0x2c1a 0x13498 0x2a94 0x13880 0x290e 0x13c68 0x279c 0x14050 0x2633 0x14438 0x24ee 0x14820 0x23ae 0x14c08 0x226e 0x14ff0 0x2149 0x153d8 0x2020 0x157c0 0x1f10 0x15ba8 0x1e09 0x15f90 0x1cfd 0x16378 0x1c0b 0x16760 0x1b22 0x16b48 0x1a35 0x16f30 0x195c 0x17318 0x188b 0x17700 0x17c1 0x17ae8 0x16f5 0x17ed0 0x1639 0x182b8 0x1584 0x186a0 0x14d7 0x18a88 0x142f 0x18e70 0x138c 0x19258 0x12e7 0x19640 0x1252 0x19a28 0x11c2 0x19e10 0x1131 0x1a1f8 0x10ab 0x1a5e0 0x1027 0x1a9c8 0xfaa 0x1adb0 0xf2f 0x1b198 0xebb 0x1b580 0xe48 0x1b968 0xdda 0x1bd50 0xd71 0x1c138 0xd0b 0x1c520 0xca8 0x1c908 0xc48 0x1ccf0 0xbed 0x1d0d8 0xb94 0x1d4c0 0xb3e 0x1d8a8 0xaec 0x1dc90 0xa9b 0x1e078 0xa50 0x1e460 0xa02 0x1e848 0x9bd>;
	};

	thermal-ntc3@1cc0355c {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x89>;
		reg = <0x0 0x1cc0355c 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x4394c8 0xffff67a8 0x3f1088 0xffff6b90 0x3ada68 0xffff6f78 0x36daf8 0xffff7360 0x3325c0 0xffff7748 0x2fca60 0xffff7b30 0x2c9de0 0xffff7f18 0x29b3c8 0xffff8300 0x270060 0xffff86e8 0x247408 0xffff8ad0 0x221e60 0xffff8eb8 0x200b20 0xffff92a0 0x1de840 0xffff9688 0x1c07c8 0xffff9a70 0x1a4690 0xffff9e58 0x18a0b0 0xffffa240 0x171a10 0xffffa628 0x15aec8 0xffffaa10 0x145af0 0xffffadf8 0x1335f8 0xffffb1e0 0x11f5a8 0xffffb5c8 0x10ff90 0xffffb9b0 0xfd6b0 0xffffbd98 0xee4e4 0xffffc180 0xe06a0 0xffffc568 0xd3478 0xffffc950 0xc80c8 0xffffcd38 0xbb4e0 0xffffd120 0xb0a2c 0xffffd508 0xa6748 0xffffd8f0 0x9cf54 0xffffdcd8 0x94250 0xffffe0c0 0x8c488 0xffffe4a8 0x8497c 0xffffe890 0x7d0c8 0xffffec78 0x76750 0xfffff060 0x6f2e8 0xfffff448 0x69140 0xfffff830 0x634ac 0xfffffc18 0x5dd2c 0x0 0x59420 0x3e8 0x5459c 0x7d0 0x4fcf4 0xbb8 0x4b9c4 0xfa0 0x47ba8 0x1388 0x43fe4 0x1770 0x408d0 0x1b58 0x3d0f4 0x1f40 0x39f58 0x2328 0x37460 0x2710 0x345e4 0x2af8 0x318f8 0x2ee0 0x2f120 0x32c8 0x2cb3c 0x36b0 0x2a814 0x3a98 0x28618 0x3e80 0x266d8 0x4268 0x249f0 0x4650 0x22d08 0x4a38 0x21214 0x4e20 0x1fb08 0x5208 0x1e140 0x55f0 0x1c9d0 0x59d8 0x1b4b8 0x5dc0 0x19960 0x61a8 0x186a0 0x6590 0x174ee 0x6978 0x1647c 0x6d60 0x153c4 0x7148 0x14488 0x7530 0x13628 0x7918 0x128a4 0x7d00 0x11aee 0x80e8 0x10e5a 0x84d0 0x10298 0x88b8 0xf7a8 0x8ca0 0xec90 0x9088 0xe2b8 0x9470 0xd87c 0x9858 0xcf26 0x9c40 0xc652 0xa028 0xbe28 0xa410 0xb6c6 0xa7f8 0xaf1e 0xabe0 0xa6e0 0xafc8 0x9fe2 0xb3b0 0x9934 0xb798 0x92f4 0xbb80 0x8cdc 0xbf68 0x871e 0xc350 0x81a6 0xc738 0x7c6a 0xcb20 0x7760 0xcf08 0x729c 0xd2f0 0x6e0a 0xd6d8 0x69aa 0xdac0 0x657c 0xdea8 0x618a 0xe290 0x5dc0 0xe678 0x5a14 0xea60 0x5690 0xee48 0x533e 0xf230 0x500a 0xf618 0x4d12 0xfa00 0x4a1a 0xfde8 0x474a 0x101d0 0x44a2 0x105b8 0x4218 0x109a0 0x3fa2 0x10d88 0x3d54 0x11170 0x3b06 0x11558 0x38e0 0x11940 0x36ce 0x11d28 0x34d0 0x12110 0x32f0 0x124f8 0x312e 0x128e0 0x2f62 0x12cc8 0x2dc8 0x130b0 0x2c1a 0x13498 0x2a94 0x13880 0x290e 0x13c68 0x279c 0x14050 0x2633 0x14438 0x24ee 0x14820 0x23ae 0x14c08 0x226e 0x14ff0 0x2149 0x153d8 0x2020 0x157c0 0x1f10 0x15ba8 0x1e09 0x15f90 0x1cfd 0x16378 0x1c0b 0x16760 0x1b22 0x16b48 0x1a35 0x16f30 0x195c 0x17318 0x188b 0x17700 0x17c1 0x17ae8 0x16f5 0x17ed0 0x1639 0x182b8 0x1584 0x186a0 0x14d7 0x18a88 0x142f 0x18e70 0x138c 0x19258 0x12e7 0x19640 0x1252 0x19a28 0x11c2 0x19e10 0x1131 0x1a1f8 0x10ab 0x1a5e0 0x1027 0x1a9c8 0xfaa 0x1adb0 0xf2f 0x1b198 0xebb 0x1b580 0xe48 0x1b968 0xdda 0x1bd50 0xd71 0x1c138 0xd0b 0x1c520 0xca8 0x1c908 0xc48 0x1ccf0 0xbed 0x1d0d8 0xb94 0x1d4c0 0xb3e 0x1d8a8 0xaec 0x1dc90 0xa9b 0x1e078 0xa50 0x1e460 0xa02 0x1e848 0x9bd>;
	};

	thermal-ntc4 {
		phandle = <0x1fc>;
	};

	thermal-ntc5 {
		phandle = <0x1fd>;
	};

	thermal-ntc6 {
		phandle = <0x1fe>;
	};

	thermal-ntc6@1cc0354c {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6685-tia-ntc";
		phandle = <0x8a>;
		reg = <0x0 0x1cc0354c 0x0 0x4>;
		temperature-lookup-table = <0xffff63c0 0x512cd5 0xffff67a8 0x4b186a 0xffff6b90 0x458458 0xffff6f78 0x406521 0xffff7360 0x3bb062 0xffff7748 0x375cb6 0xffff7b30 0x33619c 0xffff7f18 0x2fb760 0xffff8300 0x2c5708 0xffff86e8 0x293a3d 0xffff8ad0 0x265b42 0xffff8eb8 0x23b4dc 0xffff92a0 0x21424e 0xffff9688 0x1eff46 0xffff9a70 0x1ce7d6 0xffff9e58 0x1af86a 0xffffa240 0x192dbe 0xffffa628 0x1784da 0xffffaa10 0x15fb07 0xffffadf8 0x148dc8 0xffffb1e0 0x133ada 0xffffb5c8 0x12002c 0xffffb9b0 0x10dbd6 0xffffbd98 0xfcc1e 0xffffc180 0xecf6c 0xffffc568 0xde44c 0xffffc950 0xd0966 0xffffcd38 0xc3d81 0xffffd120 0xb7f7d 0xffffd508 0xace50 0xffffd8f0 0xa2908 0xffffdcd8 0x98ec3 0xffffe0c0 0x8feb5 0xffffe4a8 0x8781f 0xffffe890 0x7fa53 0xffffec78 0x784af 0xfffff060 0x7169e 0xfffff448 0x6af97 0xfffff830 0x64f1d 0xfffffc18 0x5f4b8 0x0 0x59fff 0x3e8 0x5508b 0x7d0 0x50602 0xbb8 0x4c00d 0xfa0 0x47e5d 0x1388 0x440a9 0x1770 0x406ac 0x1b58 0x3d028 0x1f40 0x39ce1 0x2328 0x36ca2 0x2710 0x33f37 0x2af8 0x31473 0x2ee0 0x2ec28 0x32c8 0x2c630 0x36b0 0x2a263 0x3a98 0x2809f 0x3e80 0x260c4 0x4268 0x242b2 0x4650 0x2264d 0x4a38 0x20b7b 0x4e20 0x1f223 0x5208 0x1da2e 0x55f0 0x1c387 0x59d8 0x1ae19 0x5dc0 0x199d2 0x61a8 0x186a0 0x6590 0x17473 0x6978 0x1633b 0x6d60 0x152ea 0x7148 0x14373 0x7530 0x134c9 0x7918 0x126e0 0x7d00 0x119ad 0x80e8 0x10d26 0x84d0 0x10141 0x88b8 0xf5f5 0x8ca0 0xeb3a 0x9088 0xe107 0x9470 0xd755 0x9858 0xce1d 0x9c40 0xc558 0xa028 0xbd00 0xa410 0xb50f 0xa7f8 0xad7f 0xabe0 0xa64c 0xafc8 0x9f70 0xb3b0 0x98e7 0xb798 0x92ac 0xbb80 0x8cbc 0xbf68 0x8712 0xc350 0x81ab 0xc738 0x7c83 0xcb20 0x7797 0xcf08 0x72e4 0xd2f0 0x6e68 0xd6d8 0x6a1f 0xdac0 0x6607 0xdea8 0x621d 0xe290 0x5e5f 0xe678 0x5acb 0xea60 0x5760 0xee48 0x541a 0xf230 0x50f8 0xf618 0x4df9 0xfa00 0x4b1a 0xfde8 0x485b 0x101d0 0x45b9 0x105b8 0x4333 0x109a0 0x40c8 0x10d88 0x3e77 0x11170 0x3c3f 0x11558 0x3a1e 0x11940 0x3813 0x11d28 0x361d 0x12110 0x343c 0x124f8 0x326e 0x128e0 0x30b2 0x12cc8 0x2f08 0x130b0 0x2d6f 0x13498 0x2be6 0x13880 0x2a6d 0x13c68 0x2902 0x14050 0x27a5 0x14438 0x2656 0x14820 0x2513 0x14c08 0x23dd 0x14ff0 0x22b3 0x153d8 0x2194 0x157c0 0x207f 0x15ba8 0x1f75 0x15f90 0x1e75 0x16378 0x1d7f 0x16760 0x1c91 0x16b48 0x1bac 0x16f30 0x1ad0 0x17318 0x19fb 0x17700 0x192e 0x17ae8 0x1869 0x17ed0 0x17ab 0x182b8 0x16f3 0x186a0 0x1642 0x18a88 0x1597 0x18e70 0x14f2 0x19258 0x1453 0x19640 0x13ba 0x19a28 0x1325 0x19e10 0x1296 0x1a1f8 0x120c 0x1a5e0 0x1186 0x1a9c8 0x1105 0x1adb0 0x1089 0x1b198 0x1010 0x1b580 0xf9c 0x1b968 0xf2b 0x1bd50 0xebe 0x1c138 0xe55 0x1c520 0xdef 0x1c908 0xd8d 0x1ccf0 0xd2e 0x1d0d8 0xcd1 0x1d4c0 0xc78 0x1d8a8 0xc22 0x1dc90 0xbce 0x1e078 0xb7d 0x1e460 0xb2f 0x1e848 0xae3>;
	};

	thermal-ntc7 {
		phandle = <0x1ff>;
	};

	thermal-zones {
		phandle = <0x204>;

		apu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1d>;

			trips {

				apu1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x222>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		apu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1e>;

			trips {

				apu2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x223>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		consys {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x87>;

			trips {

				consys-crit {
					hysteresis = <0x7d0>;
					phandle = <0x228>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-big-core7-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xd>;

			trips {

				cpu-big-core7-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x212>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-big-core7-2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xe>;

			trips {

				cpu-big-core7-2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x213>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-dsu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x9>;

			trips {

				cpu-dsu1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20e>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-dsu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xc>;

			trips {

				cpu-dsu2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x211>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-dsu3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xf>;

			trips {

				cpu-dsu3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x214>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-dsu4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x10>;

			trips {

				cpu-dsu4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x215>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-little-core0 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xa>;

			trips {

				cpu-little-core0-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20f>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-little-core1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0xb>;

			trips {

				cpu-little-core1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x210>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-little-core2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x5>;

			trips {

				cpu-little-core2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20a>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-little-core3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x6>;

			trips {

				cpu-little-core3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20b>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core4-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1>;

			trips {

				cpu-medium-core4-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x206>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core4-2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x2>;

			trips {

				cpu-medium-core4-2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x207>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core5-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x3>;

			trips {

				cpu-medium-core5-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x208>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core5-2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x4>;

			trips {

				cpu-medium-core5-2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x209>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core6-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x7>;

			trips {

				cpu-medium-core6-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20c>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		cpu-medium-core6-2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x8>;

			trips {

				cpu-medium-core6-2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x20d>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		gpu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1f>;

			trips {

				gpu1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x224>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		gpu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x20>;

			trips {

				gpu2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x225>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		md1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x19>;

			trips {

				md1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21e>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		md2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1a>;

			trips {

				md2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21f>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		md3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1b>;

			trips {

				md3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x220>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		md4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x1c>;

			trips {

				md4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x221>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		mtktsAP {
			phandle = <0x226>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x86>;

			trips {

				mtktsAP-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x227>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		mtktsbtsmdpa {
			phandle = <0x229>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x88>;

			trips {

				mtktsbtsmdpa-crit {
					hysteresis = <0x7d0>;
					phandle = <0x22a>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		mtktsbtsnrpa {
			phandle = <0x22b>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x89>;

			trips {

				mtktsbtsnrpa-crit {
					hysteresis = <0x7d0>;
					phandle = <0x22c>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6363-bk3-bk7 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8b 0x2>;

			trips {

				pmic6363-bk3-bk7-crit {
					hysteresis = <0x7d0>;
					phandle = <0x231>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6363-vio18 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8b 0x0>;

			trips {

				pmic6363-vio18-crit {
					hysteresis = <0x7d0>;
					phandle = <0x22f>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6363-vs1-vs3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8b 0x1>;

			trips {

				pmic6363-vs1-vs3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x230>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6363-vs2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8b 0x3>;

			trips {

				pmic6363-vs2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x232>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6368-buck1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8c 0x0>;

			trips {

				pmic6368-buck1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x233>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6368-vcn33-1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8c 0x2>;

			trips {

				pmic6368-vcn33-1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x235>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6368-vpa {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8c 0x1>;

			trips {

				pmic6368-vpa-crit {
					hysteresis = <0x7d0>;
					phandle = <0x234>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		pmic6368-vrf18-aif {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8c 0x3>;

			trips {

				pmic6368-vrf18-aif-crit {
					hysteresis = <0x7d0>;
					phandle = <0x236>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-bot1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x15>;

			trips {

				soc-bot1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21a>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-bot2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x16>;

			trips {

				soc-bot2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21b>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-bot3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x17>;

			trips {

				soc-bot3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21c>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-bot4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x18>;

			trips {

				soc-bot4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x21d>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-top1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x11>;

			trips {

				soc-top1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x216>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-top2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x12>;

			trips {

				soc-top2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x217>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-top3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x13>;

			trips {

				soc-top3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x218>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc-top4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x14>;

			trips {

				soc-top4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x219>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		soc_max {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x85 0x0>;

			trips {

				so-max-crit {
					hysteresis = <0x7d0>;
					phandle = <0x205>;
					temperature = <0x1d0d8>;
					type = "critical";
				};
			};
		};

		tsx-ntc {
			phandle = <0x22d>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8a>;

			trips {

				tsx-ntc-crit {
					hysteresis = <0x7d0>;
					phandle = <0x22e>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin-max {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x0>;

			trips {

				vtskin-max-crit {
					hysteresis = <0x7d0>;
					phandle = <0x237>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x1>;

			trips {

				vtskin1-crit {
					hysteresis = <0x7d0>;
					phandle = <0x238>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x2>;

			trips {

				vtskin2-crit {
					hysteresis = <0x7d0>;
					phandle = <0x239>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x3>;

			trips {

				vtskin3-crit {
					hysteresis = <0x7d0>;
					phandle = <0x23a>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x4>;

			trips {

				vtskin4-crit {
					hysteresis = <0x7d0>;
					phandle = <0x23b>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin5 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x5>;

			trips {

				vtskin5-crit {
					hysteresis = <0x7d0>;
					phandle = <0x23c>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};

		vtskin6 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x8d 0x6>;

			trips {

				vtskin6-crit {
					hysteresis = <0x7d0>;
					phandle = <0x23d>;
					temperature = <0x1d0d8>;
					type = "passive";
				};
			};
		};
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x0 0x1 0xe 0x4 0x0 0x1 0xb 0x4 0x0 0x1 0xa 0x4 0x0>;
		phandle = <0x1db>;
	};

	tinysys-mbox@1c351000 {
		#mbox-cells = <0x1>;
		compatible = "mediatek,tinysys_mbox";
		interrupts = <0x0 0x155 0x4 0x0 0x0 0x156 0x4 0x0>;
		phandle = <0x35>;
		reg = <0x0 0x1c351000 0x0 0x1000 0x0 0x1c361000 0x0 0x1000>;
		secure-sspm-mbox-clr = <0x1>;
		shmem = <0x36 0x37>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		phandle = <0x374>;
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
			tz-supply = <0x19d>;
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			phandle = <0x19c>;
			ppi-interrupt-parent = <0x1>;
		};

		trusty-sapu {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,trusty-sapu";
			datamem-size = <0x0 0x1000000>;
			iommus = <0x3a 0x120581>;
			power-version = <0x1>;
			status = "okay";
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
			phandle = <0x107>;
		};

		tz-system {
			compatible = "mediatek,trusty-tz";
			irq-supply = <0x19c>;
			phandle = <0x19d>;
			virtio-supply = <0x107>;
		};
	};

	uarthub {
		compatible = "mediatek,mt6897-uarthub";
		phandle = <0x1cc>;
		uarthub-disable = <0x1>;
	};

	usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6897-usb-boost";
		dvfsrc-vcore-supply = <0x92>;
		interconnect-names = "icc-bw";
		interconnects = <0x77 0x18 0x77 0x0>;
		phandle = <0x34d>;
		required-opps = <0x78>;
		small-core = <0x1312d0>;
		usb-audio;
		vcore = <0xc3500>;
	};

	usb-meta {
		compatible = "mediatek,usb-meta";
		phandle = <0x34c>;
		udc = <0x24>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x9a 0x1 0x0>;
		phandle = <0x1d9>;
	};

	utos-tester {
		compatible = "microtrust,tester-v1";
	};

	vmmspm {
		compatible = "mediatek,vmm_spm_7sp";
		phandle = <0x1ec>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
		reg-names = "SPM_BASE";
		vmm-pmic-supply = <0x76>;
	};

	wifi-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,wifi-level-cooler";
		phandle = <0x200>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		emi-addr = <0x0>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xc0000000>;
		emi-size = <0x1400000>;
		interrupts = <0x0 0x379 0x4 0x0 0x0 0x265 0x4 0x0>;
		phandle = <0x36a>;
		reg = <0x0 0x18000000 0x0 0x700000>;
	};
};
