# RISC-V-OOO-SuperScalar-

Rename Stage-
  Since source operands RS1 and RS2 are in fixed locations, the RAT can be read before the instruction is decoded!
