
*** Running vivado
    with args -log matrixmul_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixmul_0.tcl


ECHO est  desativado.
ECHO est  desativado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source matrixmul_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 445.008 ; gain = 158.398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Sistemas-Digitais/Trabalho-2/hls/mm_area'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: matrixmul_0
Command: synth_design -top matrixmul_0 -part xc7a35tcsg325-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg325-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.371 ; gain = 410.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixmul_0' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/synth/matrixmul_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matrixmul' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a00_sum00' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a00_sum00.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_flow_control_loop_pipe_sequential_init' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_flow_control_loop_pipe_sequential_init' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a00_sum00' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a00_sum00.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a01_sum01' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a01_sum01.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a01_sum01' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a01_sum01.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a10_sum10' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a10_sum10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a10_sum10' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a10_sum10.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a11_sum11' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a11_sum11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_matrixmul_Pipeline_Row_a11_sum11' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_a11_sum11.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_matrixmul_Pipeline_Row_r_Col_r' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_r_Col_r.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mul_8s_6s_8_1_1' [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_mul_8s_6s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mul_8s_6s_8_1_1' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_mul_8s_6s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_matrixmul_Pipeline_Row_r_Col_r' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul_matrixmul_Pipeline_Row_r_Col_r.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/hdl/verilog/matrixmul.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_0' (0#1) [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/synth/matrixmul_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1366.004 ; gain = 507.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1366.004 ; gain = 507.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1366.004 ; gain = 507.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1366.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.gen/sources_1/ip/matrixmul_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.runs/matrixmul_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.runs/matrixmul_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1468.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1468.617 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg325-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.runs/matrixmul_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      3 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     3|
|3     |LUT2   |    62|
|4     |LUT3   |    30|
|5     |LUT4   |    33|
|6     |LUT5   |    31|
|7     |LUT6   |    65|
|8     |FDRE   |   134|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1468.617 ; gain = 507.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1468.617 ; gain = 610.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1468.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1468.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 98ba4046
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1468.617 ; gain = 990.559
INFO: [Common 17-1381] The checkpoint 'D:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.runs/matrixmul_0_synth_1/matrixmul_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP matrixmul_0, cache-ID = b1471774526dc653
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Sistemas-Digitais/Trabalho-2/hls/solution_area/solution_area.runs/matrixmul_0_synth_1/matrixmul_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixmul_0_utilization_synth.rpt -pb matrixmul_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 21:44:15 2024...
