# FIFO-Design-Using-SystemVerilog-and-UVM-Based-Testbench-Implementation
This project focuses on the RTL design and verification of a synchronous FIFO (First-In First-Out) memory buffer using SystemVerilog
