<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='96' type='512'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='95'>// contraction operations like fma.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='96'>// Instruction may map to Fast math</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1254' u='r' c='_ZN12_GLOBAL__N_18MIParser16parseInstructionERjS1_'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='743' u='r' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='564' u='r' c='_ZN4llvm12MachineInstr24copyFlagsFromInstructionERKNS_11InstructionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1648' u='r' c='_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='939' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3054' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3103' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
