library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ej7a is
port(
);
end ej7a;

architecture hdlc in ej7a is
begin
	
end hdlc;