INFO: [VRFC 10-163] Analyzing VHDL file "H:/EGRE426/lab3/lab3.srcs/sources_1/new/1bitAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oneBitAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EGRE426/lab3/lab3.srcs/sources_1/new/nBitAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nBitAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
WARNING: [VRFC 10-3093] actual for formal port 'b' is neither a static name nor a globally static expression [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:72]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:90]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:100]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:110]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:121]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:142]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:161]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:180]
ERROR: [VRFC 10-2989] 'overflow' is not declared [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:201]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:49]
INFO: [VRFC 10-8704] VHDL file 'H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd' is ignored due to errors
