#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb29140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb6c890 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xb27470 .functor NOT 1, L_0xb96960, C4<0>, C4<0>, C4<0>;
L_0xb3eaa0 .functor XOR 8, L_0xb964f0, L_0xb966b0, C4<00000000>, C4<00000000>;
L_0xb6dda0 .functor XOR 8, L_0xb3eaa0, L_0xb967f0, C4<00000000>, C4<00000000>;
v0xb940d0_0 .net *"_ivl_10", 7 0, L_0xb967f0;  1 drivers
v0xb941d0_0 .net *"_ivl_12", 7 0, L_0xb6dda0;  1 drivers
v0xb942b0_0 .net *"_ivl_2", 7 0, L_0xb96450;  1 drivers
v0xb94370_0 .net *"_ivl_4", 7 0, L_0xb964f0;  1 drivers
v0xb94450_0 .net *"_ivl_6", 7 0, L_0xb966b0;  1 drivers
v0xb94580_0 .net *"_ivl_8", 7 0, L_0xb3eaa0;  1 drivers
v0xb94660_0 .net "areset", 0 0, L_0xb27880;  1 drivers
v0xb94700_0 .var "clk", 0 0;
v0xb947a0_0 .net "predict_history_dut", 6 0, v0xb934b0_0;  1 drivers
v0xb948f0_0 .net "predict_history_ref", 6 0, L_0xb962c0;  1 drivers
v0xb94990_0 .net "predict_pc", 6 0, L_0xb95550;  1 drivers
v0xb94a30_0 .net "predict_taken_dut", 0 0, v0xb936a0_0;  1 drivers
v0xb94ad0_0 .net "predict_taken_ref", 0 0, L_0xb96100;  1 drivers
v0xb94b70_0 .net "predict_valid", 0 0, v0xb91ba0_0;  1 drivers
v0xb94c10_0 .var/2u "stats1", 223 0;
v0xb94cb0_0 .var/2u "strobe", 0 0;
v0xb94d70_0 .net "tb_match", 0 0, L_0xb96960;  1 drivers
v0xb94f20_0 .net "tb_mismatch", 0 0, L_0xb27470;  1 drivers
v0xb94fc0_0 .net "train_history", 6 0, L_0xb95b00;  1 drivers
v0xb95080_0 .net "train_mispredicted", 0 0, L_0xb959a0;  1 drivers
v0xb95120_0 .net "train_pc", 6 0, L_0xb95c90;  1 drivers
v0xb951e0_0 .net "train_taken", 0 0, L_0xb95780;  1 drivers
v0xb95280_0 .net "train_valid", 0 0, v0xb92520_0;  1 drivers
v0xb95320_0 .net "wavedrom_enable", 0 0, v0xb925f0_0;  1 drivers
v0xb953c0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xb92690_0;  1 drivers
v0xb95460_0 .net "wavedrom_title", 511 0, v0xb92770_0;  1 drivers
L_0xb96450 .concat [ 7 1 0 0], L_0xb962c0, L_0xb96100;
L_0xb964f0 .concat [ 7 1 0 0], L_0xb962c0, L_0xb96100;
L_0xb966b0 .concat [ 7 1 0 0], v0xb934b0_0, v0xb936a0_0;
L_0xb967f0 .concat [ 7 1 0 0], L_0xb962c0, L_0xb96100;
L_0xb96960 .cmp/eeq 8, L_0xb96450, L_0xb6dda0;
S_0xb267f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xb6c890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xb2cbb0 .param/l "LNT" 0 3 22, C4<01>;
P_0xb2cbf0 .param/l "LT" 0 3 22, C4<10>;
P_0xb2cc30 .param/l "SNT" 0 3 22, C4<00>;
P_0xb2cc70 .param/l "ST" 0 3 22, C4<11>;
P_0xb2ccb0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xb27d60 .functor XOR 7, v0xb8fd40_0, L_0xb95550, C4<0000000>, C4<0000000>;
L_0xb4fd30 .functor XOR 7, L_0xb95b00, L_0xb95c90, C4<0000000>, C4<0000000>;
v0xb62860_0 .net *"_ivl_11", 0 0, L_0xb96010;  1 drivers
L_0x7f80aa0621c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb62b30_0 .net *"_ivl_12", 0 0, L_0x7f80aa0621c8;  1 drivers
L_0x7f80aa062210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb274e0_0 .net *"_ivl_16", 6 0, L_0x7f80aa062210;  1 drivers
v0xb27720_0 .net *"_ivl_4", 1 0, L_0xb95e20;  1 drivers
v0xb278f0_0 .net *"_ivl_6", 8 0, L_0xb95f20;  1 drivers
L_0x7f80aa062180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb27e50_0 .net *"_ivl_9", 1 0, L_0x7f80aa062180;  1 drivers
v0xb8fa20_0 .net "areset", 0 0, L_0xb27880;  alias, 1 drivers
v0xb8fae0_0 .net "clk", 0 0, v0xb94700_0;  1 drivers
v0xb8fba0 .array "pht", 0 127, 1 0;
v0xb8fc60_0 .net "predict_history", 6 0, L_0xb962c0;  alias, 1 drivers
v0xb8fd40_0 .var "predict_history_r", 6 0;
v0xb8fe20_0 .net "predict_index", 6 0, L_0xb27d60;  1 drivers
v0xb8ff00_0 .net "predict_pc", 6 0, L_0xb95550;  alias, 1 drivers
v0xb8ffe0_0 .net "predict_taken", 0 0, L_0xb96100;  alias, 1 drivers
v0xb900a0_0 .net "predict_valid", 0 0, v0xb91ba0_0;  alias, 1 drivers
v0xb90160_0 .net "train_history", 6 0, L_0xb95b00;  alias, 1 drivers
v0xb90240_0 .net "train_index", 6 0, L_0xb4fd30;  1 drivers
v0xb90320_0 .net "train_mispredicted", 0 0, L_0xb959a0;  alias, 1 drivers
v0xb903e0_0 .net "train_pc", 6 0, L_0xb95c90;  alias, 1 drivers
v0xb904c0_0 .net "train_taken", 0 0, L_0xb95780;  alias, 1 drivers
v0xb90580_0 .net "train_valid", 0 0, v0xb92520_0;  alias, 1 drivers
E_0xb35720 .event posedge, v0xb8fa20_0, v0xb8fae0_0;
L_0xb95e20 .array/port v0xb8fba0, L_0xb95f20;
L_0xb95f20 .concat [ 7 2 0 0], L_0xb27d60, L_0x7f80aa062180;
L_0xb96010 .part L_0xb95e20, 1, 1;
L_0xb96100 .functor MUXZ 1, L_0x7f80aa0621c8, L_0xb96010, v0xb91ba0_0, C4<>;
L_0xb962c0 .functor MUXZ 7, L_0x7f80aa062210, v0xb8fd40_0, v0xb91ba0_0, C4<>;
S_0xb4f1d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xb267f0;
 .timescale -12 -12;
v0xb62440_0 .var/i "i", 31 0;
S_0xb907a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xb6c890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xb90950 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xb27880 .functor BUFZ 1, v0xb91c70_0, C4<0>, C4<0>, C4<0>;
L_0x7f80aa0620a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb91430_0 .net *"_ivl_10", 0 0, L_0x7f80aa0620a8;  1 drivers
L_0x7f80aa0620f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb91510_0 .net *"_ivl_14", 6 0, L_0x7f80aa0620f0;  1 drivers
L_0x7f80aa062138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb915f0_0 .net *"_ivl_18", 6 0, L_0x7f80aa062138;  1 drivers
L_0x7f80aa062018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb916b0_0 .net *"_ivl_2", 6 0, L_0x7f80aa062018;  1 drivers
L_0x7f80aa062060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb91790_0 .net *"_ivl_6", 0 0, L_0x7f80aa062060;  1 drivers
v0xb918c0_0 .net "areset", 0 0, L_0xb27880;  alias, 1 drivers
v0xb91960_0 .net "clk", 0 0, v0xb94700_0;  alias, 1 drivers
v0xb91a30_0 .net "predict_pc", 6 0, L_0xb95550;  alias, 1 drivers
v0xb91b00_0 .var "predict_pc_r", 6 0;
v0xb91ba0_0 .var "predict_valid", 0 0;
v0xb91c70_0 .var "reset", 0 0;
v0xb91d10_0 .net "tb_match", 0 0, L_0xb96960;  alias, 1 drivers
v0xb91dd0_0 .net "train_history", 6 0, L_0xb95b00;  alias, 1 drivers
v0xb91ec0_0 .var "train_history_r", 6 0;
v0xb91f80_0 .net "train_mispredicted", 0 0, L_0xb959a0;  alias, 1 drivers
v0xb92050_0 .var "train_mispredicted_r", 0 0;
v0xb920f0_0 .net "train_pc", 6 0, L_0xb95c90;  alias, 1 drivers
v0xb922f0_0 .var "train_pc_r", 6 0;
v0xb923b0_0 .net "train_taken", 0 0, L_0xb95780;  alias, 1 drivers
v0xb92480_0 .var "train_taken_r", 0 0;
v0xb92520_0 .var "train_valid", 0 0;
v0xb925f0_0 .var "wavedrom_enable", 0 0;
v0xb92690_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xb92770_0 .var "wavedrom_title", 511 0;
E_0xb34bc0/0 .event negedge, v0xb8fae0_0;
E_0xb34bc0/1 .event posedge, v0xb8fae0_0;
E_0xb34bc0 .event/or E_0xb34bc0/0, E_0xb34bc0/1;
L_0xb95550 .functor MUXZ 7, L_0x7f80aa062018, v0xb91b00_0, v0xb91ba0_0, C4<>;
L_0xb95780 .functor MUXZ 1, L_0x7f80aa062060, v0xb92480_0, v0xb92520_0, C4<>;
L_0xb959a0 .functor MUXZ 1, L_0x7f80aa0620a8, v0xb92050_0, v0xb92520_0, C4<>;
L_0xb95b00 .functor MUXZ 7, L_0x7f80aa0620f0, v0xb91ec0_0, v0xb92520_0, C4<>;
L_0xb95c90 .functor MUXZ 7, L_0x7f80aa062138, v0xb922f0_0, v0xb92520_0, C4<>;
S_0xb90a10 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xb907a0;
 .timescale -12 -12;
v0xb90c70_0 .var/2u "arfail", 0 0;
v0xb90d50_0 .var "async", 0 0;
v0xb90e10_0 .var/2u "datafail", 0 0;
v0xb90eb0_0 .var/2u "srfail", 0 0;
E_0xb34970 .event posedge, v0xb8fae0_0;
E_0xb199f0 .event negedge, v0xb8fae0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xb34970;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34970;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb199f0;
    %load/vec4 v0xb91d10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb90e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %wait E_0xb34970;
    %load/vec4 v0xb91d10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb90c70_0, 0, 1;
    %wait E_0xb34970;
    %load/vec4 v0xb91d10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb90eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %load/vec4 v0xb90eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb90c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb90d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb90e10_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb90d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb90f70 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xb907a0;
 .timescale -12 -12;
v0xb91170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb91250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xb907a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb929f0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xb6c890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xb93000_0 .net "areset", 0 0, L_0xb27880;  alias, 1 drivers
v0xb93110_0 .net "clk", 0 0, v0xb94700_0;  alias, 1 drivers
v0xb93220 .array "counter", 127 0, 1 0;
v0xb932c0_0 .var "history_register", 6 0;
v0xb93380_0 .var "index", 6 0;
v0xb934b0_0 .var "predict_history", 6 0;
v0xb93590_0 .net "predict_pc", 6 0, L_0xb95550;  alias, 1 drivers
v0xb936a0_0 .var "predict_taken", 0 0;
v0xb93760_0 .net "predict_valid", 0 0, v0xb91ba0_0;  alias, 1 drivers
v0xb93800_0 .net "train_history", 6 0, L_0xb95b00;  alias, 1 drivers
v0xb93910_0 .net "train_mispredicted", 0 0, L_0xb959a0;  alias, 1 drivers
v0xb93a00_0 .net "train_pc", 6 0, L_0xb95c90;  alias, 1 drivers
v0xb93b10_0 .net "train_taken", 0 0, L_0xb95780;  alias, 1 drivers
v0xb93c00_0 .net "train_valid", 0 0, v0xb92520_0;  alias, 1 drivers
S_0xb92d20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 24, 4 24 0, S_0xb929f0;
 .timescale 0 0;
v0xb92f00_0 .var/i "i", 31 0;
S_0xb93eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xb6c890;
 .timescale -12 -12;
E_0xb74870 .event anyedge, v0xb94cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb94cb0_0;
    %nor/r;
    %assign/vec4 v0xb94cb0_0, 0;
    %wait E_0xb74870;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb907a0;
T_4 ;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92050_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xb922f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91ba0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xb91b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb90d50_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb90a10;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb91250;
    %join;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91ba0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb91b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91ba0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb922f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92050_0, 0;
    %wait E_0xb199f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34970;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34970;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb91250;
    %join;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb91b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb91ba0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb922f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92050_0, 0;
    %wait E_0xb199f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb91c70_0, 0;
    %wait E_0xb34970;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34970;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %wait E_0xb34970;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb92520_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34970;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb91250;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb34bc0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xb92520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb92480_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xb922f0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xb91b00_0, 0;
    %assign/vec4 v0xb91ba0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xb91ec0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xb92050_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb267f0;
T_5 ;
    %wait E_0xb35720;
    %load/vec4 v0xb8fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xb4f1d0;
    %jmp t_0;
    .scope S_0xb4f1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb62440_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xb62440_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xb62440_0;
    %store/vec4a v0xb8fba0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xb62440_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb62440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xb267f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xb8fd40_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb900a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xb8fd40_0;
    %load/vec4 v0xb8ffe0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xb8fd40_0, 0;
T_5.5 ;
    %load/vec4 v0xb90580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8fba0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xb904c0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8fba0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8fba0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8fba0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xb904c0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8fba0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xb90240_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8fba0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xb90320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xb90160_0;
    %load/vec4 v0xb904c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xb8fd40_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb929f0;
T_6 ;
    %wait E_0xb35720;
    %load/vec4 v0xb93000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb932c0_0, 0;
    %fork t_3, S_0xb92d20;
    %jmp t_2;
    .scope S_0xb92d20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb92f00_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0xb92f00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0xb92f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb93220, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0xb92f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb92f00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0xb929f0;
t_2 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb93760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0xb93590_0;
    %load/vec4 v0xb932c0_0;
    %xor;
    %assign/vec4 v0xb93380_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xb93380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb93220, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0xb936a0_0, 0;
    %load/vec4 v0xb932c0_0;
    %assign/vec4 v0xb934b0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0xb93c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0xb93a00_0;
    %load/vec4 v0xb93800_0;
    %xor;
    %assign/vec4 v0xb93380_0, 0;
    %load/vec4 v0xb93380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb93220, 4;
    %load/vec4 v0xb93b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %add;
    %load/vec4 v0xb93380_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb93220, 0, 4;
    %load/vec4 v0xb93910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0xb93800_0;
    %assign/vec4 v0xb932c0_0, 0;
T_6.11 ;
T_6.7 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb6c890;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb94700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb94cb0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xb6c890;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xb94700_0;
    %inv;
    %store/vec4 v0xb94700_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xb6c890;
T_9 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb91960_0, v0xb94f20_0, v0xb94700_0, v0xb94660_0, v0xb94b70_0, v0xb94990_0, v0xb95280_0, v0xb951e0_0, v0xb95080_0, v0xb94fc0_0, v0xb95120_0, v0xb94ad0_0, v0xb94a30_0, v0xb948f0_0, v0xb947a0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xb6c890;
T_10 ;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_10.1 ;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_10.3 ;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xb6c890;
T_11 ;
    %wait E_0xb34bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb94c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
    %load/vec4 v0xb94d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb94c10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xb94ad0_0;
    %load/vec4 v0xb94ad0_0;
    %load/vec4 v0xb94a30_0;
    %xor;
    %load/vec4 v0xb94ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.4 ;
    %load/vec4 v0xb948f0_0;
    %load/vec4 v0xb948f0_0;
    %load/vec4 v0xb947a0_0;
    %xor;
    %load/vec4 v0xb948f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.10 ;
    %load/vec4 v0xb94c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94c10_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/gshare/iter4/response2/top_module.sv";
