#ifndef __MACH_IOMUX_H
#define __MACH_IOMUX_H

#include <mach/grf.h>
#include <mach/io.h>
#include <plat/iomux.h>

#define GRF_IOMUX_BASE RK319X_GRF_BASE

enum{
	/* GPIO0_A */
	GPIO0_A0 = 0x0a00, TSADC_TSHUT,
	GPIO0_A5 = 0x0a50, BB_TCO4, SIM0_DET,
	GPIO0_A7 = 0x0a70, PMU_SLEEP,

	/* GPIO0_B */
	GPIO0_B0 = 0x0b00, I2C4_SDA_T0,  SIM1_DET,
	GPIO0_B1 = 0x0b10, I2C4_SCL_T0,  /*BB_TCO4,*/
	GPIO0_B3 = 0x0b30,               BB_TCO5 = GPIO0_B3 + 2,
	GPIO0_B4 = 0x0b40,               BB_TCO6 = GPIO0_B4 + 2, SIM1_VCCSEL,
	GPIO0_B5 = 0x0b50, I2C0_SDA,
	GPIO0_B6 = 0x0b60, I2C0_SCL,
	GPIO0_B7 = 0x0b70, TEST_CLK_OUT, BB_TCO7, SIM0_VCCSEL,

	/* GPIO0_C */
	GPIO0_C2 = 0x0c20, SIM0_CLK,
	GPIO0_C3 = 0x0c30, SIM0_RSTN,
	GPIO0_C4 = 0x0c40, SIM0_DATA,
	GPIO0_C5 = 0x0c50, SIM1_CLK,  BB_LPC0, BB_TCO0,
	GPIO0_C6 = 0x0c60, SIM1_RSTN, BB_LPC1, BB_TCO1,
	GPIO0_C7 = 0x0c70, SIM1_DATA, BB_LPC2, BB_TCO2,

	/* GPIO0_D */
	GPIO0_D0 = 0x0d00, RF_XCV_PDN,  SPI0_RXD, UART1_SIN,
	GPIO0_D1 = 0x0d10, RF_XON,      SPI0_TXD, UART1_SOUT,
	GPIO0_D2 = 0x0d20, RF_DATAEN,   SPI0_CLK, UART1_CTSN,
	GPIO0_D3 = 0x0d30, RF_DATA,     SPI0_CS0, UART1_RTSN,
	GPIO0_D4 = 0x0d40, RF_CTRLDATA, SPI0_CS1,
	GPIO0_D5 = 0x0d50, RF_CTRLEN,
	GPIO0_D6 = 0x0d60, RF_CTRLCLK,
	GPIO0_D7 = 0x0d70, RF_STROBE,

	/* GPIO1_A */
	GPIO1_A0 = 0x1a00, LCDC_DCLK,  SMC_D0,
	GPIO1_A1 = 0x1a10, LCDC_VSYNC, SMC_D1,
	GPIO1_A2 = 0x1a20, LCDC_HSYNC, SMC_D2,
	GPIO1_A3 = 0x1a30, LCDC_DEN,   SMC_D3,
	GPIO1_A4 = 0x1a40, LCDC_D0,    SMC_D4, ARM9_JTAG_TCK,
	GPIO1_A5 = 0x1a50, LCDC_D1,    SMC_D5, ARM9_JTAG_TRSTN,
	GPIO1_A6 = 0x1a60, LCDC_D2,    SMC_D6, ARM9_JTAG_TMS,
	GPIO1_A7 = 0x1a70, LCDC_D3,    SMC_D7, ARM9_JTAG_TDO,

	/* GPIO1_B */
	GPIO1_B0 = 0x1b00, LCDC_D4,  SMC_R0, ARM9_JTAG_TDI,
	GPIO1_B1 = 0x1b10, LCDC_D5,  SMC_R1, ARM9_JTAG_SEL,
	GPIO1_B2 = 0x1b20, LCDC_D6,  SMC_R2, CEVA_JTAG_TCK,
	GPIO1_B3 = 0x1b30, LCDC_D7,  SMC_R3, CEVA_JTAG_TRSTN,
	GPIO1_B4 = 0x1b40, LCDC_D8,  SMC_R4, CEVA_JTAG_TMS,
	GPIO1_B5 = 0x1b50, LCDC_D9,  SMC_R5, CEVA_JTAG_TDO,
	GPIO1_B6 = 0x1b60, LCDC_D10, SMC_R6, CEVA_JTAG_TDI,
	GPIO1_B7 = 0x1b70, LCDC_D11, SMC_R7, CEVA_JTAG_SEL,

	/* GPIO1_C */
	GPIO1_C0 = 0x1c00, LCDC_D12, SMC_CS0,
	GPIO1_C1 = 0x1c10, LCDC_D13, SMC_WEN,
	GPIO1_C2 = 0x1c20, LCDC_D14, SMC_OEN,
	GPIO1_C3 = 0x1c30, LCDC_D15, SMC_ADVN,
	GPIO1_C4 = 0x1c40, LCDC_D16, SMC_BLSN0,
	GPIO1_C5 = 0x1c50, LCDC_D17, SMC_BLSN1,
	GPIO1_C6 = 0x1c60, LCDC_D18, SMC_CS1,
	GPIO1_C7 = 0x1c70, LCDC_D19,

	/* GPIO1_D */
	GPIO1_D0 = 0x1d00, LCDC_D20, UART3_CTSN, I2S2_SCLK_T0,
	GPIO1_D1 = 0x1d10, LCDC_D21, UART3_RTSN, I2S2_LRCK_T0,
	GPIO1_D2 = 0x1d20, LCDC_D22, UART3_SIN,  I2S2_SDI_T0,
	GPIO1_D3 = 0x1d30, LCDC_D23, UART3_SOUT, I2S2_SDO_T0,
	GPIO1_D4 = 0x1d40, CIF0_D0,  I2C3_SCL,   HDMI_DDC_SCL,
	GPIO1_D5 = 0x1d50, CIF0_D1,  I2C3_SDA,   HDMI_DDC_SDA,
	GPIO1_D6 = 0x1d60, CIF0_D10,
	GPIO1_D7 = 0x1d70, CIF0_D11,

	/* GPIO2_A */
	GPIO2_A0 = 0x2a00, CIF0_D2, HSADC_D0, BB_DEBUG0,
	GPIO2_A1 = 0x2a10, CIF0_D3, HSADC_D1, BB_DEBUG1,
	GPIO2_A2 = 0x2a20, CIF0_D4, HSADC_D2, BB_DEBUG2,
	GPIO2_A3 = 0x2a30, CIF0_D5, HSADC_D3, BB_DEBUG3,
	GPIO2_A4 = 0x2a40, CIF0_D6, HSADC_D4, BB_DEBUG4,
	GPIO2_A5 = 0x2a50, CIF0_D7, HSADC_D5, BB_DEBUG5,
	GPIO2_A6 = 0x2a60, CIF0_D8, HSADC_D6, BB_DEBUG6,
	GPIO2_A7 = 0x2a70, CIF0_D9, HSADC_D7, BB_DEBUG7,

	/* GPIO2_B */
	GPIO2_B0 = 0x2b00, CIF0_CLKOUT, HSADC_CLKIN, HSADC_CLKOUT,
	GPIO2_B1 = 0x2b10, CIF0_VSYNC,
	GPIO2_B2 = 0x2b20, CIF0_HREF,
	GPIO2_B3 = 0x2b30, CIF0_CLKIN,
	GPIO2_B4 = 0x2b40, ISP_FL_TRIG,
	GPIO2_B5 = 0x2b50, ISP_FLASH_TRIG,
	GPIO2_B6 = 0x2b60, ISP_PRELIGHT_TRIG,
	GPIO2_B7 = 0x2b70, ISP_SHUTTER_TRIG,

	/* GPIO2_C */
	GPIO2_C0 = 0x2c00, ISP_SHUTTER_OPEN,
	GPIO2_C4 = 0x2c40, NAND_RDY,
	GPIO2_C5 = 0x2c50, NAND_WP, EMMC_PWREN,
	GPIO2_C6 = 0x2c60, NAND_RDN,
	GPIO2_C7 = 0x2c70, NAND_ALE,

	/* GPIO2_D */
	GPIO2_D0 = 0x2d00, NAND_CLE,
	GPIO2_D1 = 0x2d10, NAND_WRN, I2C4_SDA_T1,
	GPIO2_D2 = 0x2d20, NAND_CS0, I2C4_SCL_T1,
	GPIO2_D3 = 0x2d30, NAND_CS1,
	GPIO2_D4 = 0x2d40, NAND_CS2, EMMC_CMD,     I2C2_SDA_T0,
	GPIO2_D5 = 0x2d50, NAND_CS3, EMMC_RSTNOUT, I2C2_SCL_T0,
	GPIO2_D6 = 0x2d60, NAND_DQS, EMMC_CLKOUT,
	GPIO2_D7 = 0x2d70, PWM0_T1,

	/* GPIO3_A */
	GPIO3_A0 = 0x3a00, UART0_SIN,  TRACE_D0, BB_UART0_SIN,
	GPIO3_A1 = 0x3a10, UART0_SOUT, TRACE_D1, BB_UART0_SOUT,
	GPIO3_A2 = 0x3a20, UART0_CTSN, TRACE_D2, BB_UART0_CTSN,
	GPIO3_A3 = 0x3a30, UART0_RTSN, TRACE_D3, BB_UART0_RTSN,
	GPIO3_A4 = 0x3a40, MMC1_D0,    TRACE_D4,
	GPIO3_A5 = 0x3a50, MMC1_D1,    TRACE_D5,
	GPIO3_A6 = 0x3a60, MMC1_D2,    TRACE_D6,
	GPIO3_A7 = 0x3a70, MMC1_D3,    TRACE_D7,

	/* GPIO3_B */
	GPIO3_B0 = 0x3b00, MMC1_CMD,    TRACE_D8,
	GPIO3_B1 = 0x3b10, MMC1_CLKOUT, TRACE_D9,
	GPIO3_B2 = 0x3b20, MMC1_DETN,   TRACE_D10, I2S2_SCLK_T1,
	GPIO3_B3 = 0x3b30, MMC1_WRPRT,  TRACE_D11, I2S2_LRCK_T1,
	GPIO3_B4 = 0x3b40, MMC1_PWREN,  TRACE_D12, I2S2_SDI_T1,
	GPIO3_B5 = 0x3b50, MMC1_BKEPWR, TRACE_D13, I2S2_SDO_T1,
	GPIO3_B6 = 0x3b60, MMC1_INTN,   TRACE_D14,
	GPIO3_B7 = 0x3b70,              TRACE_D15 = GPIO3_B7 + 2,

	/* GPIO3_C */
	GPIO3_C0 = 0x3c00, I2S0_MCLK,
	GPIO3_C1 = 0x3c10, I2S0_SCLK,
	GPIO3_C2 = 0x3c20, I2S0_LRCKRX,
	GPIO3_C3 = 0x3c30, I2S0_LRCKTX,
	GPIO3_C4 = 0x3c40, I2S0_SDI,
	GPIO3_C5 = 0x3c50, I2S0_SDO,
	GPIO3_C6 = 0x3c60, I2S1_SCLK,   TRACE_CLK, SMC_D8,
	GPIO3_C7 = 0x3c70, I2S1_LRCKRX, TRACE_CTL, SMC_D9,

	/* GPIO3_D */
	GPIO3_D0 = 0x3d00, I2S1_SDI,               SMC_D11 = GPIO3_D0 + 3,
	GPIO3_D1 = 0x3d10, I2S1_SDO,               SMC_D12 = GPIO3_D1 + 3,
	GPIO3_D2 = 0x3d20,                         SMC_D13 = GPIO3_D2 + 3,
	GPIO3_D3 = 0x3d30,                         SMC_D14 = GPIO3_D3 + 3,
	GPIO3_D4 = 0x3d40,                         SMC_D15 = GPIO3_D4 + 3,
	GPIO3_D5 = 0x3d50, I2C4_SDA,
	GPIO3_D6 = 0x3d60, I2C4_SCL,
	GPIO3_D7 = 0x3d70, I2S1_LRCKTX,            SMC_D10 = GPIO3_D7 + 3,

	/* GPIO4_A */
	GPIO4_A0 = 0x4a00, MMC0_D0,
	GPIO4_A1 = 0x4a10, MMC0_D1,
	GPIO4_A2 = 0x4a20, MMC0_D2,
	GPIO4_A3 = 0x4a30, MMC0_D3,
	GPIO4_A4 = 0x4a40, MMC0_RSTNOUT,
	GPIO4_A5 = 0x4a50, MMC0_PWREN,
	GPIO4_A6 = 0x4a60, MMC0_CLKOUT,
	GPIO4_A7 = 0x4a70, MMC0_CMD,

	/* GPIO4_B */
	GPIO4_B0 = 0x4b00, MMC0_DETN,
	GPIO4_B1 = 0x4b10, MMC0_WRPRT,
	GPIO4_B2 = 0x4b20, UART3_SOUT_T0, GPS_SIG_T0, HDMI_CECSDA,
	GPIO4_B3 = 0x4b30, UART3_SIN_T0,  GPS_MAG_T0, HDMI_HOTPLUGIN,
	GPIO4_B4 = 0x4b40, UART3_CTSN_T0, GPS_RFCLK_T0,
	GPIO4_B5 = 0x4b50, UART3_RTSN_T0,
	GPIO4_B6 = 0x4b60, PWM0_T0,                   BB_UART1_RTSN = GPIO4_B6 + 3,
	GPIO4_B7 = 0x4b70, PWM1_T0,       JTAG_TRSTN, BB_UART1_CTSN,

	/* GPIO4_C */
	GPIO4_C0 = 0x4c00, UART2_SIN,  JTAG_TDI, BB_UART1_SIN,
	GPIO4_C1 = 0x4c10, UART2_SOUT, JTAG_TDO, BB_UART1_SOUT,
	GPIO4_C2 = 0x4c20, I2C2_SDA_T1, I2C2_SDA = I2C2_SDA_T1,
	GPIO4_C3 = 0x4c30, I2C2_SCL_T1, I2C2_SCL = I2C2_SCL_T1,
	GPIO4_C4 = 0x4c40, PWM2_T0,    JTAG_TCK, OTG_DRV_VBUS,
	GPIO4_C5 = 0x4c50, PWM3_T0,    JTAG_TMS, HOST_DRV_VBUS,
	GPIO4_C7 = 0x4c70, I2C1_SDA,

	/* GPIO4_D */
	GPIO4_D0 = 0x4d00, I2C1_SCL,
	GPIO4_D1 = 0x4d10, PWM1_T1, SPI1_CS1, SPDIF_TX,
	GPIO4_D2 = 0x4d20, PWM3_T1, SPI1_CLK,
	GPIO4_D3 = 0x4d30, PWM2_T1, SPI1_CS0,
	GPIO4_D4 = 0x4d40, UART3_SIN_T1,  SPI1_TXD, GPS_MAG_T1,
	GPIO4_D5 = 0x4d50, UART3_SOUT_T1, SPI1_RXD, GPS_SIG_T1,
	GPIO4_D6 = 0x4d60, UART3_CTSN_T1,           GPS_RFCLK_T1 = GPIO4_D6 + 3,
	GPIO4_D7 = 0x4d70, UART3_RTSN_T1,
};

#define rk30_iomux_init() iomux_init()

#endif
