Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar  7 14:54:34 2020
| Host         : 104PC01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.261        0.000                      0                 1002        0.135        0.000                      0                 1002        3.000        0.000                       0                   497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       24.261        0.000                      0                 1002        0.135        0.000                      0                 1002       19.500        0.000                       0                   493  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.261ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_3/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.395ns  (logic 2.483ns (16.128%)  route 12.912ns (83.872%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 r  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 r  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 f  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          4.489    12.775    greenX/in0_1/Up049_out
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.899 r  greenX/in0_1/Q0_FF_i_5__8/O
                         net (fo=3, routed)           0.772    13.671    greenX/in0_1/Q0_FF_i_5__8_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  greenX/in0_1/Q0_FF_i_1__36/O
                         net (fo=4, routed)           0.640    14.436    greenX/in0_3/CE0
    SLICE_X33Y25         FDRE                                         r  greenX/in0_3/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.428    38.433    greenX/in0_3/clk_out
    SLICE_X33Y25         FDRE                                         r  greenX/in0_3/Q1_FF/C
                         clock pessimism              0.564    38.996    
                         clock uncertainty           -0.094    38.902    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    38.697    greenX/in0_3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                 24.261    

Slack (MET) :             24.405ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_3/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.254ns  (logic 2.483ns (16.278%)  route 12.771ns (83.722%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 38.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 r  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 r  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 f  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          4.489    12.775    greenX/in0_1/Up049_out
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.899 r  greenX/in0_1/Q0_FF_i_5__8/O
                         net (fo=3, routed)           0.772    13.671    greenX/in0_1/Q0_FF_i_5__8_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  greenX/in0_1/Q0_FF_i_1__36/O
                         net (fo=4, routed)           0.499    14.294    greenX/in0_3/CE0
    SLICE_X33Y26         FDRE                                         r  greenX/in0_3/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.430    38.435    greenX/in0_3/clk_out
    SLICE_X33Y26         FDRE                                         r  greenX/in0_3/Q0_FF/C
                         clock pessimism              0.564    38.998    
                         clock uncertainty           -0.094    38.904    
    SLICE_X33Y26         FDRE (Setup_fdre_C_CE)      -0.205    38.699    greenX/in0_3/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                 24.405    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_3/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 2.483ns (16.286%)  route 12.763ns (83.714%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 r  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 r  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 f  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          4.489    12.775    greenX/in0_1/Up049_out
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.899 r  greenX/in0_1/Q0_FF_i_5__8/O
                         net (fo=3, routed)           0.772    13.671    greenX/in0_1/Q0_FF_i_5__8_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  greenX/in0_1/Q0_FF_i_1__36/O
                         net (fo=4, routed)           0.491    14.286    greenX/in0_3/CE0
    SLICE_X30Y27         FDRE                                         r  greenX/in0_3/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.431    38.436    greenX/in0_3/clk_out
    SLICE_X30Y27         FDRE                                         r  greenX/in0_3/Q2_FF/C
                         clock pessimism              0.564    38.999    
                         clock uncertainty           -0.094    38.905    
    SLICE_X30Y27         FDRE (Setup_fdre_C_CE)      -0.169    38.736    greenX/in0_3/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                 24.450    

Slack (MET) :             24.450ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_3/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 2.483ns (16.286%)  route 12.763ns (83.714%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 r  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 r  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 r  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 f  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          4.489    12.775    greenX/in0_1/Up049_out
    SLICE_X31Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.899 r  greenX/in0_1/Q0_FF_i_5__8/O
                         net (fo=3, routed)           0.772    13.671    greenX/in0_1/Q0_FF_i_5__8_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.795 r  greenX/in0_1/Q0_FF_i_1__36/O
                         net (fo=4, routed)           0.491    14.286    greenX/in0_3/CE0
    SLICE_X30Y27         FDRE                                         r  greenX/in0_3/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.431    38.436    greenX/in0_3/clk_out
    SLICE_X30Y27         FDRE                                         r  greenX/in0_3/Q3_FF/C
                         clock pessimism              0.564    38.999    
                         clock uncertainty           -0.094    38.905    
    SLICE_X30Y27         FDRE (Setup_fdre_C_CE)      -0.169    38.736    greenX/in0_3/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                 24.450    

Slack (MET) :             24.572ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            yellowX/in0_4/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.161ns  (logic 2.679ns (17.670%)  route 12.482ns (82.330%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.417    13.295    yellowX/in0_1/Q0_FF_13
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.326    13.621 r  yellowX/in0_1/Q0_FF_i_1__28/O
                         net (fo=4, routed)           0.581    14.202    yellowX/in0_4/CE0
    SLICE_X5Y28          FDRE                                         r  yellowX/in0_4/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.505    38.510    yellowX/in0_4/clk
    SLICE_X5Y28          FDRE                                         r  yellowX/in0_4/Q1_FF/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    38.774    yellowX/in0_4/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                 24.572    

Slack (MET) :             24.572ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            yellowX/in0_4/Q3_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.161ns  (logic 2.679ns (17.670%)  route 12.482ns (82.330%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.417    13.295    yellowX/in0_1/Q0_FF_13
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.326    13.621 r  yellowX/in0_1/Q0_FF_i_1__28/O
                         net (fo=4, routed)           0.581    14.202    yellowX/in0_4/CE0
    SLICE_X5Y28          FDRE                                         r  yellowX/in0_4/Q3_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.505    38.510    yellowX/in0_4/clk
    SLICE_X5Y28          FDRE                                         r  yellowX/in0_4/Q3_FF/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    38.774    yellowX/in0_4/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                 24.572    

Slack (MET) :             24.579ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            yellowX/in0_3/Q1_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 2.679ns (17.636%)  route 12.512ns (82.364%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.012    12.890    yellowX/in0_1/Q0_FF_13
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.326    13.216 r  yellowX/in0_1/Q0_FF_i_1__29/O
                         net (fo=4, routed)           1.015    14.231    yellowX/in0_3/CE0
    SLICE_X6Y28          FDRE                                         r  yellowX/in0_3/Q1_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.505    38.510    yellowX/in0_3/clk
    SLICE_X6Y28          FDRE                                         r  yellowX/in0_3/Q1_FF/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X6Y28          FDRE (Setup_fdre_C_CE)      -0.169    38.810    yellowX/in0_3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 24.579    

Slack (MET) :             24.603ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_4/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 2.679ns (17.793%)  route 12.378ns (82.207%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 38.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.275    13.153    greenX/in0_1/Q0_FF_12
    SLICE_X31Y27         LUT6 (Prop_lut6_I2_O)        0.326    13.479 r  greenX/in0_1/Q0_FF_i_1__35/O
                         net (fo=4, routed)           0.618    14.097    greenX/in0_4/CE0
    SLICE_X31Y27         FDRE                                         r  greenX/in0_4/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.431    38.436    greenX/in0_4/clk_out
    SLICE_X31Y27         FDRE                                         r  greenX/in0_4/Q0_FF/C
                         clock pessimism              0.564    38.999    
                         clock uncertainty           -0.094    38.905    
    SLICE_X31Y27         FDRE (Setup_fdre_C_CE)      -0.205    38.700    greenX/in0_4/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                 24.603    

Slack (MET) :             24.623ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            yellowX/in0_4/Q0_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.112ns  (logic 2.679ns (17.728%)  route 12.433ns (82.272%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.417    13.295    yellowX/in0_1/Q0_FF_13
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.326    13.621 r  yellowX/in0_1/Q0_FF_i_1__28/O
                         net (fo=4, routed)           0.532    14.152    yellowX/in0_4/CE0
    SLICE_X5Y29          FDRE                                         r  yellowX/in0_4/Q0_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.506    38.511    yellowX/in0_4/clk
    SLICE_X5Y29          FDRE                                         r  yellowX/in0_4/Q0_FF/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.775    yellowX/in0_4/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 24.623    

Slack (MET) :             24.623ns  (required time - arrival time)
  Source:                 greenX/in0_2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            yellowX/in0_4/Q2_FF/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.112ns  (logic 2.679ns (17.728%)  route 12.433ns (82.272%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.552    -0.960    greenX/in0_2/clk_out
    SLICE_X31Y20         FDRE                                         r  greenX/in0_2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  greenX/in0_2/Q1_FF/Q
                         net (fo=17, routed)          2.730     2.227    greenX/in0_2/green_X[5]
    SLICE_X11Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.351 r  greenX/in0_2/led_OBUF[14]_inst_i_57/O
                         net (fo=1, routed)           0.000     2.351    greenX/in0_2/led_OBUF[14]_inst_i_57_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.883 r  greenX/in0_2/led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.883    greenX/in0_3/led_OBUF[14]_inst_i_24[0]
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.997 r  greenX/in0_3/led_OBUF[14]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.997    greenX/in0_4/CO[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.331 f  greenX/in0_4/vgaGreen_OBUF[3]_inst_i_155/O[1]
                         net (fo=4, routed)           1.129     4.460    violetX/in0_2/inright4[8]
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.303     4.763 f  violetX/in0_2/Q0_FF_i_67/O
                         net (fo=1, routed)           0.882     5.645    violetX/in0_2/Q0_FF_i_67_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  violetX/in0_2/Q0_FF_i_30/O
                         net (fo=1, routed)           1.051     6.819    indigoX/in0_1/Q0_FF_i_4__38
    SLICE_X10Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.943 f  indigoX/in0_1/Q0_FF_i_11/O
                         net (fo=1, routed)           1.219     8.162    game/Q0_FF_9
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.286 r  game/Q0_FF_i_4__38/O
                         net (fo=93, routed)          2.474    10.760    game/Up049_out
    SLICE_X13Y16         LUT2 (Prop_lut2_I0_O)        0.118    10.878 r  game/Q1_FF_i_2__13/O
                         net (fo=56, routed)          2.417    13.295    yellowX/in0_1/Q0_FF_13
    SLICE_X5Y28          LUT6 (Prop_lut6_I2_O)        0.326    13.621 r  yellowX/in0_1/Q0_FF_i_1__28/O
                         net (fo=4, routed)           0.532    14.152    yellowX/in0_4/CE0
    SLICE_X5Y29          FDRE                                         r  yellowX/in0_4/Q2_FF/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         1.506    38.511    yellowX/in0_4/clk
    SLICE_X5Y29          FDRE                                         r  yellowX/in0_4/Q2_FF/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    38.775    yellowX/in0_4/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                 24.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 blueX/in0_1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            greenX/in0_1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.461%)  route 0.082ns (30.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.560    -0.621    blueX/in0_1/clk_out
    SLICE_X15Y17         FDRE                                         r  blueX/in0_1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  blueX/in0_1/Q3_FF/Q
                         net (fo=22, routed)          0.082    -0.399    blueX/in0_1/DI[1]
    SLICE_X14Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.354 r  blueX/in0_1/Q3_FF_i_1__37/O
                         net (fo=1, routed)           0.000    -0.354    greenX/in0_1/D_3_0
    SLICE_X14Y17         FDRE                                         r  greenX/in0_1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.828    -0.862    greenX/in0_1/clk_out
    SLICE_X14Y17         FDRE                                         r  greenX/in0_1/Q3_FF/C
                         clock pessimism              0.253    -0.608    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.120    -0.488    greenX/in0_1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 srr/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            redX/in0_1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.814%)  route 0.105ns (36.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.562    -0.619    srr/clk
    SLICE_X9Y15          FDRE                                         r  srr/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  srr/Q3_FF/Q
                         net (fo=6, routed)           0.105    -0.373    orangeX/in0_1/set[0]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.045    -0.328 r  orangeX/in0_1/Q3_FF_i_1__16/O
                         net (fo=1, routed)           0.000    -0.328    redX/in0_1/D_3_0
    SLICE_X8Y15          FDRE                                         r  redX/in0_1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.830    -0.860    redX/in0_1/clk
    SLICE_X8Y15          FDRE                                         r  redX/in0_1/Q3_FF/C
                         clock pessimism              0.253    -0.606    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121    -0.485    redX/in0_1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sf/in0_4/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sf/in0_4/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.567    -0.614    sf/in0_4/clk
    SLICE_X13Y1          FDRE                                         r  sf/in0_4/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  sf/in0_4/Q0_FF/Q
                         net (fo=5, routed)           0.124    -0.349    sf/in0_4/Q0_FF_0[0]
    SLICE_X12Y1          LUT5 (Prop_lut5_I2_O)        0.048    -0.301 r  sf/in0_4/Q3_FF_i_1__69/O
                         net (fo=1, routed)           0.000    -0.301    sf/in0_4/D_3
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.837    -0.853    sf/in0_4/clk
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q3_FF/C
                         clock pessimism              0.251    -0.601    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.131    -0.470    sf/in0_4/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sf/in0_4/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sf/in0_4/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.567    -0.614    sf/in0_4/clk
    SLICE_X13Y1          FDRE                                         r  sf/in0_4/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  sf/in0_4/Q0_FF/Q
                         net (fo=5, routed)           0.120    -0.353    sf/in0_4/Q0_FF_0[0]
    SLICE_X12Y1          LUT3 (Prop_lut3_I1_O)        0.045    -0.308 r  sf/in0_4/Q1_FF_i_1__69/O
                         net (fo=1, routed)           0.000    -0.308    sf/in0_4/D_1
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.837    -0.853    sf/in0_4/clk
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q1_FF/C
                         clock pessimism              0.251    -0.601    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.120    -0.481    sf/in0_4/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sf/in0_4/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sf/in0_4/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.567    -0.614    sf/in0_4/clk
    SLICE_X13Y1          FDRE                                         r  sf/in0_4/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  sf/in0_4/Q0_FF/Q
                         net (fo=5, routed)           0.124    -0.349    sf/in0_4/Q0_FF_0[0]
    SLICE_X12Y1          LUT4 (Prop_lut4_I2_O)        0.045    -0.304 r  sf/in0_4/Q2_FF_i_1__69/O
                         net (fo=1, routed)           0.000    -0.304    sf/in0_4/D_2
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.837    -0.853    sf/in0_4/clk
    SLICE_X12Y1          FDRE                                         r  sf/in0_4/Q2_FF/C
                         clock pessimism              0.251    -0.601    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.121    -0.480    sf/in0_4/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 random/Q4_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random/Q5_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.562    -0.619    random/clk
    SLICE_X15Y15         FDRE                                         r  random/Q4_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  random/Q4_FF/Q
                         net (fo=1, routed)           0.116    -0.362    random/rand_0[4]
    SLICE_X14Y15         FDRE                                         r  random/Q5_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.830    -0.860    random/clk
    SLICE_X14Y15         FDRE                                         r  random/Q5_FF/C
                         clock pessimism              0.253    -0.606    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.060    -0.546    random/Q5_FF
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 f64/in0_4/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f64/in0_4/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.595    -0.586    f64/in0_4/clk_out
    SLICE_X3Y4           FDRE                                         r  f64/in0_4/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  f64/in0_4/Q0_FF/Q
                         net (fo=5, routed)           0.131    -0.314    f64/in0_3/Q1_FF_2[0]
    SLICE_X2Y4           LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  f64/in0_3/Q1_FF_i_1__6/O
                         net (fo=1, routed)           0.000    -0.269    f64/in0_4/D_1
    SLICE_X2Y4           FDRE                                         r  f64/in0_4/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.866    -0.824    f64/in0_4/clk_out
    SLICE_X2Y4           FDRE                                         r  f64/in0_4/Q1_FF/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120    -0.453    f64/in0_4/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 f64/in0_4/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f64/in0_4/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.595    -0.586    f64/in0_4/clk_out
    SLICE_X3Y4           FDRE                                         r  f64/in0_4/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  f64/in0_4/Q0_FF/Q
                         net (fo=5, routed)           0.135    -0.310    f64/in0_4/Q1_FF_0[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I4_O)        0.045    -0.265 r  f64/in0_4/Q2_FF_i_1__6/O
                         net (fo=1, routed)           0.000    -0.265    f64/in0_4/D_2
    SLICE_X2Y4           FDRE                                         r  f64/in0_4/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.866    -0.824    f64/in0_4/clk_out
    SLICE_X2Y4           FDRE                                         r  f64/in0_4/Q2_FF/C
                         clock pessimism              0.250    -0.573    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121    -0.452    f64/in0_4/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vc/i2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc/i2/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.941%)  route 0.121ns (39.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.592    -0.589    vc/i2/clk
    SLICE_X5Y40          FDRE                                         r  vc/i2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vc/i2/Q0_FF/Q
                         net (fo=38, routed)          0.121    -0.327    vc/i2/Q0_FF_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I2_O)        0.048    -0.279 r  vc/i2/Q2_FF_i_1__3/O
                         net (fo=1, routed)           0.000    -0.279    vc/i2/D_2
    SLICE_X4Y40          FDRE                                         r  vc/i2/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.863    -0.827    vc/i2/clk
    SLICE_X4Y40          FDRE                                         r  vc/i2/Q2_FF/C
                         clock pessimism              0.250    -0.576    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.107    -0.469    vc/i2/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 indigoX/in0_1/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blueX/in0_1/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.209ns (70.196%)  route 0.089ns (29.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.561    -0.620    indigoX/in0_1/clk_out
    SLICE_X14Y16         FDRE                                         r  indigoX/in0_1/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  indigoX/in0_1/Q2_FF/Q
                         net (fo=18, routed)          0.089    -0.368    game/indigo_X[1]
    SLICE_X15Y16         LUT4 (Prop_lut4_I1_O)        0.045    -0.323 r  game/Q2_FF_i_1__47/O
                         net (fo=1, routed)           0.000    -0.323    blueX/in0_1/D_2
    SLICE_X15Y16         FDRE                                         r  blueX/in0_1/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=491, routed)         0.829    -0.861    blueX/in0_1/clk_out
    SLICE_X15Y16         FDRE                                         r  blueX/in0_1/Q2_FF/C
                         clock pessimism              0.253    -0.607    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.092    -0.515    blueX/in0_1/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y16     blueX/in0_1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y8      f16/in0_1/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y8      f16/in0_1/Q3_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y7      f16/in0_2/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y7      f16/in0_2/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y7      f16/in0_2/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y7      f16/in0_2/Q3_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y26     greenX/in0_3/Q0_FF/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      redX/in0_3/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      redX/in0_3/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y28     greenX/in0_4/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y28     greenX/in0_4/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21     blueX/in0_2/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y21     blueX/in0_3/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     sri/Q11_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     sri/Q12_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     sri/Q13_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     sri/Q14_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y16     blueX/in0_1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y16     blueX/in0_1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y8      f16/in0_1/Q2_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y8      f16/in0_1/Q3_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y7      f16/in0_2/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y7      f16/in0_2/Q1_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y7      f16/in0_2/Q2_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y7      f16/in0_2/Q3_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y26     greenX/in0_3/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y26     greenX/in0_3/Q0_FF/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



