===== Cycle Reference Table =====

TH_2608, v.0.3

===== Component =====
Component Name: psram
Component Class: psram
	Operation: idle
	Cycle: 0 cycles
	----------
	Operation: read
	Cycle: 1 cycles
	----------
	Operation: write
	Cycle: 1 cycles
	----------
===== Component =====
Component Name: processing_element
Component Class: processing_element
	Operation: mac
	Cycle: 1 cycles
	----------
	Operation: idle
	Cycle: 0 cycles
	----------
===== Component =====
Component Name: global_status_reg
Component Class: register
	Operation: read
	Cycle: 1 cycles
	----------
	Operation: write
	Cycle: 1 cycles
	----------
	Operation: idle
	Cycle: 0 cycles
	----------
===== Component =====
Component Name: his_sram
Component Class: sram
	Operation: read
	Cycle: 1 cycles
	----------
	Operation: write
	Cycle: 1 cycles
	----------
	Operation: idle
	Cycle: 0 cycles
	----------
===== Component =====
Component Name: data_sram
Component Class: sram
	Operation: read
	Cycle: 1 cycles
	----------
	Operation: write
	Cycle: 1 cycles
	----------
	Operation: idle
	Cycle: 0 cycles
	----------
