

================================================================
== Vivado HLS Report for 'sobel_sw_new'
================================================================
* Date:           Mon Jun 24 19:17:33 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        LAB5
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1052939|  1842187|  1052940|  1842188|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |      Latency      |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- memcpy..input      |     3073|     3073|            3|          1|          1|  3072|    yes   |
        |- sobel_1_external   |  1049856|  1839104| 4101 ~ 7184 |          -|          -|   256|    no    |
        | + move              |     2048|     2048|            2|          1|          1|  2048|    yes   |
        | + memcpy..input     |     1025|     1025|            3|          1|          1|  1024|    yes   |
        | + sobel_1_internal  |     4097|     4097|           14|          4|          1|  1022|    yes   |
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 42
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1: II = 1, D = 2, States = { 14 15 }
  Pipeline-2: II = 1, D = 3, States = { 24 25 26 }
  Pipeline-3: II = 4, D = 14, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond6)
	10  / (!exitcond6)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	27  / (!exitcond2 & tmp_1)
	14  / (!exitcond2 & !tmp_1)
14 --> 
	16  / (exitcond1)
	15  / (!exitcond1)
15 --> 
	14  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	27  / (exitcond3)
	25  / (!exitcond3)
25 --> 
	26  / true
26 --> 
	24  / true
27 --> 
	28  / true
28 --> 
	42  / (exitcond)
	29  / (!exitcond)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	28  / true
42 --> 
	13  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: output_read (5)  [1/1] 1.00ns
:0  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

ST_1: input_read (6)  [1/1] 1.00ns
:1  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

ST_1: small_input (14)  [1/1] 3.25ns  loc: ../sobel_sw_new.c:65
:9  %small_input = alloca [3072 x i8], align 16


 <State 2>: 8.75ns
ST_2: tmp_2 (8)  [1/1] 0.00ns
:3  %tmp_2 = sext i32 %input_read to i64

ST_2: INPUT_addr (10)  [1/1] 0.00ns
:5  %INPUT_addr = getelementptr i8* %INPUT_r, i64 %tmp_2

ST_2: INPUT_addr_rd_req (20)  [7/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 3>: 8.75ns
ST_3: INPUT_addr_rd_req (20)  [6/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 4>: 8.75ns
ST_4: INPUT_addr_rd_req (20)  [5/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 5>: 8.75ns
ST_5: INPUT_addr_rd_req (20)  [4/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 6>: 8.75ns
ST_6: INPUT_addr_rd_req (20)  [3/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 7>: 8.75ns
ST_7: INPUT_addr_rd_req (20)  [2/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)


 <State 8>: 8.75ns
ST_8: tmp_20_cast (7)  [1/1] 0.00ns
:2  %tmp_20_cast = sext i32 %output_read to i33

ST_8: tmp_21_cast (9)  [1/1] 0.00ns
:4  %tmp_21_cast = sext i32 %input_read to i33

ST_8: StgValue_56 (11)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_r), !map !15

ST_8: StgValue_57 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_r), !map !21

ST_8: StgValue_58 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_sw_new_str) nounwind

ST_8: StgValue_59 (15)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:57
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_60 (16)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_61 (17)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_62 (18)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [7 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: StgValue_63 (19)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 133120, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: INPUT_addr_rd_req (20)  [1/7] 8.75ns  loc: ../sobel_sw_new.c:72
:15  %INPUT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr, i32 3072)

ST_8: StgValue_65 (21)  [1/1] 1.59ns
:16  br label %burst.rd.header


 <State 9>: 2.94ns
ST_9: indvar (23)  [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i12 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_9: exitcond6 (24)  [1/1] 2.94ns
burst.rd.header:1  %exitcond6 = icmp eq i12 %indvar, -1024

ST_9: indvar_next (25)  [1/1] 2.33ns
burst.rd.header:2  %indvar_next = add i12 %indvar, 1

ST_9: StgValue_69 (26)  [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond6, label %burst.rd.end.preheader, label %burst.rd.body


 <State 10>: 8.75ns
ST_10: INPUT_addr_read (33)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:72
burst.rd.body:5  %INPUT_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr)


 <State 11>: 3.25ns
ST_11: empty (28)  [1/1] 0.00ns
burst.rd.body:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072) nounwind

ST_11: burstread_rbegin (29)  [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

ST_11: StgValue_73 (30)  [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)

ST_11: StgValue_74 (31)  [1/1] 0.00ns
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memcpy_OC_OC_input_s)

ST_11: tmp (32)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:72
burst.rd.body:4  %tmp = zext i12 %indvar to i64

ST_11: small_input_addr (34)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:72
burst.rd.body:6  %small_input_addr = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp

ST_11: StgValue_77 (35)  [1/1] 3.25ns  loc: ../sobel_sw_new.c:72
burst.rd.body:7  store i8 %INPUT_addr_read, i8* %small_input_addr, align 1

ST_11: burstread_rend (36)  [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

ST_11: StgValue_79 (37)  [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 12>: 1.59ns
ST_12: position (39)  [1/1] 0.00ns
burst.rd.end.preheader:0  %position = alloca i32

ST_12: StgValue_81 (40)  [1/1] 1.59ns
burst.rd.end.preheader:1  store i32 3, i32* %position

ST_12: StgValue_82 (41)  [1/1] 1.59ns  loc: ../sobel_sw_new.c:74
burst.rd.end.preheader:2  br label %burst.rd.end


 <State 13>: 7.16ns
ST_13: i (43)  [1/1] 0.00ns
burst.rd.end:0  %i = phi i9 [ %i_1, %9 ], [ 1, %burst.rd.end.preheader ]

ST_13: exitcond2 (44)  [1/1] 3.02ns  loc: ../sobel_sw_new.c:74
burst.rd.end:1  %exitcond2 = icmp eq i9 %i, -255

ST_13: StgValue_85 (45)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:74
burst.rd.end:2  br i1 %exitcond2, label %10, label %1

ST_13: empty_5 (47)  [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_13: StgValue_87 (48)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:74
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind

ST_13: tmp_s (49)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:74
:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7) nounwind

ST_13: tmp_1 (50)  [1/1] 3.02ns  loc: ../sobel_sw_new.c:75
:3  %tmp_1 = icmp eq i9 %i, 1

ST_13: StgValue_90 (51)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:75
:4  br i1 %tmp_1, label %._crit_edge, label %.preheader.preheader

ST_13: StgValue_91 (53)  [1/1] 1.59ns  loc: ../sobel_sw_new.c:76
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_92 (219)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:94
:0  ret void


 <State 14>: 5.58ns
ST_14: k (55)  [1/1] 0.00ns
.preheader:0  %k = phi i12 [ %k_1, %2 ], [ 0, %.preheader.preheader ]

ST_14: exitcond1 (56)  [1/1] 2.94ns  loc: ../sobel_sw_new.c:76
.preheader:1  %exitcond1 = icmp eq i12 %k, -2048

ST_14: k_1 (57)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:76
.preheader:2  %k_1 = add i12 %k, 1

ST_14: StgValue_96 (58)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:76
.preheader:3  br i1 %exitcond1, label %3, label %2

ST_14: tmp_4 (64)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:77
:4  %tmp_4 = add i12 %k, 1024

ST_14: tmp_5 (65)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:77
:5  %tmp_5 = zext i12 %tmp_4 to i64

ST_14: small_input_addr_1 (66)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:77
:6  %small_input_addr_1 = getelementptr inbounds [3072 x i8]* %small_input, i64 0, i64 %tmp_5

ST_14: small_input_load (67)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:77
:7  %small_input_load = load i8* %small_input_addr_1, align 1


 <State 15>: 6.51ns
ST_15: empty_6 (60)  [1/1] 0.00ns
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

ST_15: StgValue_102 (61)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:76
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind

ST_15: tmp_8 (62)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:76
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str8) nounwind

ST_15: StgValue_104 (63)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:77
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_15: small_input_load (67)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:77
:7  %small_input_load = load i8* %small_input_addr_1, align 1

ST_15: tmp_6 (68)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:77
:8  %tmp_6 = zext i12 %k to i64

ST_15: small_input_addr_2 (69)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:77
:9  %small_input_addr_2 = getelementptr inbounds [3072 x i8]* %small_input, i64 0, i64 %tmp_6

ST_15: StgValue_108 (70)  [1/1] 3.25ns  loc: ../sobel_sw_new.c:77
:10  store i8 %small_input_load, i8* %small_input_addr_2, align 1

ST_15: empty_7 (71)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:78
:11  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str8, i32 %tmp_8) nounwind

ST_15: StgValue_110 (72)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:76
:12  br label %.preheader


 <State 16>: 2.90ns
ST_16: position_load_1 (74)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79
:0  %position_load_1 = load i32* %position

ST_16: tmp_3 (75)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79 (grouped into LUT with out node input2_sum5)
:1  %tmp_3 = shl i32 %position_load_1, 10

ST_16: tmp_3_cast (76)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79 (grouped into LUT with out node input2_sum5)
:2  %tmp_3_cast = sext i32 %tmp_3 to i33

ST_16: input2_sum5 (77)  [1/1] 2.90ns  loc: ../sobel_sw_new.c:79 (out node of the LUT)
:3  %input2_sum5 = add i33 %tmp_21_cast, %tmp_3_cast

ST_16: input2_sum5_cast (78)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79
:4  %input2_sum5_cast = sext i33 %input2_sum5 to i64

ST_16: INPUT_addr_1 (79)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79
:5  %INPUT_addr_1 = getelementptr i8* %INPUT_r, i64 %input2_sum5_cast


 <State 17>: 8.75ns
ST_17: INPUT_addr_2_rd_req (80)  [7/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 18>: 8.75ns
ST_18: INPUT_addr_2_rd_req (80)  [6/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 19>: 8.75ns
ST_19: INPUT_addr_2_rd_req (80)  [5/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 20>: 8.75ns
ST_20: INPUT_addr_2_rd_req (80)  [4/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 21>: 8.75ns
ST_21: INPUT_addr_2_rd_req (80)  [3/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 22>: 8.75ns
ST_22: INPUT_addr_2_rd_req (80)  [2/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)


 <State 23>: 8.75ns
ST_23: INPUT_addr_2_rd_req (80)  [1/7] 8.75ns  loc: ../sobel_sw_new.c:79
:6  %INPUT_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_addr_1, i32 1024)

ST_23: StgValue_124 (81)  [1/1] 1.59ns
:7  br label %burst.rd.header12


 <State 24>: 5.01ns
ST_24: indvar1 (83)  [1/1] 0.00ns
burst.rd.header12:0  %indvar1 = phi i11 [ 0, %3 ], [ %indvar_next1, %burst.rd.body13 ]

ST_24: exitcond3 (84)  [1/1] 2.94ns
burst.rd.header12:1  %exitcond3 = icmp eq i11 %indvar1, -1024

ST_24: indvar_next1 (85)  [1/1] 2.33ns
burst.rd.header12:2  %indvar_next1 = add i11 %indvar1, 1

ST_24: StgValue_128 (86)  [1/1] 0.00ns
burst.rd.header12:3  br i1 %exitcond3, label %burst.rd.end11, label %burst.rd.body13

ST_24: tmp_9 (93)  [1/1] 0.00ns
burst.rd.body13:5  %tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %indvar1)


 <State 25>: 8.75ns
ST_25: INPUT_addr_1_read (92)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:79
burst.rd.body13:4  %INPUT_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_addr_1)


 <State 26>: 3.25ns
ST_26: empty_8 (88)  [1/1] 0.00ns
burst.rd.body13:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

ST_26: burstread_rbegin1 (89)  [1/1] 0.00ns
burst.rd.body13:1  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

ST_26: StgValue_133 (90)  [1/1] 0.00ns
burst.rd.body13:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)

ST_26: StgValue_134 (91)  [1/1] 0.00ns
burst.rd.body13:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memcpy_OC_OC_input_s)

ST_26: tmp_7 (94)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79
burst.rd.body13:6  %tmp_7 = zext i12 %tmp_9 to i64

ST_26: small_input_addr_3 (95)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:79
burst.rd.body13:7  %small_input_addr_3 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_7

ST_26: StgValue_137 (96)  [1/1] 3.25ns  loc: ../sobel_sw_new.c:79
burst.rd.body13:8  store i8 %INPUT_addr_1_read, i8* %small_input_addr_3, align 1

ST_26: burstread_rend25 (97)  [1/1] 0.00ns
burst.rd.body13:9  %burstread_rend25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

ST_26: StgValue_139 (98)  [1/1] 0.00ns
burst.rd.body13:10  br label %burst.rd.header12


 <State 27>: 4.49ns
ST_27: position_load (100)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:80
burst.rd.end11:0  %position_load = load i32* %position

ST_27: position_1 (101)  [1/1] 2.90ns  loc: ../sobel_sw_new.c:80
burst.rd.end11:1  %position_1 = add nsw i32 %position_load, 1

ST_27: StgValue_142 (102)  [1/1] 1.59ns  loc: ../sobel_sw_new.c:80
burst.rd.end11:2  store i32 %position_1, i32* %position

ST_27: StgValue_143 (103)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:81
burst.rd.end11:3  br label %._crit_edge

ST_27: StgValue_144 (105)  [1/1] 1.59ns  loc: ../sobel_sw_new.c:82
._crit_edge:0  br label %4


 <State 28>: 5.58ns
ST_28: posx_assign (107)  [1/1] 0.00ns
:0  %posx_assign = phi i10 [ 1, %._crit_edge ], [ %j, %8 ]

ST_28: exitcond (108)  [1/1] 3.02ns  loc: ../sobel_sw_new.c:82
:1  %exitcond = icmp eq i10 %posx_assign, -1

ST_28: StgValue_147 (109)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:2  br i1 %exitcond, label %9, label %5

ST_28: posx_assign_cast8 (111)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:0  %posx_assign_cast8 = zext i10 %posx_assign to i12

ST_28: j (117)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:6  %j = add i10 1, %posx_assign

ST_28: tmp_i (118)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:7  %tmp_i = zext i10 %j to i64

ST_28: small_input_addr_4 (119)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:8  %small_input_addr_4 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_i

ST_28: small_input_load_1 (120)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:9  %small_input_load_1 = load i8* %small_input_addr_4, align 1

ST_28: tmp_38_i (128)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:17  %tmp_38_i = add i12 -2047, %posx_assign_cast8

ST_28: tmp_39_i (129)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:18  %tmp_39_i = zext i12 %tmp_38_i to i64

ST_28: small_input_addr_6 (130)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:19  %small_input_addr_6 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_39_i

ST_28: small_input_load_3 (131)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:20  %small_input_load_3 = load i8* %small_input_addr_6, align 1


 <State 29>: 5.58ns
ST_29: posx_assign_cast (112)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:1  %posx_assign_cast = zext i10 %posx_assign to i11

ST_29: small_input_load_1 (120)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:9  %small_input_load_1 = load i8* %small_input_addr_4, align 1

ST_29: tmp_34_i (122)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:11  %tmp_34_i = add i11 -1023, %posx_assign_cast

ST_29: tmp_35_i (123)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:12  %tmp_35_i = zext i11 %tmp_34_i to i64

ST_29: small_input_addr_5 (124)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:13  %small_input_addr_5 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_35_i

ST_29: small_input_load_2 (125)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:14  %small_input_load_2 = load i8* %small_input_addr_5, align 1

ST_29: small_input_load_3 (131)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:20  %small_input_load_3 = load i8* %small_input_addr_6, align 1

ST_29: tmp_41_i (134)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:23  %tmp_41_i = add i10 -1, %posx_assign

ST_29: tmp_42_i (135)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:24  %tmp_42_i = zext i10 %tmp_41_i to i64

ST_29: small_input_addr_7 (136)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:25  %small_input_addr_7 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_42_i

ST_29: small_input_load_4 (137)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:26  %small_input_load_4 = load i8* %small_input_addr_7, align 1


 <State 30>: 7.90ns
ST_30: res_cast (121)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:41->../sobel_sw_new.c:85
:10  %res_cast = zext i8 %small_input_load_1 to i9

ST_30: small_input_load_2 (125)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:14  %small_input_load_2 = load i8* %small_input_addr_5, align 1

ST_30: tmp_37_i (126)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:15  %tmp_37_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_2, i1 false)

ST_30: tmp_37_i_cast (127)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:42->../sobel_sw_new.c:85
:16  %tmp_37_i_cast = zext i9 %tmp_37_i to i10

ST_30: tmp_40_i_cast6 (132)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:21  %tmp_40_i_cast6 = zext i8 %small_input_load_3 to i9

ST_30: small_input_load_4 (137)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:26  %small_input_load_4 = load i8* %small_input_addr_7, align 1

ST_30: res_2_cast5 (138)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:27  %res_2_cast5 = zext i8 %small_input_load_4 to i9

ST_30: res_2_cast (139)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:28  %res_2_cast = zext i8 %small_input_load_4 to i11

ST_30: tmp_44_i (140)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:29  %tmp_44_i = add i11 1023, %posx_assign_cast

ST_30: tmp_45_i (141)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:30  %tmp_45_i = zext i11 %tmp_44_i to i64

ST_30: small_input_addr_8 (142)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:31  %small_input_addr_8 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_45_i

ST_30: small_input_load_5 (143)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:32  %small_input_load_5 = load i8* %small_input_addr_8, align 1

ST_30: tmp_48_i (146)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:35  %tmp_48_i = add i12 2047, %posx_assign_cast8

ST_30: tmp_49_i (147)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:36  %tmp_49_i = zext i12 %tmp_48_i to i64

ST_30: small_input_addr_9 (148)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:37  %small_input_addr_9 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_49_i

ST_30: small_input_load_6 (149)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:38  %small_input_load_6 = load i8* %small_input_addr_9, align 1

ST_30: tmp1 (151)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:40  %tmp1 = add i9 %res_cast, %tmp_40_i_cast6

ST_30: tmp1_cast (152)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:41  %tmp1_cast = zext i9 %tmp1 to i10

ST_30: res_7_i (153)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:42  %res_7_i = add i10 %tmp1_cast, %tmp_37_i_cast

ST_30: res_7_i_cast (154)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:43  %res_7_i_cast = zext i10 %res_7_i to i11

ST_30: res_8_i (155)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:44  %res_8_i = sub i11 %res_7_i_cast, %res_2_cast

ST_30: tmp2 (173)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:23->../sobel_sw_new.c:85
:62  %tmp2 = add i9 %res_2_cast5, %res_cast


 <State 31>: 7.01ns
ST_31: small_input_load_5 (143)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:32  %small_input_load_5 = load i8* %small_input_addr_8, align 1

ST_31: tmp_47_i (144)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:33  %tmp_47_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_5, i1 false)

ST_31: tmp_47_i_cast (145)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:34  %tmp_47_i_cast = zext i9 %tmp_47_i to i11

ST_31: small_input_load_6 (149)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:38  %small_input_load_6 = load i8* %small_input_addr_9, align 1

ST_31: tmp_50_i_cast (150)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:43->../sobel_sw_new.c:85
:39  %tmp_50_i_cast = zext i8 %small_input_load_6 to i11

ST_31: res_9_i (156)  [1/1] 1.88ns  loc: ../sobel_sw_new.c:45->../sobel_sw_new.c:85
:45  %res_9_i = sub i11 %res_8_i, %tmp_47_i_cast

ST_31: res (157)  [1/1] 1.88ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:46  %res = sub i11 %res_9_i, %tmp_50_i_cast

ST_31: tmp_18_i (162)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:51  %tmp_18_i = zext i10 %posx_assign to i64

ST_31: small_input_addr_10 (163)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:52  %small_input_addr_10 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_18_i

ST_31: small_input_load_7 (164)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:53  %small_input_load_7 = load i8* %small_input_addr_10, align 1

ST_31: tmp_27_i (167)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:56  %tmp_27_i = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 -2, i10 %posx_assign)

ST_31: tmp_28_i (168)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:57  %tmp_28_i = zext i12 %tmp_27_i to i64

ST_31: small_input_addr_11 (169)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:58  %small_input_addr_11 = getelementptr [3072 x i8]* %small_input, i64 0, i64 %tmp_28_i

ST_31: small_input_load_8 (170)  [2/2] 3.25ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:59  %small_input_load_8 = load i8* %small_input_addr_11, align 1


 <State 32>: 7.90ns
ST_32: small_input_load_7 (164)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:53  %small_input_load_7 = load i8* %small_input_addr_10, align 1

ST_32: tmp_20_i (165)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:54  %tmp_20_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_7, i1 false)

ST_32: tmp_20_i_cast (166)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:22->../sobel_sw_new.c:85
:55  %tmp_20_i_cast = zext i9 %tmp_20_i to i10

ST_32: small_input_load_8 (170)  [1/2] 3.25ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:59  %small_input_load_8 = load i8* %small_input_addr_11, align 1

ST_32: tmp2_cast (174)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:23->../sobel_sw_new.c:85
:63  %tmp2_cast = zext i9 %tmp2 to i10

ST_32: res_2_i (175)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:23->../sobel_sw_new.c:85
:64  %res_2_i = add i10 %tmp2_cast, %tmp_20_i_cast

ST_32: res_2_i_cast (176)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:23->../sobel_sw_new.c:85
:65  %res_2_i_cast = zext i10 %res_2_i to i11

ST_32: res_3_i (177)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:24->../sobel_sw_new.c:85
:66  %res_3_i = sub i11 %res_2_i_cast, %tmp_50_i_cast


 <State 33>: 6.69ns
ST_33: tmp_40_i_cast (133)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:44->../sobel_sw_new.c:85
:22  %tmp_40_i_cast = zext i8 %small_input_load_3 to i11

ST_33: neg (158)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:47  %neg = sub i11 0, %res

ST_33: abscond (159)  [1/1] 2.94ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:48  %abscond = icmp sgt i11 %res, 0

ST_33: abs (160)  [1/1] 2.07ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:49  %abs = select i1 %abscond, i11 %res, i11 %neg

ST_33: tmp_30_i (171)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:60  %tmp_30_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %small_input_load_8, i1 false)

ST_33: tmp_30_i_cast (172)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:61  %tmp_30_i_cast = zext i9 %tmp_30_i to i11

ST_33: res_4_i (178)  [1/1] 1.88ns  loc: ../sobel_sw_new.c:25->../sobel_sw_new.c:85
:67  %res_4_i = sub i11 %res_3_i, %tmp_30_i_cast

ST_33: res_1 (179)  [1/1] 1.88ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:68  %res_1 = sub i11 %res_4_i, %tmp_40_i_cast

ST_33: neg3 (180)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:69  %neg3 = sub i11 0, %res_1

ST_33: abscond4 (181)  [1/1] 2.94ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:70  %abscond4 = icmp sgt i11 %res_1, 0

ST_33: tmp_11 (184)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:73  %tmp_11 = trunc i11 %abs to i8


 <State 34>: 9.56ns
ST_34: abs_cast4 (161)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:46->../sobel_sw_new.c:85
:50  %abs_cast4 = sext i11 %abs to i12

ST_34: abs5 (182)  [1/1] 2.07ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:71  %abs5 = select i1 %abscond4, i11 %res_1, i11 %neg3

ST_34: abs5_cast3 (183)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:72  %abs5_cast3 = sext i11 %abs5 to i12

ST_34: tmp_12 (185)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:26->../sobel_sw_new.c:85
:74  %tmp_12 = trunc i11 %abs5 to i8

ST_34: p (186)  [1/1] 2.33ns  loc: ../sobel_sw_new.c:85
:75  %p = add i12 %abs_cast4, %abs5_cast3

ST_34: tmp_14 (187)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:86
:76  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p, i32 8, i32 11)

ST_34: icmp (188)  [1/1] 3.10ns  loc: ../sobel_sw_new.c:86
:77  %icmp = icmp eq i4 %tmp_14, 0

ST_34: StgValue_230 (189)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:86
:78  br i1 %icmp, label %7, label %6

ST_34: tmp_13 (191)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:87
:0  %tmp_13 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %i, i10 %posx_assign)

ST_34: tmp_14_cast (192)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:87
:1  %tmp_14_cast = zext i19 %tmp_13 to i33

ST_34: output4_sum7 (193)  [1/1] 2.90ns  loc: ../sobel_sw_new.c:87
:2  %output4_sum7 = add i33 %tmp_14_cast, %tmp_20_cast

ST_34: output4_sum7_cast (194)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:87
:3  %output4_sum7_cast = sext i33 %output4_sum7 to i64

ST_34: OUTPUT_addr (195)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:87
:4  %OUTPUT_addr = getelementptr i8* %OUTPUT_r, i64 %output4_sum7_cast

ST_34: tmp_15 (201)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:90
:0  %tmp_15 = add i8 %tmp_12, %tmp_11

ST_34: tmp_16 (202)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:90
:1  %tmp_16 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %i, i10 %posx_assign)

ST_34: tmp_17_cast (203)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:90
:2  %tmp_17_cast = zext i19 %tmp_16 to i33

ST_34: output4_sum (204)  [1/1] 2.90ns  loc: ../sobel_sw_new.c:90
:3  %output4_sum = add i33 %tmp_17_cast, %tmp_20_cast

ST_34: output4_sum_cast (205)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:90
:4  %output4_sum_cast = sext i33 %output4_sum to i64

ST_34: OUTPUT_addr_1 (206)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:90
:5  %OUTPUT_addr_1 = getelementptr i8* %OUTPUT_r, i64 %output4_sum_cast


 <State 35>: 8.75ns
ST_35: OUTPUT_addr_req (196)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:87
:5  %OUTPUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr, i32 1)

ST_35: OUTPUT_addr_1_req (207)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:90
:6  %OUTPUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_addr_1, i32 1)


 <State 36>: 8.75ns
ST_36: StgValue_244 (197)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:87
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr, i8 -1, i1 true)

ST_36: StgValue_245 (208)  [1/1] 8.75ns  loc: ../sobel_sw_new.c:90
:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_addr_1, i8 %tmp_15, i1 true)


 <State 37>: 8.75ns
ST_37: OUTPUT_addr_resp (198)  [5/5] 8.75ns  loc: ../sobel_sw_new.c:87
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_37: OUTPUT_addr_1_resp (209)  [5/5] 8.75ns  loc: ../sobel_sw_new.c:90
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 38>: 8.75ns
ST_38: OUTPUT_addr_resp (198)  [4/5] 8.75ns  loc: ../sobel_sw_new.c:87
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_38: OUTPUT_addr_1_resp (209)  [4/5] 8.75ns  loc: ../sobel_sw_new.c:90
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 39>: 8.75ns
ST_39: OUTPUT_addr_resp (198)  [3/5] 8.75ns  loc: ../sobel_sw_new.c:87
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_39: OUTPUT_addr_1_resp (209)  [3/5] 8.75ns  loc: ../sobel_sw_new.c:90
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 40>: 8.75ns
ST_40: OUTPUT_addr_resp (198)  [2/5] 8.75ns  loc: ../sobel_sw_new.c:87
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_40: OUTPUT_addr_1_resp (209)  [2/5] 8.75ns  loc: ../sobel_sw_new.c:90
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)


 <State 41>: 8.75ns
ST_41: empty_9 (113)  [1/1] 0.00ns
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1022, i64 1022, i64 1022) nounwind

ST_41: StgValue_255 (114)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind

ST_41: tmp_10 (115)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:4  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9) nounwind

ST_41: StgValue_257 (116)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:83
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_41: OUTPUT_addr_resp (198)  [1/5] 8.75ns  loc: ../sobel_sw_new.c:87
:7  %OUTPUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr)

ST_41: StgValue_259 (199)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:88
:8  br label %8

ST_41: OUTPUT_addr_1_resp (209)  [1/5] 8.75ns  loc: ../sobel_sw_new.c:90
:8  %OUTPUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_addr_1)

ST_41: StgValue_261 (210)  [1/1] 0.00ns
:9  br label %8

ST_41: empty_10 (212)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:92
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_10) nounwind

ST_41: StgValue_263 (213)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:82
:1  br label %4


 <State 42>: 2.32ns
ST_42: empty_11 (215)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:93
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp_s) nounwind

ST_42: i_1 (216)  [1/1] 2.32ns  loc: ../sobel_sw_new.c:74
:1  %i_1 = add i9 %i, 1

ST_42: StgValue_266 (217)  [1/1] 0.00ns  loc: ../sobel_sw_new.c:74
:2  br label %burst.rd.end



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read         (read             ) [ 0011111110000000000000000000000000000000000]
input_read          (read             ) [ 0011111110000000000000000000000000000000000]
small_input         (alloca           ) [ 0011111111111111111111111111111111111111111]
tmp_2               (sext             ) [ 0000000000000000000000000000000000000000000]
INPUT_addr          (getelementptr    ) [ 0001111111110000000000000000000000000000000]
tmp_20_cast         (sext             ) [ 0000000001111111111111111111111111111111111]
tmp_21_cast         (sext             ) [ 0000000001111111111111111111111111111111111]
StgValue_56         (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_57         (specbitsmap      ) [ 0000000000000000000000000000000000000000000]
StgValue_58         (spectopmodule    ) [ 0000000000000000000000000000000000000000000]
StgValue_59         (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_60         (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_61         (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_62         (specinterface    ) [ 0000000000000000000000000000000000000000000]
StgValue_63         (specinterface    ) [ 0000000000000000000000000000000000000000000]
INPUT_addr_rd_req   (readreq          ) [ 0000000000000000000000000000000000000000000]
StgValue_65         (br               ) [ 0000000011110000000000000000000000000000000]
indvar              (phi              ) [ 0000000001110000000000000000000000000000000]
exitcond6           (icmp             ) [ 0000000001110000000000000000000000000000000]
indvar_next         (add              ) [ 0000000011110000000000000000000000000000000]
StgValue_69         (br               ) [ 0000000000000000000000000000000000000000000]
INPUT_addr_read     (read             ) [ 0000000001010000000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000]
burstread_rbegin    (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_73         (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_74         (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp                 (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_77         (store            ) [ 0000000000000000000000000000000000000000000]
burstread_rend      (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_79         (br               ) [ 0000000011110000000000000000000000000000000]
position            (alloca           ) [ 0000000000001111111111111111111111111111111]
StgValue_81         (store            ) [ 0000000000000000000000000000000000000000000]
StgValue_82         (br               ) [ 0000000000001111111111111111111111111111111]
i                   (phi              ) [ 0000000000000111111111111111111111111111111]
exitcond2           (icmp             ) [ 0000000000000111111111111111111111111111111]
StgValue_85         (br               ) [ 0000000000000000000000000000000000000000000]
empty_5             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_87         (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_s               (specregionbegin  ) [ 0000000000000011111111111111111111111111111]
tmp_1               (icmp             ) [ 0000000000000111111111111111111111111111111]
StgValue_90         (br               ) [ 0000000000000000000000000000000000000000000]
StgValue_91         (br               ) [ 0000000000000111111111111111111111111111111]
StgValue_92         (ret              ) [ 0000000000000000000000000000000000000000000]
k                   (phi              ) [ 0000000000000011000000000000000000000000000]
exitcond1           (icmp             ) [ 0000000000000111111111111111111111111111111]
k_1                 (add              ) [ 0000000000000111111111111111111111111111111]
StgValue_96         (br               ) [ 0000000000000000000000000000000000000000000]
tmp_4               (add              ) [ 0000000000000000000000000000000000000000000]
tmp_5               (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_1  (getelementptr    ) [ 0000000000000011000000000000000000000000000]
empty_6             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_102        (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_8               (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_104        (specpipeline     ) [ 0000000000000000000000000000000000000000000]
small_input_load    (load             ) [ 0000000000000000000000000000000000000000000]
tmp_6               (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_2  (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_108        (store            ) [ 0000000000000000000000000000000000000000000]
empty_7             (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_110        (br               ) [ 0000000000000111111111111111111111111111111]
position_load_1     (load             ) [ 0000000000000000000000000000000000000000000]
tmp_3               (shl              ) [ 0000000000000000000000000000000000000000000]
tmp_3_cast          (sext             ) [ 0000000000000000000000000000000000000000000]
input2_sum5         (add              ) [ 0000000000000000000000000000000000000000000]
input2_sum5_cast    (sext             ) [ 0000000000000000000000000000000000000000000]
INPUT_addr_1        (getelementptr    ) [ 0000000000000000011111111110000000000000000]
INPUT_addr_2_rd_req (readreq          ) [ 0000000000000000000000000000000000000000000]
StgValue_124        (br               ) [ 0000000000000111111111111111111111111111111]
indvar1             (phi              ) [ 0000000000000000000000001000000000000000000]
exitcond3           (icmp             ) [ 0000000000000111111111111111111111111111111]
indvar_next1        (add              ) [ 0000000000000111111111111111111111111111111]
StgValue_128        (br               ) [ 0000000000000000000000000000000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000000000001110000000000000000]
INPUT_addr_1_read   (read             ) [ 0000000000000000000000001010000000000000000]
empty_8             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
burstread_rbegin1   (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_133        (specpipeline     ) [ 0000000000000000000000000000000000000000000]
StgValue_134        (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_7               (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_3  (getelementptr    ) [ 0000000000000000000000000000000000000000000]
StgValue_137        (store            ) [ 0000000000000000000000000000000000000000000]
burstread_rend25    (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_139        (br               ) [ 0000000000000111111111111111111111111111111]
position_load       (load             ) [ 0000000000000000000000000000000000000000000]
position_1          (add              ) [ 0000000000000000000000000000000000000000000]
StgValue_142        (store            ) [ 0000000000000000000000000000000000000000000]
StgValue_143        (br               ) [ 0000000000000000000000000000000000000000000]
StgValue_144        (br               ) [ 0000000000000111111111111111111111111111111]
posx_assign         (phi              ) [ 0000000000000000000000000000111111100000000]
exitcond            (icmp             ) [ 0000000000000111111111111111111111111111111]
StgValue_147        (br               ) [ 0000000000000000000000000000000000000000000]
posx_assign_cast8   (zext             ) [ 0000000000000000000000000000011000000000000]
j                   (add              ) [ 0000000000000111111111111111111111111111111]
tmp_i               (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_4  (getelementptr    ) [ 0000000000000000000000000000010000000000000]
tmp_38_i            (add              ) [ 0000000000000000000000000000000000000000000]
tmp_39_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_6  (getelementptr    ) [ 0000000000000000000000000000010000000000000]
posx_assign_cast    (zext             ) [ 0000000000000000000000000000001000000000000]
small_input_load_1  (load             ) [ 0000000000000000000000000000001000000000000]
tmp_34_i            (add              ) [ 0000000000000000000000000000000000000000000]
tmp_35_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_5  (getelementptr    ) [ 0000000000000000000000000000001000000000000]
small_input_load_3  (load             ) [ 0000000000000000000000000000111111000000000]
tmp_41_i            (add              ) [ 0000000000000000000000000000000000000000000]
tmp_42_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_7  (getelementptr    ) [ 0000000000000000000000000000001000000000000]
res_cast            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_load_2  (load             ) [ 0000000000000000000000000000000000000000000]
tmp_37_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_37_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_40_i_cast6      (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_load_4  (load             ) [ 0000000000000000000000000000000000000000000]
res_2_cast5         (zext             ) [ 0000000000000000000000000000000000000000000]
res_2_cast          (zext             ) [ 0000000000000000000000000000000000000000000]
tmp_44_i            (add              ) [ 0000000000000000000000000000000000000000000]
tmp_45_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_8  (getelementptr    ) [ 0000000000000000000000000000000100000000000]
tmp_48_i            (add              ) [ 0000000000000000000000000000000000000000000]
tmp_49_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_9  (getelementptr    ) [ 0000000000000000000000000000000100000000000]
tmp1                (add              ) [ 0000000000000000000000000000000000000000000]
tmp1_cast           (zext             ) [ 0000000000000000000000000000000000000000000]
res_7_i             (add              ) [ 0000000000000000000000000000000000000000000]
res_7_i_cast        (zext             ) [ 0000000000000000000000000000000000000000000]
res_8_i             (sub              ) [ 0000000000000000000000000000000100000000000]
tmp2                (add              ) [ 0000000000000000000000000000100110000000000]
small_input_load_5  (load             ) [ 0000000000000000000000000000000000000000000]
tmp_47_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_47_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_load_6  (load             ) [ 0000000000000000000000000000000000000000000]
tmp_50_i_cast       (zext             ) [ 0000000000000000000000000000100010000000000]
res_9_i             (sub              ) [ 0000000000000000000000000000000000000000000]
res                 (sub              ) [ 0000000000000000000000000000110011000000000]
tmp_18_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_10 (getelementptr    ) [ 0000000000000000000000000000100010000000000]
tmp_27_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_28_i            (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_addr_11 (getelementptr    ) [ 0000000000000000000000000000100010000000000]
small_input_load_7  (load             ) [ 0000000000000000000000000000000000000000000]
tmp_20_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_20_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
small_input_load_8  (load             ) [ 0000000000000000000000000000010001000000000]
tmp2_cast           (zext             ) [ 0000000000000000000000000000000000000000000]
res_2_i             (add              ) [ 0000000000000000000000000000000000000000000]
res_2_i_cast        (zext             ) [ 0000000000000000000000000000000000000000000]
res_3_i             (sub              ) [ 0000000000000000000000000000010001000000000]
tmp_40_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
neg                 (sub              ) [ 0000000000000000000000000000000000000000000]
abscond             (icmp             ) [ 0000000000000000000000000000000000000000000]
abs                 (select           ) [ 0000000000000000000000000000001000100000000]
tmp_30_i            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_30_i_cast       (zext             ) [ 0000000000000000000000000000000000000000000]
res_4_i             (sub              ) [ 0000000000000000000000000000000000000000000]
res_1               (sub              ) [ 0000000000000000000000000000001000100000000]
neg3                (sub              ) [ 0000000000000000000000000000001000100000000]
abscond4            (icmp             ) [ 0000000000000000000000000000001000100000000]
tmp_11              (trunc            ) [ 0000000000000000000000000000001000100000000]
abs_cast4           (sext             ) [ 0000000000000000000000000000000000000000000]
abs5                (select           ) [ 0000000000000000000000000000000000000000000]
abs5_cast3          (sext             ) [ 0000000000000000000000000000000000000000000]
tmp_12              (trunc            ) [ 0000000000000000000000000000000000000000000]
p                   (add              ) [ 0000000000000000000000000000000000000000000]
tmp_14              (partselect       ) [ 0000000000000000000000000000000000000000000]
icmp                (icmp             ) [ 0000000000000111111111111111111111111111111]
StgValue_230        (br               ) [ 0000000000000000000000000000000000000000000]
tmp_13              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_14_cast         (zext             ) [ 0000000000000000000000000000000000000000000]
output4_sum7        (add              ) [ 0000000000000000000000000000000000000000000]
output4_sum7_cast   (sext             ) [ 0000000000000000000000000000000000000000000]
OUTPUT_addr         (getelementptr    ) [ 0000000000000000000000000000111100011111110]
tmp_15              (add              ) [ 0000000000000000000000000000100100011000000]
tmp_16              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000]
tmp_17_cast         (zext             ) [ 0000000000000000000000000000000000000000000]
output4_sum         (add              ) [ 0000000000000000000000000000000000000000000]
output4_sum_cast    (sext             ) [ 0000000000000000000000000000000000000000000]
OUTPUT_addr_1       (getelementptr    ) [ 0000000000000000000000000000111100011111110]
OUTPUT_addr_req     (writereq         ) [ 0000000000000000000000000000000000000000000]
OUTPUT_addr_1_req   (writereq         ) [ 0000000000000000000000000000000000000000000]
StgValue_244        (write            ) [ 0000000000000000000000000000000000000000000]
StgValue_245        (write            ) [ 0000000000000000000000000000000000000000000]
empty_9             (speclooptripcount) [ 0000000000000000000000000000000000000000000]
StgValue_255        (specloopname     ) [ 0000000000000000000000000000000000000000000]
tmp_10              (specregionbegin  ) [ 0000000000000000000000000000000000000000000]
StgValue_257        (specpipeline     ) [ 0000000000000000000000000000000000000000000]
OUTPUT_addr_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000]
StgValue_259        (br               ) [ 0000000000000000000000000000000000000000000]
OUTPUT_addr_1_resp  (writeresp        ) [ 0000000000000000000000000000000000000000000]
StgValue_261        (br               ) [ 0000000000000000000000000000000000000000000]
empty_10            (specregionend    ) [ 0000000000000000000000000000000000000000000]
StgValue_263        (br               ) [ 0000000000000111111111111111111111111111111]
empty_11            (specregionend    ) [ 0000000000000000000000000000000000000000000]
i_1                 (add              ) [ 0000000000001111111111111111111111111111111]
StgValue_266        (br               ) [ 0000000000001111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_sw_new_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_input_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="small_input_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="small_input/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="position_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="position/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="13" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUT_addr_rd_req/2 INPUT_addr_2_rd_req/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="8"/>
<pin id="192" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="INPUT_addr_read/10 INPUT_addr_1_read/25 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_writeresp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="4" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUT_addr_req/35 OUTPUT_addr_1_req/35 StgValue_244/36 StgValue_245/36 OUTPUT_addr_resp/37 OUTPUT_addr_1_resp/37 "/>
</bind>
</comp>

<comp id="207" class="1004" name="small_input_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="0"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="1"/>
<pin id="231" dir="0" index="3" bw="12" slack="0"/>
<pin id="232" dir="0" index="4" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_77/11 small_input_load/14 StgValue_108/15 StgValue_137/26 small_input_load_1/28 small_input_load_3/28 small_input_load_2/29 small_input_load_4/29 small_input_load_5/30 small_input_load_6/30 small_input_load_7/31 small_input_load_8/31 "/>
</bind>
</comp>

<comp id="218" class="1004" name="small_input_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_1/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="small_input_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_2/15 "/>
</bind>
</comp>

<comp id="236" class="1004" name="small_input_addr_3_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="12" slack="0"/>
<pin id="240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_3/26 "/>
</bind>
</comp>

<comp id="243" class="1004" name="small_input_addr_4_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_4/28 "/>
</bind>
</comp>

<comp id="250" class="1004" name="small_input_addr_6_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_6/28 "/>
</bind>
</comp>

<comp id="257" class="1004" name="small_input_addr_5_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_5/29 "/>
</bind>
</comp>

<comp id="264" class="1004" name="small_input_addr_7_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_7/29 "/>
</bind>
</comp>

<comp id="271" class="1004" name="small_input_addr_8_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_8/30 "/>
</bind>
</comp>

<comp id="278" class="1004" name="small_input_addr_9_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="12" slack="0"/>
<pin id="282" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_9/30 "/>
</bind>
</comp>

<comp id="285" class="1004" name="small_input_addr_10_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="10" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_10/31 "/>
</bind>
</comp>

<comp id="292" class="1004" name="small_input_addr_11_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="12" slack="0"/>
<pin id="296" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="small_input_addr_11/31 "/>
</bind>
</comp>

<comp id="299" class="1005" name="indvar_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="323" class="1005" name="k_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="1"/>
<pin id="325" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="k_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/14 "/>
</bind>
</comp>

<comp id="335" class="1005" name="indvar1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="indvar1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/24 "/>
</bind>
</comp>

<comp id="346" class="1005" name="posx_assign_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="posx_assign (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="posx_assign_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="posx_assign/28 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="3"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="position_load_1/16 position_load/27 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr_read INPUT_addr_1_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="small_input_load_1 small_input_load_8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="INPUT_addr_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_addr/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_20_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="7"/>
<pin id="384" dir="1" index="1" bw="33" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_21_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="7"/>
<pin id="387" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="exitcond6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_next_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="2"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="StgValue_81_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/12 "/>
</bind>
</comp>

<comp id="410" class="1004" name="exitcond2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="k_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_3_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/16 "/>
</bind>
</comp>

<comp id="460" class="1004" name="input2_sum5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="5"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input2_sum5/16 "/>
</bind>
</comp>

<comp id="465" class="1004" name="input2_sum5_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="33" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input2_sum5_cast/16 "/>
</bind>
</comp>

<comp id="469" class="1004" name="INPUT_addr_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="33" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_addr_1/16 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exitcond3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/24 "/>
</bind>
</comp>

<comp id="481" class="1004" name="indvar_next1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/24 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_9_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="11" slack="0"/>
<pin id="491" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/24 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="2"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/26 "/>
</bind>
</comp>

<comp id="499" class="1004" name="position_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="position_1/27 "/>
</bind>
</comp>

<comp id="505" class="1004" name="StgValue_142_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="12"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/27 "/>
</bind>
</comp>

<comp id="510" class="1004" name="exitcond_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/28 "/>
</bind>
</comp>

<comp id="516" class="1004" name="posx_assign_cast8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="posx_assign_cast8/28 "/>
</bind>
</comp>

<comp id="520" class="1004" name="j_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/28 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/28 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_38_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38_i/28 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_39_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_i/28 "/>
</bind>
</comp>

<comp id="542" class="1004" name="posx_assign_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="1"/>
<pin id="544" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="posx_assign_cast/29 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_34_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_i/29 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_35_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_i/29 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_41_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="10" slack="1"/>
<pin id="560" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41_i/29 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_42_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_i/29 "/>
</bind>
</comp>

<comp id="568" class="1004" name="res_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_cast/30 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_37_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_i/30 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_37_i_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_i_cast/30 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_40_i_cast6_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i_cast6/30 "/>
</bind>
</comp>

<comp id="587" class="1004" name="res_2_cast5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_cast5/30 "/>
</bind>
</comp>

<comp id="591" class="1004" name="res_2_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_cast/30 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_44_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="10" slack="1"/>
<pin id="598" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44_i/30 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_45_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_i/30 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_48_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="0"/>
<pin id="607" dir="0" index="1" bw="10" slack="2"/>
<pin id="608" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i/30 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_49_i_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_i/30 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/30 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp1_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/30 "/>
</bind>
</comp>

<comp id="625" class="1004" name="res_7_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="0" index="1" bw="9" slack="0"/>
<pin id="628" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_7_i/30 "/>
</bind>
</comp>

<comp id="631" class="1004" name="res_7_i_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_7_i_cast/30 "/>
</bind>
</comp>

<comp id="635" class="1004" name="res_8_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_8_i/30 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/30 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_47_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47_i/31 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_47_i_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_i_cast/31 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_50_i_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_i_cast/31 "/>
</bind>
</comp>

<comp id="663" class="1004" name="res_9_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="1"/>
<pin id="665" dir="0" index="1" bw="9" slack="0"/>
<pin id="666" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_9_i/31 "/>
</bind>
</comp>

<comp id="668" class="1004" name="res_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res/31 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_18_i_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="3"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_i/31 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_27_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="0" index="2" bw="10" slack="3"/>
<pin id="683" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_i/31 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_28_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_i/31 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_20_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/32 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_20_i_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i_cast/32 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp2_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="2"/>
<pin id="706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/32 "/>
</bind>
</comp>

<comp id="707" class="1004" name="res_2_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="0" index="1" bw="9" slack="0"/>
<pin id="710" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_2_i/32 "/>
</bind>
</comp>

<comp id="713" class="1004" name="res_2_i_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_i_cast/32 "/>
</bind>
</comp>

<comp id="717" class="1004" name="res_3_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="1"/>
<pin id="720" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_3_i/32 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_40_i_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="4"/>
<pin id="724" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i_cast/33 "/>
</bind>
</comp>

<comp id="725" class="1004" name="neg_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="11" slack="2"/>
<pin id="728" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/33 "/>
</bind>
</comp>

<comp id="730" class="1004" name="abscond_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="2"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/33 "/>
</bind>
</comp>

<comp id="735" class="1004" name="abs_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="11" slack="2"/>
<pin id="738" dir="0" index="2" bw="11" slack="0"/>
<pin id="739" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/33 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_30_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="1"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30_i/33 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_30_i_cast_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i_cast/33 "/>
</bind>
</comp>

<comp id="754" class="1004" name="res_4_i_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="1"/>
<pin id="756" dir="0" index="1" bw="9" slack="0"/>
<pin id="757" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_4_i/33 "/>
</bind>
</comp>

<comp id="759" class="1004" name="res_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_1/33 "/>
</bind>
</comp>

<comp id="765" class="1004" name="neg3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="11" slack="0"/>
<pin id="768" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg3/33 "/>
</bind>
</comp>

<comp id="771" class="1004" name="abscond4_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond4/33 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_11_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="0"/>
<pin id="779" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/33 "/>
</bind>
</comp>

<comp id="781" class="1004" name="abs_cast4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="1"/>
<pin id="783" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast4/34 "/>
</bind>
</comp>

<comp id="784" class="1004" name="abs5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="0" index="1" bw="11" slack="1"/>
<pin id="787" dir="0" index="2" bw="11" slack="1"/>
<pin id="788" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs5/34 "/>
</bind>
</comp>

<comp id="789" class="1004" name="abs5_cast3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="0"/>
<pin id="791" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs5_cast3/34 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_12_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="11" slack="0"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/34 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="11" slack="0"/>
<pin id="799" dir="0" index="1" bw="11" slack="0"/>
<pin id="800" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/34 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_14_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="0" index="1" bw="12" slack="0"/>
<pin id="806" dir="0" index="2" bw="5" slack="0"/>
<pin id="807" dir="0" index="3" bw="5" slack="0"/>
<pin id="808" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/34 "/>
</bind>
</comp>

<comp id="813" class="1004" name="icmp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/34 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_13_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="19" slack="0"/>
<pin id="821" dir="0" index="1" bw="9" slack="18"/>
<pin id="822" dir="0" index="2" bw="10" slack="6"/>
<pin id="823" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/34 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_14_cast_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="19" slack="0"/>
<pin id="829" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/34 "/>
</bind>
</comp>

<comp id="831" class="1004" name="output4_sum7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="19" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="21"/>
<pin id="834" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output4_sum7/34 "/>
</bind>
</comp>

<comp id="836" class="1004" name="output4_sum7_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="33" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output4_sum7_cast/34 "/>
</bind>
</comp>

<comp id="840" class="1004" name="OUTPUT_addr_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="33" slack="0"/>
<pin id="843" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_addr/34 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_15_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="1"/>
<pin id="849" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/34 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_16_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="19" slack="0"/>
<pin id="853" dir="0" index="1" bw="9" slack="18"/>
<pin id="854" dir="0" index="2" bw="10" slack="6"/>
<pin id="855" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/34 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_17_cast_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="19" slack="0"/>
<pin id="861" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/34 "/>
</bind>
</comp>

<comp id="863" class="1004" name="output4_sum_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="19" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="21"/>
<pin id="866" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output4_sum/34 "/>
</bind>
</comp>

<comp id="868" class="1004" name="output4_sum_cast_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="33" slack="0"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output4_sum_cast/34 "/>
</bind>
</comp>

<comp id="872" class="1004" name="OUTPUT_addr_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="33" slack="0"/>
<pin id="875" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_addr_1/34 "/>
</bind>
</comp>

<comp id="878" class="1004" name="i_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="13"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/42 "/>
</bind>
</comp>

<comp id="884" class="1005" name="output_read_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="7"/>
<pin id="886" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="889" class="1005" name="input_read_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="INPUT_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_20_cast_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="33" slack="21"/>
<pin id="903" dir="1" index="1" bw="33" slack="21"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_21_cast_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="33" slack="5"/>
<pin id="909" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="912" class="1005" name="exitcond6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="916" class="1005" name="indvar_next_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="12" slack="0"/>
<pin id="918" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="921" class="1005" name="position_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="position "/>
</bind>
</comp>

<comp id="928" class="1005" name="exitcond2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="exitcond1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="k_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="12" slack="0"/>
<pin id="942" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="small_input_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="1"/>
<pin id="947" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="INPUT_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_addr_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="exitcond3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="indvar_next1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="11" slack="0"/>
<pin id="962" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_9_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="12" slack="2"/>
<pin id="967" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="970" class="1005" name="exitcond_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="974" class="1005" name="posx_assign_cast8_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="2"/>
<pin id="976" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="posx_assign_cast8 "/>
</bind>
</comp>

<comp id="979" class="1005" name="j_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="984" class="1005" name="small_input_addr_4_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="1"/>
<pin id="986" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_4 "/>
</bind>
</comp>

<comp id="989" class="1005" name="small_input_addr_6_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="1"/>
<pin id="991" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_6 "/>
</bind>
</comp>

<comp id="994" class="1005" name="posx_assign_cast_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="11" slack="1"/>
<pin id="996" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="posx_assign_cast "/>
</bind>
</comp>

<comp id="999" class="1005" name="small_input_addr_5_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="1"/>
<pin id="1001" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_5 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="small_input_load_3_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="1"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="small_input_load_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="small_input_addr_7_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="12" slack="1"/>
<pin id="1012" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_7 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="small_input_addr_8_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="1"/>
<pin id="1017" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_8 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="small_input_addr_9_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="12" slack="1"/>
<pin id="1022" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_9 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="res_8_i_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="1"/>
<pin id="1027" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="res_8_i "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="2"/>
<pin id="1032" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_50_i_cast_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="1"/>
<pin id="1037" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_i_cast "/>
</bind>
</comp>

<comp id="1040" class="1005" name="res_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="11" slack="2"/>
<pin id="1042" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="1047" class="1005" name="small_input_addr_10_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="12" slack="1"/>
<pin id="1049" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_10 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="small_input_addr_11_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="12" slack="1"/>
<pin id="1054" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="small_input_addr_11 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="res_3_i_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="11" slack="1"/>
<pin id="1059" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="res_3_i "/>
</bind>
</comp>

<comp id="1062" class="1005" name="abs_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="11" slack="1"/>
<pin id="1064" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="abs "/>
</bind>
</comp>

<comp id="1067" class="1005" name="res_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="1"/>
<pin id="1069" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="res_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="neg3_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="11" slack="1"/>
<pin id="1074" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="neg3 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="abscond4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="abscond4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_11_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="1"/>
<pin id="1084" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="icmp_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1091" class="1005" name="OUTPUT_addr_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="8" slack="1"/>
<pin id="1093" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_addr "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_15_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="2"/>
<pin id="1098" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="OUTPUT_addr_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="1"/>
<pin id="1103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUTPUT_addr_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="i_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="9" slack="1"/>
<pin id="1108" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="102" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="200"><net_src comp="148" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="150" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="152" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="206"><net_src comp="154" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="213" pin="2"/><net_sink comp="213" pin=4"/></net>

<net id="235"><net_src comp="225" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="243" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="257" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="283"><net_src comp="78" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="285" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="3"/><net_sink comp="213" pin=3"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="104" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="364"><net_src comp="189" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="370"><net_src comp="213" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="213" pin="5"/><net_sink comp="367" pin=0"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="392"><net_src comp="303" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="303" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="299" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="315" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="315" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="84" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="327" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="327" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="327" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="94" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="448"><net_src comp="323" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="454"><net_src comp="358" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="100" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="0" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="339" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="106" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="339" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="108" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="110" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="112" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="339" pin="4"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="503"><net_src comp="358" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="70" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="350" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="120" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="350" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="118" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="350" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="535"><net_src comp="122" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="516" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="545"><net_src comp="346" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="124" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="561"><net_src comp="120" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="346" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="571"><net_src comp="367" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="126" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="213" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="128" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="213" pin="5"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="213" pin="5"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="130" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="609"><net_src comp="132" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="619"><net_src comp="568" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="584" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="580" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="591" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="587" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="568" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="126" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="213" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="128" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="213" pin="5"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="655" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="659" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="346" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="684"><net_src comp="134" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="136" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="346" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="697"><net_src comp="126" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="213" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="128" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="700" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="729"><net_src comp="104" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="725" pin="2"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="126" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="367" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="128" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="722" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="104" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="759" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="104" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="735" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="792"><net_src comp="784" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="784" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="781" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="789" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="138" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="140" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="142" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="817"><net_src comp="803" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="144" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="824"><net_src comp="146" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="311" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="346" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="830"><net_src comp="819" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="2" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="836" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="793" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="146" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="311" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="346" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="2" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="311" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="84" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="170" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="892"><net_src comp="176" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="898"><net_src comp="375" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="904"><net_src comp="382" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="910"><net_src comp="385" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="915"><net_src comp="388" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="394" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="924"><net_src comp="166" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="927"><net_src comp="921" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="931"><net_src comp="410" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="416" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="422" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="428" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="948"><net_src comp="218" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="953"><net_src comp="469" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="959"><net_src comp="475" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="481" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="968"><net_src comp="487" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="973"><net_src comp="510" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="516" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="982"><net_src comp="520" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="987"><net_src comp="243" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="992"><net_src comp="250" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="997"><net_src comp="542" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1002"><net_src comp="257" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1007"><net_src comp="213" pin="5"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1013"><net_src comp="264" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1018"><net_src comp="271" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1023"><net_src comp="278" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1028"><net_src comp="635" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1033"><net_src comp="641" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1038"><net_src comp="659" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1043"><net_src comp="668" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1050"><net_src comp="285" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1055"><net_src comp="292" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="1060"><net_src comp="717" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1065"><net_src comp="735" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1070"><net_src comp="759" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1075"><net_src comp="765" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="1080"><net_src comp="771" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1085"><net_src comp="777" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1090"><net_src comp="813" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="840" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1099"><net_src comp="846" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1104"><net_src comp="872" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1109"><net_src comp="878" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="315" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {35 36 37 38 39 40 41 }
 - Input state : 
	Port: sobel_sw_new : INPUT_r | {2 3 4 5 6 7 8 10 17 18 19 20 21 22 23 25 }
	Port: sobel_sw_new : input_r | {1 }
	Port: sobel_sw_new : output_r | {1 }
  - Chain level:
	State 1
	State 2
		INPUT_addr : 1
		INPUT_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond6 : 1
		indvar_next : 1
		StgValue_69 : 2
	State 10
	State 11
		small_input_addr : 1
		StgValue_77 : 2
		burstread_rend : 1
	State 12
		StgValue_81 : 1
	State 13
		exitcond2 : 1
		StgValue_85 : 2
		tmp_1 : 1
		StgValue_90 : 2
	State 14
		exitcond1 : 1
		k_1 : 1
		StgValue_96 : 2
		tmp_4 : 1
		tmp_5 : 2
		small_input_addr_1 : 3
		small_input_load : 4
	State 15
		small_input_addr_2 : 1
		StgValue_108 : 2
		empty_7 : 1
	State 16
		tmp_3 : 1
		tmp_3_cast : 1
		input2_sum5 : 2
		input2_sum5_cast : 3
		INPUT_addr_1 : 4
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		exitcond3 : 1
		indvar_next1 : 1
		StgValue_128 : 2
		tmp_9 : 1
	State 25
	State 26
		small_input_addr_3 : 1
		StgValue_137 : 2
		burstread_rend25 : 1
	State 27
		position_1 : 1
		StgValue_142 : 2
	State 28
		exitcond : 1
		StgValue_147 : 2
		posx_assign_cast8 : 1
		j : 1
		tmp_i : 2
		small_input_addr_4 : 3
		small_input_load_1 : 4
		tmp_38_i : 2
		tmp_39_i : 3
		small_input_addr_6 : 4
		small_input_load_3 : 5
	State 29
		tmp_34_i : 1
		tmp_35_i : 2
		small_input_addr_5 : 3
		small_input_load_2 : 4
		tmp_42_i : 1
		small_input_addr_7 : 2
		small_input_load_4 : 3
	State 30
		tmp_37_i : 1
		tmp_37_i_cast : 2
		res_2_cast5 : 1
		res_2_cast : 1
		tmp_45_i : 1
		small_input_addr_8 : 2
		small_input_load_5 : 3
		tmp_49_i : 1
		small_input_addr_9 : 2
		small_input_load_6 : 3
		tmp1 : 1
		tmp1_cast : 2
		res_7_i : 3
		res_7_i_cast : 4
		res_8_i : 5
		tmp2 : 2
	State 31
		tmp_47_i : 1
		tmp_47_i_cast : 2
		tmp_50_i_cast : 1
		res_9_i : 3
		res : 4
		small_input_addr_10 : 1
		small_input_load_7 : 2
		tmp_28_i : 1
		small_input_addr_11 : 2
		small_input_load_8 : 3
	State 32
		tmp_20_i : 1
		tmp_20_i_cast : 2
		res_2_i : 3
		res_2_i_cast : 4
		res_3_i : 5
	State 33
		abs : 1
		tmp_30_i_cast : 1
		res_4_i : 2
		res_1 : 3
		neg3 : 4
		abscond4 : 4
		tmp_11 : 2
	State 34
		abs5_cast3 : 1
		tmp_12 : 1
		p : 2
		tmp_14 : 3
		icmp : 4
		StgValue_230 : 5
		tmp_14_cast : 1
		output4_sum7 : 2
		output4_sum7_cast : 3
		OUTPUT_addr : 4
		tmp_15 : 2
		tmp_17_cast : 1
		output4_sum : 2
		output4_sum_cast : 3
		OUTPUT_addr_1 : 4
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty_10 : 1
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    indvar_next_fu_394    |    41   |    17   |
|          |        k_1_fu_428        |    41   |    17   |
|          |       tmp_4_fu_434       |    41   |    17   |
|          |    input2_sum5_fu_460    |   101   |    37   |
|          |    indvar_next1_fu_481   |    38   |    16   |
|          |     position_1_fu_499    |   101   |    37   |
|          |         j_fu_520         |    35   |    15   |
|          |      tmp_38_i_fu_531     |    41   |    17   |
|          |      tmp_34_i_fu_546     |    38   |    16   |
|          |      tmp_41_i_fu_557     |    35   |    15   |
|    add   |      tmp_44_i_fu_595     |    38   |    16   |
|          |      tmp_48_i_fu_605     |    41   |    17   |
|          |        tmp1_fu_615       |    29   |    13   |
|          |      res_7_i_fu_625      |    32   |    14   |
|          |        tmp2_fu_641       |    29   |    13   |
|          |      res_2_i_fu_707      |    32   |    14   |
|          |         p_fu_797         |    38   |    16   |
|          |    output4_sum7_fu_831   |   101   |    37   |
|          |       tmp_15_fu_846      |    29   |    13   |
|          |    output4_sum_fu_863    |   101   |    37   |
|          |        i_1_fu_878        |    32   |    14   |
|----------|--------------------------|---------|---------|
|          |      res_8_i_fu_635      |    35   |    15   |
|          |      res_9_i_fu_663      |    0    |    11   |
|          |        res_fu_668        |    0    |    11   |
|    sub   |      res_3_i_fu_717      |    35   |    15   |
|          |        neg_fu_725        |    38   |    16   |
|          |      res_4_i_fu_754      |    0    |    11   |
|          |       res_1_fu_759       |    0    |    11   |
|          |        neg3_fu_765       |    38   |    16   |
|----------|--------------------------|---------|---------|
|          |     exitcond6_fu_388     |    0    |    6    |
|          |     exitcond2_fu_410     |    0    |    5    |
|          |       tmp_1_fu_416       |    0    |    5    |
|          |     exitcond1_fu_422     |    0    |    6    |
|   icmp   |     exitcond3_fu_475     |    0    |    6    |
|          |      exitcond_fu_510     |    0    |    5    |
|          |      abscond_fu_730      |    0    |    6    |
|          |      abscond4_fu_771     |    0    |    6    |
|          |        icmp_fu_813       |    0    |    2    |
|----------|--------------------------|---------|---------|
|  select  |        abs_fu_735        |    0    |    11   |
|          |        abs5_fu_784       |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |  output_read_read_fu_170 |    0    |    0    |
|   read   |  input_read_read_fu_176  |    0    |    0    |
|          |      grp_read_fu_189     |    0    |    0    |
|----------|--------------------------|---------|---------|
|  readreq |    grp_readreq_fu_182    |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_195   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_2_fu_372       |    0    |    0    |
|          |    tmp_20_cast_fu_382    |    0    |    0    |
|          |    tmp_21_cast_fu_385    |    0    |    0    |
|          |     tmp_3_cast_fu_456    |    0    |    0    |
|   sext   |  input2_sum5_cast_fu_465 |    0    |    0    |
|          |     abs_cast4_fu_781     |    0    |    0    |
|          |     abs5_cast3_fu_789    |    0    |    0    |
|          | output4_sum7_cast_fu_836 |    0    |    0    |
|          |  output4_sum_cast_fu_868 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_400        |    0    |    0    |
|          |       tmp_5_fu_440       |    0    |    0    |
|          |       tmp_6_fu_445       |    0    |    0    |
|          |       tmp_7_fu_495       |    0    |    0    |
|          | posx_assign_cast8_fu_516 |    0    |    0    |
|          |       tmp_i_fu_526       |    0    |    0    |
|          |      tmp_39_i_fu_537     |    0    |    0    |
|          |  posx_assign_cast_fu_542 |    0    |    0    |
|          |      tmp_35_i_fu_552     |    0    |    0    |
|          |      tmp_42_i_fu_563     |    0    |    0    |
|          |      res_cast_fu_568     |    0    |    0    |
|          |   tmp_37_i_cast_fu_580   |    0    |    0    |
|          |   tmp_40_i_cast6_fu_584  |    0    |    0    |
|          |    res_2_cast5_fu_587    |    0    |    0    |
|   zext   |     res_2_cast_fu_591    |    0    |    0    |
|          |      tmp_45_i_fu_600     |    0    |    0    |
|          |      tmp_49_i_fu_610     |    0    |    0    |
|          |     tmp1_cast_fu_621     |    0    |    0    |
|          |    res_7_i_cast_fu_631   |    0    |    0    |
|          |   tmp_47_i_cast_fu_655   |    0    |    0    |
|          |   tmp_50_i_cast_fu_659   |    0    |    0    |
|          |      tmp_18_i_fu_674     |    0    |    0    |
|          |      tmp_28_i_fu_687     |    0    |    0    |
|          |   tmp_20_i_cast_fu_700   |    0    |    0    |
|          |     tmp2_cast_fu_704     |    0    |    0    |
|          |    res_2_i_cast_fu_713   |    0    |    0    |
|          |   tmp_40_i_cast_fu_722   |    0    |    0    |
|          |   tmp_30_i_cast_fu_750   |    0    |    0    |
|          |    tmp_14_cast_fu_827    |    0    |    0    |
|          |    tmp_17_cast_fu_859    |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |       tmp_3_fu_450       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_9_fu_487       |    0    |    0    |
|          |      tmp_37_i_fu_572     |    0    |    0    |
|          |      tmp_47_i_fu_647     |    0    |    0    |
|bitconcatenate|      tmp_27_i_fu_679     |    0    |    0    |
|          |      tmp_20_i_fu_692     |    0    |    0    |
|          |      tmp_30_i_fu_742     |    0    |    0    |
|          |       tmp_13_fu_819      |    0    |    0    |
|          |       tmp_16_fu_851      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_11_fu_777      |    0    |    0    |
|          |       tmp_12_fu_793      |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_14_fu_803      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |   1160  |   583   |
|----------|--------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|small_input|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    INPUT_addr_1_reg_950    |    8   |
|     INPUT_addr_reg_895     |    8   |
|   OUTPUT_addr_1_reg_1101   |    8   |
|    OUTPUT_addr_reg_1091    |    8   |
|        abs_reg_1062        |   11   |
|      abscond4_reg_1077     |    1   |
|      exitcond1_reg_936     |    1   |
|      exitcond2_reg_928     |    1   |
|      exitcond3_reg_956     |    1   |
|      exitcond6_reg_912     |    1   |
|      exitcond_reg_970      |    1   |
|        i_1_reg_1106        |    9   |
|          i_reg_311         |    9   |
|        icmp_reg_1087       |    1   |
|       indvar1_reg_335      |   11   |
|    indvar_next1_reg_960    |   11   |
|     indvar_next_reg_916    |   12   |
|       indvar_reg_299       |   12   |
|     input_read_reg_889     |   32   |
|          j_reg_979         |   10   |
|         k_1_reg_940        |   12   |
|          k_reg_323         |   12   |
|        neg3_reg_1072       |   11   |
|     output_read_reg_884    |   32   |
|      position_reg_921      |   32   |
|  posx_assign_cast8_reg_974 |   12   |
|  posx_assign_cast_reg_994  |   11   |
|     posx_assign_reg_346    |   10   |
|           reg_361          |    8   |
|           reg_367          |    8   |
|       res_1_reg_1067       |   11   |
|      res_3_i_reg_1057      |   11   |
|      res_8_i_reg_1025      |   11   |
|        res_reg_1040        |   11   |
|small_input_addr_10_reg_1047|   12   |
|small_input_addr_11_reg_1052|   12   |
| small_input_addr_1_reg_945 |   12   |
| small_input_addr_4_reg_984 |   12   |
| small_input_addr_5_reg_999 |   12   |
| small_input_addr_6_reg_989 |   12   |
| small_input_addr_7_reg_1010|   12   |
| small_input_addr_8_reg_1015|   12   |
| small_input_addr_9_reg_1020|   12   |
| small_input_load_3_reg_1004|    8   |
|        tmp2_reg_1030       |    9   |
|       tmp_11_reg_1082      |    8   |
|       tmp_15_reg_1096      |    8   |
|        tmp_1_reg_932       |    1   |
|     tmp_20_cast_reg_901    |   33   |
|     tmp_21_cast_reg_907    |   33   |
|   tmp_50_i_cast_reg_1035   |   11   |
|        tmp_9_reg_965       |   12   |
+----------------------------+--------+
|            Total           |   579  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_182  |  p1  |   3  |   8  |   24   ||    15   |
|  grp_readreq_fu_182  |  p2  |   2  |  13  |   26   |
|    grp_read_fu_189   |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_195 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_195 |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_195 |  p2  |   3  |   8  |   24   ||    9    |
|   grp_access_fu_213  |  p0  |  11  |  12  |   132  ||    60   |
|   grp_access_fu_213  |  p3  |  10  |  12  |   120  ||    55   |
|   grp_access_fu_213  |  p4  |   2  |   8  |   16   ||    9    |
|    indvar_reg_299    |  p0  |   2  |  12  |   24   ||    9    |
|       i_reg_311      |  p0  |   2  |   9  |   18   ||    9    |
|       k_reg_323      |  p0  |   2  |  12  |   24   ||    9    |
|  posx_assign_reg_346 |  p0  |   2  |  10  |   20   ||    9    |
|        reg_367       |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   479  || 24.9465 ||   211   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |  1160  |   583  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |   24   |    -   |   211  |
|  Register |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   24   |  1739  |   794  |
+-----------+--------+--------+--------+--------+
