// Seed: 406034586
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_19,
    output tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    output uwire id_10
    , id_20 = 1'b0 - 1,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output supply0 id_17
);
  always id_10 = id_7;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wor id_2
    , id_11,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    output wor id_9
);
  wor id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_9,
      id_6,
      id_5,
      id_5,
      id_3,
      id_1,
      id_0,
      id_9,
      id_1,
      id_5,
      id_0,
      id_3,
      id_0,
      id_5,
      id_7
  );
  assign modCall_1.id_14 = 0;
  wire id_13;
  wire id_14;
  tri0 id_15;
  assign id_7 = id_1;
  integer id_16;
  id_17(
      id_2, id_7 - id_8
  );
  assign id_14 = id_13;
  assign id_15 = id_8;
  wand id_18, id_19 = 1, id_20;
endmodule
