#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 31 13:27:35 2020
# Process ID: 8128
# Current directory: C:/Users/Zaryob/project_5/project_5.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Zaryob/project_5/project_5.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Zaryob/project_5/project_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.426 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.426 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 23 day(s)
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1174.559 ; gain = 156.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-3491] module 'design_1_xup_nand2_0_1' declared at 'C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_nand2_0_1_stub.vhdl:5' bound to instance 'xup_nand2_0' of component 'design_1_xup_nand2_0_1' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_nand2_0_1' [C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_nand2_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_nor2_0_1' declared at 'C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_nor2_0_1_stub.vhdl:5' bound to instance 'xup_nor2_0' of component 'design_1_xup_nor2_0_1' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_nor2_0_1' [C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_nor2_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_xor2_0_2' declared at 'C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_xor2_0_2_stub.vhdl:5' bound to instance 'xup_xor2_0' of component 'design_1_xup_xor2_0_2' [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_0_2' [C:/Users/Zaryob/project_5/project_5.runs/synth_1/.Xil/Vivado-8128-DESKTOP-H1K4L7I/realtime/design_1_xup_xor2_0_2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/Zaryob/project_5/project_5.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1224.520 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1224.520 ; gain = 206.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1224.520 ; gain = 206.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_nor2_0_1/design_1_xup_nor2_0_1/design_1_xup_nor2_0_1_in_context.xdc] for cell 'design_1_i/xup_nor2_0'
Finished Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_nor2_0_1/design_1_xup_nor2_0_1/design_1_xup_nor2_0_1_in_context.xdc] for cell 'design_1_i/xup_nor2_0'
Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_nand2_0_1/design_1_xup_nand2_0_1/design_1_xup_nand2_0_1_in_context.xdc] for cell 'design_1_i/xup_nand2_0'
Finished Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_nand2_0_1/design_1_xup_nand2_0_1/design_1_xup_nand2_0_1_in_context.xdc] for cell 'design_1_i/xup_nand2_0'
Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_2/design_1_xup_xor2_0_2/design_1_xup_xor2_0_2_in_context.xdc] for cell 'design_1_i/xup_xor2_0'
Finished Parsing XDC File [c:/Users/Zaryob/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_xup_xor2_0_2/design_1_xup_xor2_0_2/design_1_xup_xor2_0_2_in_context.xdc] for cell 'design_1_i/xup_xor2_0'
Parsing XDC File [C:/Users/Zaryob/project_5/project_5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Zaryob/project_5/project_5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1272.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1272.582 ; gain = 254.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1272.582 ; gain = 254.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_nor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1272.582 ; gain = 254.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 1272.582 ; gain = 254.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 1272.582 ; gain = 254.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 1298.633 ; gain = 280.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 1298.633 ; gain = 280.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:30 . Memory (MB): peak = 1317.727 ; gain = 299.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_xup_nand2_0_1 |         1|
|2     |design_1_xup_nor2_0_1  |         1|
|3     |design_1_xup_xor2_0_2  |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_xup_nand2_0_1_bbox |     1|
|2     |design_1_xup_nor2_0_1_bbox  |     1|
|3     |design_1_xup_xor2_0_2_bbox  |     1|
|4     |IBUF                        |     2|
|5     |OBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:51 . Memory (MB): peak = 1324.539 ; gain = 306.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1324.539 ; gain = 258.051
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:52 . Memory (MB): peak = 1324.539 ; gain = 306.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1336.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1349.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:31 . Memory (MB): peak = 1349.336 ; gain = 330.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zaryob/project_5/project_5.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 13:30:56 2020...
