// Seed: 3607676354
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    output uwire id_7,
    output wor id_8,
    input wand id_9,
    input supply1 id_10,
    input uwire id_11,
    output wor id_12,
    input wire id_13,
    input uwire id_14,
    output supply0 id_15,
    output wire id_16,
    output wand id_17,
    output wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    output supply0 id_21
);
  assign id_6 = {id_4 !== 1};
  always id_19 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    inout supply1 id_12,
    input tri0 id_13,
    output supply0 id_14
);
  assign id_3 = 1 + 1;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_8,
      id_1,
      id_12,
      id_9,
      id_10,
      id_7,
      id_12,
      id_4,
      id_1,
      id_1,
      id_3,
      id_14,
      id_7,
      id_10,
      id_1
  );
  wire id_16;
endmodule
