<h2 align="center">Hi ğŸ‘‹, I'm Abdallah Reda Elshair</h2>

<img align="right" height="150" src="https://media1.giphy.com/media/v1.Y2lkPTc5MGI3NjExdnZhMXE0cTQ2dzRya2JhZHEya2Z5Z2NxMDhoMThsZ254cXpld2Q3MSZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/jtXRDVzaCPXSynUz7h/giphy.gif"  />


<p align="center">
  Electronics and Communication Engineering student at Zagazig University, passionate about Digital IC Design with hands-on experience in RTL development using Verilog and SystemVerilog, functional verification with UVM, FPGA prototyping using Vivado, and exposure to ASIC implementation flows. Focused on translating theory into practice and always eager to explore complex engineering challenges and innovative solutions.
</p>






### ğŸ§  Languages & Scripting

- HDL & Verification: Verilog, SystemVerilog, UVM  
- Scripting: TCL  
- Programming: C, MATLAB  
- Version Control: Git & GitHub  

---

### ğŸ› ï¸ EDA Tools

- Vivado  
- ModelSim  
- Synopsys Design Compiler  
- Formality  
- Cadence SoC Encounter  
- Quartus Prime  

---

### ğŸ“Š GitHub Stats

<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=El4a3er25&show_icons=true&theme=dracula&hide_border=false" height="150" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs?username=El4a3er25&layout=compact&theme=dracula&hide_border=false" height="150" />
</div>

---

<div align="center">
  <img src="https://visitor-badge.laobi.icu/badge?page_id=El4a3er25.El4a3er25" />
</div>


