
RT12e-WCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  0800a274  0800a274  0001a274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a428  0800a428  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  0800a428  0800a428  0001a428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a430  0800a430  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a430  0800a430  0001a430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a434  0800a434  0001a434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  0800a438  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048dc  20000018  0800a450  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200048f4  0800a450  000248f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df43  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000400d  00000000  00000000  0003df8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019f0  00000000  00000000  00041f98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001808  00000000  00000000  00043988  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023cdb  00000000  00000000  00045190  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000152dd  00000000  00000000  00068e6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3529  00000000  00000000  0007e148  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c48  00000000  00000000  001516ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a25c 	.word	0x0800a25c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	0800a25c 	.word	0x0800a25c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	4a07      	ldr	r2, [pc, #28]	; (80004fc <vApplicationGetIdleTaskMemory+0x2c>)
 80004e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	4a06      	ldr	r2, [pc, #24]	; (8000500 <vApplicationGetIdleTaskMemory+0x30>)
 80004e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2280      	movs	r2, #128	; 0x80
 80004ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000034 	.word	0x20000034
 8000500:	20000088 	.word	0x20000088

08000504 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000504:	b5b0      	push	{r4, r5, r7, lr}
 8000506:	b0c6      	sub	sp, #280	; 0x118
 8000508:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800050a:	f001 fb4d 	bl	8001ba8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800050e:	f000 f919 	bl	8000744 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000512:	f000 fb03 	bl	8000b1c <MX_GPIO_Init>
	MX_DMA_Init();
 8000516:	f000 fae1 	bl	8000adc <MX_DMA_Init>
	MX_CAN1_Init();
 800051a:	f000 f97d 	bl	8000818 <MX_CAN1_Init>
	MX_CRC_Init();
 800051e:	f000 f9b1 	bl	8000884 <MX_CRC_Init>
	MX_IWDG_Init();
 8000522:	f000 f9c3 	bl	80008ac <MX_IWDG_Init>
	MX_SDIO_SD_Init();
 8000526:	f000 f9db 	bl	80008e0 <MX_SDIO_SD_Init>
	MX_SPI1_Init();
 800052a:	f000 f9f9 	bl	8000920 <MX_SPI1_Init>
	MX_UART4_Init();
 800052e:	f000 fa2d 	bl	800098c <MX_UART4_Init>
	MX_USART1_UART_Init();
 8000532:	f000 fa55 	bl	80009e0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000536:	f000 fa7d 	bl	8000a34 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800053a:	f000 faa5 	bl	8000a88 <MX_USART3_UART_Init>
	MX_FATFS_Init();
 800053e:	f006 fc8b 	bl	8006e58 <MX_FATFS_Init>

	/* USER CODE END 2 */

	/* Create the mutex(es) */
	/* definition and creation of crcMutex */
	osMutexDef(crcMutex);
 8000542:	2300      	movs	r3, #0
 8000544:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8000548:	2300      	movs	r3, #0
 800054a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	crcMutexHandle = osMutexCreate(osMutex(crcMutex));
 800054e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000552:	4618      	mov	r0, r3
 8000554:	f006 ffed 	bl	8007532 <osMutexCreate>
 8000558:	4602      	mov	r2, r0
 800055a:	4b64      	ldr	r3, [pc, #400]	; (80006ec <main+0x1e8>)
 800055c:	601a      	str	r2, [r3, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* definition and creation of reportToWatchdogQueue */
	osMessageQDef(reportToWatchdogQueue, 16, osThreadId);
 800055e:	4b64      	ldr	r3, [pc, #400]	; (80006f0 <main+0x1ec>)
 8000560:	f507 7480 	add.w	r4, r7, #256	; 0x100
 8000564:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000566:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	reportToWatchdogQueueHandle = osMessageCreate(
 800056a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800056e:	2100      	movs	r1, #0
 8000570:	4618      	mov	r0, r3
 8000572:	f007 f87b 	bl	800766c <osMessageCreate>
 8000576:	4602      	mov	r2, r0
 8000578:	4b5e      	ldr	r3, [pc, #376]	; (80006f4 <main+0x1f0>)
 800057a:	601a      	str	r2, [r3, #0]
			osMessageQ(reportToWatchdogQueue), NULL);

	/* definition and creation of canTransmitQueue */
	osMessageQDef(canTransmitQueue, 16, CanFrameTypedef);
 800057c:	4b5e      	ldr	r3, [pc, #376]	; (80006f8 <main+0x1f4>)
 800057e:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 8000582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000584:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	canTransmitQueueHandle = osMessageCreate(osMessageQ(canTransmitQueue),
 8000588:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800058c:	2100      	movs	r1, #0
 800058e:	4618      	mov	r0, r3
 8000590:	f007 f86c 	bl	800766c <osMessageCreate>
 8000594:	4602      	mov	r2, r0
 8000596:	4b59      	ldr	r3, [pc, #356]	; (80006fc <main+0x1f8>)
 8000598:	601a      	str	r2, [r3, #0]
	NULL);

	/* definition and creation of canSubbedFramesQueue */
	osMessageQDef(canSubbedFramesQueue, 16, CanFrameTypedef);
 800059a:	4b57      	ldr	r3, [pc, #348]	; (80006f8 <main+0x1f4>)
 800059c:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 80005a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	canSubbedFramesQueueHandle = osMessageCreate(
 80005a6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80005aa:	2100      	movs	r1, #0
 80005ac:	4618      	mov	r0, r3
 80005ae:	f007 f85d 	bl	800766c <osMessageCreate>
 80005b2:	4602      	mov	r2, r0
 80005b4:	4b52      	ldr	r3, [pc, #328]	; (8000700 <main+0x1fc>)
 80005b6:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of watchdog */
	osThreadDef(watchdog, StartWatchdogTask, osPriorityNormal, 0, 128);
 80005b8:	4b52      	ldr	r3, [pc, #328]	; (8000704 <main+0x200>)
 80005ba:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 80005be:	461d      	mov	r5, r3
 80005c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	watchdogHandle = osThreadCreate(osThread(watchdog), NULL);
 80005cc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f006 ff46 	bl	8007464 <osThreadCreate>
 80005d8:	4602      	mov	r2, r0
 80005da:	4b4b      	ldr	r3, [pc, #300]	; (8000708 <main+0x204>)
 80005dc:	601a      	str	r2, [r3, #0]

	/* definition and creation of btReceive */
	osThreadDef(btReceive, StartBtReceiveTask, osPriorityLow, 0, 128);
 80005de:	4b4b      	ldr	r3, [pc, #300]	; (800070c <main+0x208>)
 80005e0:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 80005e4:	461d      	mov	r5, r3
 80005e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	btReceiveHandle = osThreadCreate(osThread(btReceive), NULL);
 80005f2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f006 ff33 	bl	8007464 <osThreadCreate>
 80005fe:	4602      	mov	r2, r0
 8000600:	4b43      	ldr	r3, [pc, #268]	; (8000710 <main+0x20c>)
 8000602:	601a      	str	r2, [r3, #0]

	/* definition and creation of xbeeSend */
	osThreadDef(xbeeSend, StartXbeeSendTask, osPriorityIdle, 0, 128);
 8000604:	4b43      	ldr	r3, [pc, #268]	; (8000714 <main+0x210>)
 8000606:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800060a:	461d      	mov	r5, r3
 800060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000610:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000614:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xbeeSendHandle = osThreadCreate(osThread(xbeeSend), NULL);
 8000618:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f006 ff20 	bl	8007464 <osThreadCreate>
 8000624:	4602      	mov	r2, r0
 8000626:	4b3c      	ldr	r3, [pc, #240]	; (8000718 <main+0x214>)
 8000628:	601a      	str	r2, [r3, #0]

	/* definition and creation of xbeeReceive */
	osThreadDef(xbeeReceive, StartXbeeReceiveTask, osPriorityIdle, 0, 128);
 800062a:	4b3c      	ldr	r3, [pc, #240]	; (800071c <main+0x218>)
 800062c:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000630:	461d      	mov	r5, r3
 8000632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000636:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xbeeReceiveHandle = osThreadCreate(osThread(xbeeReceive), NULL);
 800063e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f006 ff0d 	bl	8007464 <osThreadCreate>
 800064a:	4602      	mov	r2, r0
 800064c:	4b34      	ldr	r3, [pc, #208]	; (8000720 <main+0x21c>)
 800064e:	601a      	str	r2, [r3, #0]

	/* definition and creation of gnssReceive */
	osThreadDef(gnssReceive, StartGnssReceiveTask, osPriorityIdle, 0, 128);
 8000650:	4b34      	ldr	r3, [pc, #208]	; (8000724 <main+0x220>)
 8000652:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000656:	461d      	mov	r5, r3
 8000658:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000660:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	gnssReceiveHandle = osThreadCreate(osThread(gnssReceive), NULL);
 8000664:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f006 fefa 	bl	8007464 <osThreadCreate>
 8000670:	4602      	mov	r2, r0
 8000672:	4b2d      	ldr	r3, [pc, #180]	; (8000728 <main+0x224>)
 8000674:	601a      	str	r2, [r3, #0]

	/* definition and creation of rfReceive */
	osThreadDef(rfReceive, StartRfReceiveTask, osPriorityIdle, 0, 128);
 8000676:	4b2d      	ldr	r3, [pc, #180]	; (800072c <main+0x228>)
 8000678:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800067c:	461d      	mov	r5, r3
 800067e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000680:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000682:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000686:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	rfReceiveHandle = osThreadCreate(osThread(rfReceive), NULL);
 800068a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f006 fee7 	bl	8007464 <osThreadCreate>
 8000696:	4602      	mov	r2, r0
 8000698:	4b25      	ldr	r3, [pc, #148]	; (8000730 <main+0x22c>)
 800069a:	601a      	str	r2, [r3, #0]

	/* definition and creation of canGatekeeper */
	osThreadDef(canGatekeeper, StartCanGatekeeperTask, osPriorityIdle, 0, 128);
 800069c:	4b25      	ldr	r3, [pc, #148]	; (8000734 <main+0x230>)
 800069e:	f107 041c 	add.w	r4, r7, #28
 80006a2:	461d      	mov	r5, r3
 80006a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canGatekeeperHandle = osThreadCreate(osThread(canGatekeeper), NULL);
 80006b0:	f107 031c 	add.w	r3, r7, #28
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f006 fed4 	bl	8007464 <osThreadCreate>
 80006bc:	4602      	mov	r2, r0
 80006be:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <main+0x234>)
 80006c0:	601a      	str	r2, [r3, #0]

	/* definition and creation of sdGatekeeper */
	osThreadDef(sdGatekeeper, StartSdGatekeeperTask, osPriorityIdle, 0, 128);
 80006c2:	463b      	mov	r3, r7
 80006c4:	4a1d      	ldr	r2, [pc, #116]	; (800073c <main+0x238>)
 80006c6:	461c      	mov	r4, r3
 80006c8:	4615      	mov	r5, r2
 80006ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	sdGatekeeperHandle = osThreadCreate(osThread(sdGatekeeper), NULL);
 80006d6:	463b      	mov	r3, r7
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f006 fec2 	bl	8007464 <osThreadCreate>
 80006e0:	4602      	mov	r2, r0
 80006e2:	4b17      	ldr	r3, [pc, #92]	; (8000740 <main+0x23c>)
 80006e4:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80006e6:	f006 fe9a 	bl	800741e <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80006ea:	e7fe      	b.n	80006ea <main+0x1e6>
 80006ec:	200042a0 	.word	0x200042a0
 80006f0:	0800a274 	.word	0x0800a274
 80006f4:	200041f8 	.word	0x200041f8
 80006f8:	0800a284 	.word	0x0800a284
 80006fc:	200043c8 	.word	0x200043c8
 8000700:	2000443c 	.word	0x2000443c
 8000704:	0800a2a0 	.word	0x0800a2a0
 8000708:	2000419c 	.word	0x2000419c
 800070c:	0800a2c8 	.word	0x0800a2c8
 8000710:	2000432c 	.word	0x2000432c
 8000714:	0800a2f0 	.word	0x0800a2f0
 8000718:	200041f4 	.word	0x200041f4
 800071c:	0800a318 	.word	0x0800a318
 8000720:	200041fc 	.word	0x200041fc
 8000724:	0800a340 	.word	0x0800a340
 8000728:	200042a4 	.word	0x200042a4
 800072c:	0800a368 	.word	0x0800a368
 8000730:	20004440 	.word	0x20004440
 8000734:	0800a394 	.word	0x0800a394
 8000738:	200043cc 	.word	0x200043cc
 800073c:	0800a3c0 	.word	0x0800a3c0
 8000740:	20004438 	.word	0x20004438

08000744 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000744:	b580      	push	{r7, lr}
 8000746:	b094      	sub	sp, #80	; 0x50
 8000748:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800074a:	f107 0320 	add.w	r3, r7, #32
 800074e:	2230      	movs	r2, #48	; 0x30
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f009 fd79 	bl	800a24a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000758:	f107 030c 	add.w	r3, r7, #12
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000768:	2300      	movs	r3, #0
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	4b28      	ldr	r3, [pc, #160]	; (8000810 <SystemClock_Config+0xcc>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000770:	4a27      	ldr	r2, [pc, #156]	; (8000810 <SystemClock_Config+0xcc>)
 8000772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000776:	6413      	str	r3, [r2, #64]	; 0x40
 8000778:	4b25      	ldr	r3, [pc, #148]	; (8000810 <SystemClock_Config+0xcc>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800077c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000784:	2300      	movs	r3, #0
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	4b22      	ldr	r3, [pc, #136]	; (8000814 <SystemClock_Config+0xd0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a21      	ldr	r2, [pc, #132]	; (8000814 <SystemClock_Config+0xd0>)
 800078e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <SystemClock_Config+0xd0>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80007a0:	230a      	movs	r3, #10
 80007a2:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a4:	2301      	movs	r3, #1
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a8:	2310      	movs	r3, #16
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007ac:	2301      	movs	r3, #1
 80007ae:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b0:	2302      	movs	r3, #2
 80007b2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b4:	2300      	movs	r3, #0
 80007b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 80007b8:	2310      	movs	r3, #16
 80007ba:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 80007bc:	23c0      	movs	r3, #192	; 0xc0
 80007be:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80007c4:	2304      	movs	r3, #4
 80007c6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007c8:	f107 0320 	add.w	r3, r7, #32
 80007cc:	4618      	mov	r0, r3
 80007ce:	f002 fd0b 	bl	80031e8 <HAL_RCC_OscConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0x98>
		Error_Handler();
 80007d8:	f000 fea6 	bl	8001528 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007dc:	230f      	movs	r3, #15
 80007de:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007e0:	2300      	movs	r3, #0
 80007e2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80007f0:	f107 030c 	add.w	r3, r7, #12
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 ff66 	bl	80036c8 <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xc2>
		Error_Handler();
 8000802:	f000 fe91 	bl	8001528 <Error_Handler>
	}
}
 8000806:	bf00      	nop
 8000808:	3750      	adds	r7, #80	; 0x50
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40023800 	.word	0x40023800
 8000814:	40007000 	.word	0x40007000

08000818 <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 800081c:	4b17      	ldr	r3, [pc, #92]	; (800087c <MX_CAN1_Init+0x64>)
 800081e:	4a18      	ldr	r2, [pc, #96]	; (8000880 <MX_CAN1_Init+0x68>)
 8000820:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 8000822:	4b16      	ldr	r3, [pc, #88]	; (800087c <MX_CAN1_Init+0x64>)
 8000824:	2202      	movs	r2, #2
 8000826:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000828:	4b14      	ldr	r3, [pc, #80]	; (800087c <MX_CAN1_Init+0x64>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800082e:	4b13      	ldr	r3, [pc, #76]	; (800087c <MX_CAN1_Init+0x64>)
 8000830:	2200      	movs	r2, #0
 8000832:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_CAN1_Init+0x64>)
 8000836:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800083a:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800083c:	4b0f      	ldr	r3, [pc, #60]	; (800087c <MX_CAN1_Init+0x64>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_CAN1_Init+0x64>)
 8000844:	2200      	movs	r2, #0
 8000846:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_CAN1_Init+0x64>)
 800084a:	2200      	movs	r2, #0
 800084c:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_CAN1_Init+0x64>)
 8000850:	2200      	movs	r2, #0
 8000852:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_CAN1_Init+0x64>)
 8000856:	2200      	movs	r2, #0
 8000858:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_CAN1_Init+0x64>)
 800085c:	2200      	movs	r2, #0
 800085e:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_CAN1_Init+0x64>)
 8000862:	2200      	movs	r2, #0
 8000864:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_CAN1_Init+0x64>)
 8000868:	f001 fa02 	bl	8001c70 <HAL_CAN_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_CAN1_Init+0x5e>
		Error_Handler();
 8000872:	f000 fe59 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */

	/* USER CODE END CAN1_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20004410 	.word	0x20004410
 8000880:	40006400 	.word	0x40006400

08000884 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8000888:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <MX_CRC_Init+0x20>)
 800088a:	4a07      	ldr	r2, [pc, #28]	; (80008a8 <MX_CRC_Init+0x24>)
 800088c:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800088e:	4805      	ldr	r0, [pc, #20]	; (80008a4 <MX_CRC_Init+0x20>)
 8000890:	f001 fec2 	bl	8002618 <HAL_CRC_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_CRC_Init+0x1a>
		Error_Handler();
 800089a:	f000 fe45 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	200041ec 	.word	0x200041ec
 80008a8:	40023000 	.word	0x40023000

080008ac <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 80008b0:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <MX_IWDG_Init+0x2c>)
 80008b2:	4a0a      	ldr	r2, [pc, #40]	; (80008dc <MX_IWDG_Init+0x30>)
 80008b4:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <MX_IWDG_Init+0x2c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 4095;
 80008bc:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <MX_IWDG_Init+0x2c>)
 80008be:	f640 72ff 	movw	r2, #4095	; 0xfff
 80008c2:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 80008c4:	4804      	ldr	r0, [pc, #16]	; (80008d8 <MX_IWDG_Init+0x2c>)
 80008c6:	f002 fc46 	bl	8003156 <HAL_IWDG_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_IWDG_Init+0x28>
		Error_Handler();
 80008d0:	f000 fe2a 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	200041e0 	.word	0x200041e0
 80008dc:	40003000 	.word	0x40003000

080008e0 <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 80008e6:	4a0d      	ldr	r2, [pc, #52]	; (800091c <MX_SDIO_SD_Init+0x3c>)
 80008e8:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000902:	4b05      	ldr	r3, [pc, #20]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8000908:	4b03      	ldr	r3, [pc, #12]	; (8000918 <MX_SDIO_SD_Init+0x38>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	200042a8 	.word	0x200042a8
 800091c:	40012c00 	.word	0x40012c00

08000920 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000924:	4b17      	ldr	r3, [pc, #92]	; (8000984 <MX_SPI1_Init+0x64>)
 8000926:	4a18      	ldr	r2, [pc, #96]	; (8000988 <MX_SPI1_Init+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800092a:	4b16      	ldr	r3, [pc, #88]	; (8000984 <MX_SPI1_Init+0x64>)
 800092c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000930:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_SPI1_Init+0x64>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000938:	4b12      	ldr	r3, [pc, #72]	; (8000984 <MX_SPI1_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000944:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_SPI1_Init+0x64>)
 800094c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000950:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000952:	4b0c      	ldr	r3, [pc, #48]	; (8000984 <MX_SPI1_Init+0x64>)
 8000954:	2200      	movs	r2, #0
 8000956:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <MX_SPI1_Init+0x64>)
 800095a:	2200      	movs	r2, #0
 800095c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <MX_SPI1_Init+0x64>)
 8000960:	2200      	movs	r2, #0
 8000962:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000964:	4b07      	ldr	r3, [pc, #28]	; (8000984 <MX_SPI1_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800096a:	4b06      	ldr	r3, [pc, #24]	; (8000984 <MX_SPI1_Init+0x64>)
 800096c:	220a      	movs	r2, #10
 800096e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000970:	4804      	ldr	r0, [pc, #16]	; (8000984 <MX_SPI1_Init+0x64>)
 8000972:	f004 fba5 	bl	80050c0 <HAL_SPI_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_SPI1_Init+0x60>
		Error_Handler();
 800097c:	f000 fdd4 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20004370 	.word	0x20004370
 8000988:	40013000 	.word	0x40013000

0800098c <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8000990:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <MX_UART4_Init+0x4c>)
 8000992:	4a12      	ldr	r2, [pc, #72]	; (80009dc <MX_UART4_Init+0x50>)
 8000994:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8000996:	4b10      	ldr	r3, [pc, #64]	; (80009d8 <MX_UART4_Init+0x4c>)
 8000998:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800099c:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800099e:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 80009aa:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 80009b0:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009b2:	220c      	movs	r2, #12
 80009b4:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b6:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80009bc:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 80009c2:	4805      	ldr	r0, [pc, #20]	; (80009d8 <MX_UART4_Init+0x4c>)
 80009c4:	f004 fe1e 	bl	8005604 <HAL_UART_Init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_UART4_Init+0x46>
		Error_Handler();
 80009ce:	f000 fdab 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20004330 	.word	0x20004330
 80009dc:	40004c00 	.word	0x40004c00

080009e0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009e6:	4a12      	ldr	r2, [pc, #72]	; (8000a30 <MX_USART1_UART_Init+0x50>)
 80009e8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009f0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_USART1_UART_Init+0x4c>)
 8000a18:	f004 fdf4 	bl	8005604 <HAL_UART_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8000a22:	f000 fd81 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20004260 	.word	0x20004260
 8000a30:	40011000 	.word	0x40011000

08000a34 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	; (8000a84 <MX_USART2_UART_Init+0x50>)
 8000a3c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000a3e:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a44:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a64:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000a6a:	4805      	ldr	r0, [pc, #20]	; (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a6c:	f004 fdca 	bl	8005604 <HAL_UART_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000a76:	f000 fd57 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200043d0 	.word	0x200043d0
 8000a84:	40004400 	.word	0x40004400

08000a88 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000a8e:	4a12      	ldr	r2, [pc, #72]	; (8000ad8 <MX_USART3_UART_Init+0x50>)
 8000a90:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000a92:	4b10      	ldr	r3, [pc, #64]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000aac:	4b09      	ldr	r3, [pc, #36]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000aae:	220c      	movs	r2, #12
 8000ab0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000abe:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <MX_USART3_UART_Init+0x4c>)
 8000ac0:	f004 fda0 	bl	8005604 <HAL_UART_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8000aca:	f000 fd2d 	bl	8001528 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200041a0 	.word	0x200041a0
 8000ad8:	40004800 	.word	0x40004800

08000adc <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <MX_DMA_Init+0x3c>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <MX_DMA_Init+0x3c>)
 8000aec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <MX_DMA_Init+0x3c>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2105      	movs	r1, #5
 8000b02:	203a      	movs	r0, #58	; 0x3a
 8000b04:	f001 fd5e 	bl	80025c4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000b08:	203a      	movs	r0, #58	; 0x3a
 8000b0a:	f001 fd77 	bl	80025fc <HAL_NVIC_EnableIRQ>

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800

08000b1c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08a      	sub	sp, #40	; 0x28
 8000b20:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
 8000b30:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	4b46      	ldr	r3, [pc, #280]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a45      	ldr	r2, [pc, #276]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b3c:	f043 0304 	orr.w	r3, r3, #4
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b43      	ldr	r3, [pc, #268]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0304 	and.w	r3, r3, #4
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	4b3f      	ldr	r3, [pc, #252]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a3e      	ldr	r2, [pc, #248]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b3c      	ldr	r3, [pc, #240]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	4b38      	ldr	r3, [pc, #224]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a37      	ldr	r2, [pc, #220]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b35      	ldr	r3, [pc, #212]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	4b31      	ldr	r3, [pc, #196]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a30      	ldr	r2, [pc, #192]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <MX_GPIO_Init+0x134>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	607b      	str	r3, [r7, #4]
 8000ba0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(XBEE_RESET_GPIO_Port, XBEE_RESET_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2108      	movs	r1, #8
 8000ba6:	482b      	ldr	r0, [pc, #172]	; (8000c54 <MX_GPIO_Init+0x138>)
 8000ba8:	f002 fabc 	bl	8003124 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RF_SPI1_CSN_GPIO_Port, RF_SPI1_CSN_Pin, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2110      	movs	r1, #16
 8000bb0:	4829      	ldr	r0, [pc, #164]	; (8000c58 <MX_GPIO_Init+0x13c>)
 8000bb2:	f002 fab7 	bl	8003124 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f243 0134 	movw	r1, #12340	; 0x3034
 8000bbc:	4827      	ldr	r0, [pc, #156]	; (8000c5c <MX_GPIO_Init+0x140>)
 8000bbe:	f002 fab1 	bl	8003124 <HAL_GPIO_WritePin>
			RF_PWR_UP_Pin | RF_TRX_CE_Pin | RF_TX_EN_Pin | GNSS_FORCE_ON_Pin
					| GNSS_RESET_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : XBEE_RSSI_Pin RF_DR_Pin RF_AM_Pin */
	GPIO_InitStruct.Pin = XBEE_RSSI_Pin | RF_DR_Pin | RF_AM_Pin;
 8000bc2:	2334      	movs	r3, #52	; 0x34
 8000bc4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bce:	f107 0314 	add.w	r3, r7, #20
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	481f      	ldr	r0, [pc, #124]	; (8000c54 <MX_GPIO_Init+0x138>)
 8000bd6:	f002 f90b 	bl	8002df0 <HAL_GPIO_Init>

	/*Configure GPIO pin : XBEE_RESET_Pin */
	GPIO_InitStruct.Pin = XBEE_RESET_Pin;
 8000bda:	2308      	movs	r3, #8
 8000bdc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(XBEE_RESET_GPIO_Port, &GPIO_InitStruct);
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4818      	ldr	r0, [pc, #96]	; (8000c54 <MX_GPIO_Init+0x138>)
 8000bf2:	f002 f8fd 	bl	8002df0 <HAL_GPIO_Init>

	/*Configure GPIO pin : RF_SPI1_CSN_Pin */
	GPIO_InitStruct.Pin = RF_SPI1_CSN_Pin;
 8000bf6:	2310      	movs	r3, #16
 8000bf8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(RF_SPI1_CSN_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4812      	ldr	r0, [pc, #72]	; (8000c58 <MX_GPIO_Init+0x13c>)
 8000c0e:	f002 f8ef 	bl	8002df0 <HAL_GPIO_Init>

	/*Configure GPIO pins : RF_CD_Pin RF_uPCLK_Pin GNSS_1PPS_Pin */
	GPIO_InitStruct.Pin = RF_CD_Pin | RF_uPCLK_Pin | GNSS_1PPS_Pin;
 8000c12:	230b      	movs	r3, #11
 8000c14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	480d      	ldr	r0, [pc, #52]	; (8000c5c <MX_GPIO_Init+0x140>)
 8000c26:	f002 f8e3 	bl	8002df0 <HAL_GPIO_Init>

	/*Configure GPIO pins : RF_PWR_UP_Pin RF_TRX_CE_Pin RF_TX_EN_Pin GNSS_FORCE_ON_Pin
	 GNSS_RESET_Pin */
	GPIO_InitStruct.Pin = RF_PWR_UP_Pin | RF_TRX_CE_Pin | RF_TX_EN_Pin
 8000c2a:	f243 0334 	movw	r3, #12340	; 0x3034
 8000c2e:	617b      	str	r3, [r7, #20]
			| GNSS_FORCE_ON_Pin | GNSS_RESET_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c30:	2301      	movs	r3, #1
 8000c32:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4619      	mov	r1, r3
 8000c42:	4806      	ldr	r0, [pc, #24]	; (8000c5c <MX_GPIO_Init+0x140>)
 8000c44:	f002 f8d4 	bl	8002df0 <HAL_GPIO_Init>

}
 8000c48:	bf00      	nop
 8000c4a:	3728      	adds	r7, #40	; 0x28
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020800 	.word	0x40020800
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	40020400 	.word	0x40020400

08000c60 <HAL_UART_RxCpltCallback>:
 * @brief  Rx Transfer completed callbacks.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	static BaseType_t dummy; /* Buffer for pxHigherPriorityTaskWoken flag */
	switch ((uint32_t) huart->Instance) {
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ca0 <HAL_UART_RxCpltCallback+0x40>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d00a      	beq.n	8000c88 <HAL_UART_RxCpltCallback+0x28>
 8000c72:	4a0c      	ldr	r2, [pc, #48]	; (8000ca4 <HAL_UART_RxCpltCallback+0x44>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d000      	beq.n	8000c7a <HAL_UART_RxCpltCallback+0x1a>
	case (uint32_t) WCU_GNSS_UART:
		/* Notify gnssReceive task */
		vTaskNotifyGiveFromISR((TaskHandle_t) gnssReceiveHandle, &dummy);
		break;
	}
}
 8000c78:	e00d      	b.n	8000c96 <HAL_UART_RxCpltCallback+0x36>
		vTaskNotifyGiveFromISR((TaskHandle_t) btReceiveHandle, &dummy);
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <HAL_UART_RxCpltCallback+0x48>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	490b      	ldr	r1, [pc, #44]	; (8000cac <HAL_UART_RxCpltCallback+0x4c>)
 8000c80:	4618      	mov	r0, r3
 8000c82:	f008 fdab 	bl	80097dc <vTaskNotifyGiveFromISR>
		break;
 8000c86:	e006      	b.n	8000c96 <HAL_UART_RxCpltCallback+0x36>
		vTaskNotifyGiveFromISR((TaskHandle_t) gnssReceiveHandle, &dummy);
 8000c88:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <HAL_UART_RxCpltCallback+0x50>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4907      	ldr	r1, [pc, #28]	; (8000cac <HAL_UART_RxCpltCallback+0x4c>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f008 fda4 	bl	80097dc <vTaskNotifyGiveFromISR>
		break;
 8000c94:	bf00      	nop
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40004800 	.word	0x40004800
 8000ca4:	40011000 	.word	0x40011000
 8000ca8:	2000432c 	.word	0x2000432c
 8000cac:	20000288 	.word	0x20000288
 8000cb0:	200042a4 	.word	0x200042a4

08000cb4 <setCanSubscriptionFilter>:
 * @param hcan pointer to a CAN_HandleTypeDef structure that contains
 *         the configuration information for the specified CAN.
 * @param ids Pointer to an array of 32-bit CAN ids to filter for
 * @param count Length of the ids array
 */
void setCanSubscriptionFilter(CAN_HandleTypeDef *hcan, uint32_t* ids, uint32_t count) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b090      	sub	sp, #64	; 0x40
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
	if(count > CAN_FILTERBANKS_COUNT * 4) {
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b70      	cmp	r3, #112	; 0x70
 8000cc4:	d879      	bhi.n	8000dba <setCanSubscriptionFilter+0x106>
	}

	/* Prepare the filter configuration structure */
	CAN_FilterTypeDef filterConfig;
	/* Select the CAN FIFO to filter */
	filterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	623b      	str	r3, [r7, #32]
	/* Select the filter mode as IDLIST - CAN IDs will be stored in the filter bank registers */
	filterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	62bb      	str	r3, [r7, #40]	; 0x28
	/* Set the filter scale as 16 bit, since only the standard 11-bit CAN IDs are used - this allows four IDs per bank */
	filterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Clear the previous filter config */
	filterConfig.FilterIdHigh = 0x00000000U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]
	filterConfig.FilterIdLow = 0x00000000U;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	617b      	str	r3, [r7, #20]
	filterConfig.FilterMaskIdHigh = 0x00000000U;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
	filterConfig.FilterMaskIdLow = 0x00000000U;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61fb      	str	r3, [r7, #28]
	filterConfig.FilterActivation = DISABLE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	633b      	str	r3, [r7, #48]	; 0x30
	for(uint32_t i = 0; i < CAN_FILTERBANKS_COUNT; i += 1) {
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000cea:	e00a      	b.n	8000d02 <setCanSubscriptionFilter+0x4e>
		filterConfig.FilterBank = i;
 8000cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cee:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_CAN_ConfigFilter(hcan, &filterConfig);
 8000cf0:	f107 0310 	add.w	r3, r7, #16
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	68f8      	ldr	r0, [r7, #12]
 8000cf8:	f001 f8b6 	bl	8001e68 <HAL_CAN_ConfigFilter>
	for(uint32_t i = 0; i < CAN_FILTERBANKS_COUNT; i += 1) {
 8000cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000cfe:	3301      	adds	r3, #1
 8000d00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d04:	2b1b      	cmp	r3, #27
 8000d06:	d9f1      	bls.n	8000cec <setCanSubscriptionFilter+0x38>
	}

	/* Set the new filter */
	filterConfig.FilterActivation = ENABLE;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	633b      	str	r3, [r7, #48]	; 0x30
	for(uint32_t i = 0; i < count; i += 1) {
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000d10:	e04e      	b.n	8000db0 <setCanSubscriptionFilter+0xfc>
		switch(i % 4) {
 8000d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	d82b      	bhi.n	8000d74 <setCanSubscriptionFilter+0xc0>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <setCanSubscriptionFilter+0x70>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d35 	.word	0x08000d35
 8000d28:	08000d45 	.word	0x08000d45
 8000d2c:	08000d55 	.word	0x08000d55
 8000d30:	08000d65 	.word	0x08000d65
		case 0:
			filterConfig.FilterIdHigh = ALIGN_CAN_ID_WITH_FILTER_FIELD_MAPPING(ids[i]);
 8000d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	68ba      	ldr	r2, [r7, #8]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	015b      	lsls	r3, r3, #5
 8000d40:	613b      	str	r3, [r7, #16]
			break;
 8000d42:	e017      	b.n	8000d74 <setCanSubscriptionFilter+0xc0>
		case 1:
			filterConfig.FilterIdLow = ALIGN_CAN_ID_WITH_FILTER_FIELD_MAPPING(ids[i]);
 8000d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	68ba      	ldr	r2, [r7, #8]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	015b      	lsls	r3, r3, #5
 8000d50:	617b      	str	r3, [r7, #20]
			break;
 8000d52:	e00f      	b.n	8000d74 <setCanSubscriptionFilter+0xc0>
		case 2:
			filterConfig.FilterMaskIdHigh = ALIGN_CAN_ID_WITH_FILTER_FIELD_MAPPING(ids[i]);
 8000d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	015b      	lsls	r3, r3, #5
 8000d60:	61bb      	str	r3, [r7, #24]
			break;
 8000d62:	e007      	b.n	8000d74 <setCanSubscriptionFilter+0xc0>
		case 3:
			filterConfig.FilterMaskIdLow = ALIGN_CAN_ID_WITH_FILTER_FIELD_MAPPING(ids[i]);
 8000d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	68ba      	ldr	r2, [r7, #8]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	015b      	lsls	r3, r3, #5
 8000d70:	61fb      	str	r3, [r7, #28]
			break;
 8000d72:	bf00      	nop
		}

		/* If the filter bank is fully configured or there are no more IDs, call HAL_CAN_ConfigFilter */
		if((i % 4 == 3) || (i + 1 == count)) {
 8000d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d76:	f003 0303 	and.w	r3, r3, #3
 8000d7a:	2b03      	cmp	r3, #3
 8000d7c:	d004      	beq.n	8000d88 <setCanSubscriptionFilter+0xd4>
 8000d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d110      	bne.n	8000daa <setCanSubscriptionFilter+0xf6>
			/* Configure the filter */
			HAL_CAN_ConfigFilter(hcan, &filterConfig);
 8000d88:	f107 0310 	add.w	r3, r7, #16
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f001 f86a 	bl	8001e68 <HAL_CAN_ConfigFilter>
			/* On fully configured filter bank, proceed to the next one */
			filterConfig.FilterBank += 1;
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	3301      	adds	r3, #1
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24
			/* Clear the config structure ID members */
			filterConfig.FilterIdHigh = 0x00000000U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
			filterConfig.FilterIdLow = 0x00000000U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	617b      	str	r3, [r7, #20]
			filterConfig.FilterMaskIdHigh = 0x00000000U;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61bb      	str	r3, [r7, #24]
			filterConfig.FilterMaskIdLow = 0x00000000U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61fb      	str	r3, [r7, #28]
	for(uint32_t i = 0; i < count; i += 1) {
 8000daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dac:	3301      	adds	r3, #1
 8000dae:	63bb      	str	r3, [r7, #56]	; 0x38
 8000db0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d3ac      	bcc.n	8000d12 <setCanSubscriptionFilter+0x5e>
 8000db8:	e000      	b.n	8000dbc <setCanSubscriptionFilter+0x108>
		return;
 8000dba:	bf00      	nop
		}
	}
}
 8000dbc:	3740      	adds	r7, #64	; 0x40
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop

08000dc4 <StartWatchdogTask>:
 * @brief  Function implementing the watchdog thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartWatchdogTask */
void StartWatchdogTask(void const *argument) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08e      	sub	sp, #56	; 0x38
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Initialize the watchdog */
	HAL_IWDG_Init(&hiwdg);
 8000dcc:	4847      	ldr	r0, [pc, #284]	; (8000eec <StartWatchdogTask+0x128>)
 8000dce:	f002 f9c2 	bl	8003156 <HAL_IWDG_Init>

	/* Define key-value pair array for testing threads activity */
	struct {
		osThreadId Id;
		bool Reported;
	} reportSheet[WCU_NUMBER_OF_WATCHED_THREADS ] = { { .Id = btReceiveHandle,
 8000dd2:	4b47      	ldr	r3, [pc, #284]	; (8000ef0 <StartWatchdogTask+0x12c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	2300      	movs	r3, #0
 8000dda:	743b      	strb	r3, [r7, #16]
 8000ddc:	4b45      	ldr	r3, [pc, #276]	; (8000ef4 <StartWatchdogTask+0x130>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	2300      	movs	r3, #0
 8000de4:	763b      	strb	r3, [r7, #24]
 8000de6:	4b44      	ldr	r3, [pc, #272]	; (8000ef8 <StartWatchdogTask+0x134>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	61fb      	str	r3, [r7, #28]
 8000dec:	2300      	movs	r3, #0
 8000dee:	f887 3020 	strb.w	r3, [r7, #32]
 8000df2:	4b42      	ldr	r3, [pc, #264]	; (8000efc <StartWatchdogTask+0x138>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8000dfe:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <StartWatchdogTask+0x13c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e04:	2300      	movs	r3, #0
 8000e06:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	bool allReported;

	/* Infinite loop */
	for (;;) {
		/* Test for all threads' activity */
		if (xQueueReceive(reportToWatchdogQueueHandle, &buff,
 8000e0a:	4b3e      	ldr	r3, [pc, #248]	; (8000f04 <StartWatchdogTask+0x140>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f107 0108 	add.w	r1, r7, #8
 8000e12:	2200      	movs	r2, #0
 8000e14:	4618      	mov	r0, r3
 8000e16:	f007 f959 	bl	80080cc <xQueueReceive>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d161      	bne.n	8000ee4 <StartWatchdogTask+0x120>
		WCU_REPORTTOWATCHDOG_QUEUE_RECEIVE_TIMEOUT) == pdTRUE) {
			/* Identify the thread that just reported and set the appropriate flag in the report sheet */
			for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i += 1U) {
 8000e20:	2300      	movs	r3, #0
 8000e22:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000e26:	e018      	b.n	8000e5a <StartWatchdogTask+0x96>
				if (buff == reportSheet[i].Id) {
 8000e28:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000e2c:	00db      	lsls	r3, r3, #3
 8000e2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000e32:	4413      	add	r3, r2
 8000e34:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d108      	bne.n	8000e50 <StartWatchdogTask+0x8c>
					reportSheet[i].Reported = true;
 8000e3e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000e42:	00db      	lsls	r3, r3, #3
 8000e44:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000e48:	4413      	add	r3, r2
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f803 2c28 	strb.w	r2, [r3, #-40]
			for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i += 1U) {
 8000e50:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000e54:	3301      	adds	r3, #1
 8000e56:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000e5a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d9e2      	bls.n	8000e28 <StartWatchdogTask+0x64>
				}
			}

			/* Assume all threads reported to the watchdog */
			allReported = true;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			/* Test for threads that did not report */
			for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i += 1U) {
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000e6e:	e015      	b.n	8000e9c <StartWatchdogTask+0xd8>
				if (reportSheet[i].Reported == false) {
 8000e70:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000e7a:	4413      	add	r3, r2
 8000e7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e80:	f083 0301 	eor.w	r3, r3, #1
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <StartWatchdogTask+0xce>
					/* If a thread did not report to the watchdog, reset the flag and break */
					allReported = false;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					break;
 8000e90:	e008      	b.n	8000ea4 <StartWatchdogTask+0xe0>
			for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i += 1U) {
 8000e92:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000e96:	3301      	adds	r3, #1
 8000e98:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000e9c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000ea0:	2b04      	cmp	r3, #4
 8000ea2:	d9e5      	bls.n	8000e70 <StartWatchdogTask+0xac>
				}
			}

			if (allReported == true) {
 8000ea4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d01b      	beq.n	8000ee4 <StartWatchdogTask+0x120>
				/* If all threads have reported to the watchdog, refresh the timer */
				HAL_IWDG_Refresh(&hiwdg);
 8000eac:	480f      	ldr	r0, [pc, #60]	; (8000eec <StartWatchdogTask+0x128>)
 8000eae:	f002 f98b 	bl	80031c8 <HAL_IWDG_Refresh>

				/* Reset the report sheet */
				for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i +=
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000eb8:	e00d      	b.n	8000ed6 <StartWatchdogTask+0x112>
						1U) {
					reportSheet[i].Reported = false;
 8000eba:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000ec4:	4413      	add	r3, r2
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f803 2c28 	strb.w	r2, [r3, #-40]
				for (uint8_t i = 0U; i < WCU_NUMBER_OF_WATCHED_THREADS ; i +=
 8000ecc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000ed6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000eda:	2b04      	cmp	r3, #4
 8000edc:	d9ed      	bls.n	8000eba <StartWatchdogTask+0xf6>
				}

				/* Reset the flag */
				allReported = false;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
		}
		osDelay(WCU_DEFAULT_TASK_DELAY);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f006 fb10 	bl	800750a <osDelay>
		if (xQueueReceive(reportToWatchdogQueueHandle, &buff,
 8000eea:	e78e      	b.n	8000e0a <StartWatchdogTask+0x46>
 8000eec:	200041e0 	.word	0x200041e0
 8000ef0:	2000432c 	.word	0x2000432c
 8000ef4:	200041f4 	.word	0x200041f4
 8000ef8:	200042a4 	.word	0x200042a4
 8000efc:	20004440 	.word	0x20004440
 8000f00:	200043cc 	.word	0x200043cc
 8000f04:	200041f8 	.word	0x200041f8

08000f08 <StartBtReceiveTask>:
 * @brief Function implementing the btReceive thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBtReceiveTask */
void StartBtReceiveTask(void const *argument) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartBtReceiveTask */
	static osThreadId localId = NULL; /* Local copy of the thread's ID */
	do {
		localId = osThreadGetId();
 8000f10:	f006 faf4 	bl	80074fc <osThreadGetId>
 8000f14:	4602      	mov	r2, r0
 8000f16:	4b5f      	ldr	r3, [pc, #380]	; (8001094 <StartBtReceiveTask+0x18c>)
 8000f18:	601a      	str	r2, [r3, #0]
		/* Assert localId is valid */
	} while (localId == NULL);
 8000f1a:	4b5e      	ldr	r3, [pc, #376]	; (8001094 <StartBtReceiveTask+0x18c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d0f6      	beq.n	8000f10 <StartBtReceiveTask+0x8>
	static CanFrameTypedef canFrame = { .DataDirection = TX }; /* CAN frame structure */
	static uint8_t btUartRxBuff[WCU_BT_UART_RX_BUFF_SIZE]; /* UART Rx buffer */
	static uint16_t readCrc; /* Buffer for the transmitted CRC */
	static uint16_t calculatedCrc; /* Buffer for the calculated CRC */

	HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 8000f22:	4b5d      	ldr	r3, [pc, #372]	; (8001098 <StartBtReceiveTask+0x190>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2214      	movs	r2, #20
 8000f28:	495c      	ldr	r1, [pc, #368]	; (800109c <StartBtReceiveTask+0x194>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f004 fcca 	bl	80058c4 <HAL_UART_Receive_DMA>
	WCU_BT_UART_RX_BUFF_SIZE);

	/* Infinite loop */
	for (;;) {
		/* Wait for message received callback */
		if (ulTaskNotifyTake(pdTRUE, WCU_BT_UART_RX_NOTIFY_TAKE_TIMEOUT)
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	2001      	movs	r0, #1
 8000f36:	f008 fc09 	bl	800974c <ulTaskNotifyTake>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 809c 	beq.w	800107a <StartBtReceiveTask+0x172>
				>= 1UL) {

			/* Validate the VER and RES/SEQ octet of the R3TP frame */
			if (btUartRxBuff[0] != R3TP_VER0_VER_RES_SEQ_BYTE) {
 8000f42:	4b56      	ldr	r3, [pc, #344]	; (800109c <StartBtReceiveTask+0x194>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d007      	beq.n	8000f5a <StartBtReceiveTask+0x52>
				/*
				 * TODO:
				 * Log invalid VER/RES/SEQ octet
				 */
				/* Listen for for the next message */
				HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 8000f4a:	4b53      	ldr	r3, [pc, #332]	; (8001098 <StartBtReceiveTask+0x190>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2214      	movs	r2, #20
 8000f50:	4952      	ldr	r1, [pc, #328]	; (800109c <StartBtReceiveTask+0x194>)
 8000f52:	4618      	mov	r0, r3
 8000f54:	f004 fcb6 	bl	80058c4 <HAL_UART_Receive_DMA>
				WCU_BT_UART_RX_BUFF_SIZE);
				continue;
 8000f58:	e09a      	b.n	8001090 <StartBtReceiveTask+0x188>
			}

			/* Validate the END SEQ octets of the R3TP frame */
			if (btUartRxBuff[R3TP_VER0_FRAME_SIZE - 2U] != R3TP_END_SEQ_LOW_BYTE
 8000f5a:	4b50      	ldr	r3, [pc, #320]	; (800109c <StartBtReceiveTask+0x194>)
 8000f5c:	7c9b      	ldrb	r3, [r3, #18]
 8000f5e:	2bde      	cmp	r3, #222	; 0xde
 8000f60:	d103      	bne.n	8000f6a <StartBtReceiveTask+0x62>
					|| btUartRxBuff[R3TP_VER0_FRAME_SIZE - 1U]
 8000f62:	4b4e      	ldr	r3, [pc, #312]	; (800109c <StartBtReceiveTask+0x194>)
 8000f64:	7cdb      	ldrb	r3, [r3, #19]
 8000f66:	2bed      	cmp	r3, #237	; 0xed
 8000f68:	d007      	beq.n	8000f7a <StartBtReceiveTask+0x72>
				/*
				 * TODO:
				 * Log invalid END SEQ octet
				 */
				/* Listen for for the next message */
				HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 8000f6a:	4b4b      	ldr	r3, [pc, #300]	; (8001098 <StartBtReceiveTask+0x190>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2214      	movs	r2, #20
 8000f70:	494a      	ldr	r1, [pc, #296]	; (800109c <StartBtReceiveTask+0x194>)
 8000f72:	4618      	mov	r0, r3
 8000f74:	f004 fca6 	bl	80058c4 <HAL_UART_Receive_DMA>
				WCU_BT_UART_RX_BUFF_SIZE);
				continue;
 8000f78:	e08a      	b.n	8001090 <StartBtReceiveTask+0x188>
			}

			/* Read CRC - note that the CRC is transmitted as little endian */
			readCrc = READAS16BIT(btUartRxBuff[2], btUartRxBuff[1]);
 8000f7a:	4b48      	ldr	r3, [pc, #288]	; (800109c <StartBtReceiveTask+0x194>)
 8000f7c:	789b      	ldrb	r3, [r3, #2]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	b21a      	sxth	r2, r3
 8000f82:	4b46      	ldr	r3, [pc, #280]	; (800109c <StartBtReceiveTask+0x194>)
 8000f84:	785b      	ldrb	r3, [r3, #1]
 8000f86:	b21b      	sxth	r3, r3
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	4b44      	ldr	r3, [pc, #272]	; (80010a0 <StartBtReceiveTask+0x198>)
 8000f90:	801a      	strh	r2, [r3, #0]

			/* Clear the CHECKSUM field */
			memset(btUartRxBuff + 1U, 0x00, 2U);
 8000f92:	4b44      	ldr	r3, [pc, #272]	; (80010a4 <StartBtReceiveTask+0x19c>)
 8000f94:	2202      	movs	r2, #2
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f009 f956 	bl	800a24a <memset>

			if (osMutexWait(crcMutexHandle, WCU_CRC_MUTEX_TIMEOUT) == osOK) {
 8000f9e:	4b42      	ldr	r3, [pc, #264]	; (80010a8 <StartBtReceiveTask+0x1a0>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f006 fadc 	bl	8007564 <osMutexWait>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d114      	bne.n	8000fdc <StartBtReceiveTask+0xd4>
				/* Calculate the CRC */
				calculatedCrc =
						GET16LEASTSIGNIFACTBITS(
 8000fb2:	2205      	movs	r2, #5
 8000fb4:	4939      	ldr	r1, [pc, #228]	; (800109c <StartBtReceiveTask+0x194>)
 8000fb6:	483d      	ldr	r0, [pc, #244]	; (80010ac <StartBtReceiveTask+0x1a4>)
 8000fb8:	f001 fb4a 	bl	8002650 <HAL_CRC_Calculate>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	b29a      	uxth	r2, r3
				calculatedCrc =
 8000fc0:	4b3b      	ldr	r3, [pc, #236]	; (80010b0 <StartBtReceiveTask+0x1a8>)
 8000fc2:	801a      	strh	r2, [r3, #0]
								HAL_CRC_Calculate(&hcrc, (uint32_t*)btUartRxBuff, WCU_BT_UART_RX_BUFF_SIZE / 4));
				osMutexRelease(crcMutexHandle);
 8000fc4:	4b38      	ldr	r3, [pc, #224]	; (80010a8 <StartBtReceiveTask+0x1a0>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f006 fb19 	bl	8007600 <osMutexRelease>
				HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
				WCU_BT_UART_RX_BUFF_SIZE);
				continue;
			}

			if (readCrc != calculatedCrc) {
 8000fce:	4b34      	ldr	r3, [pc, #208]	; (80010a0 <StartBtReceiveTask+0x198>)
 8000fd0:	881a      	ldrh	r2, [r3, #0]
 8000fd2:	4b37      	ldr	r3, [pc, #220]	; (80010b0 <StartBtReceiveTask+0x1a8>)
 8000fd4:	881b      	ldrh	r3, [r3, #0]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d010      	beq.n	8000ffc <StartBtReceiveTask+0xf4>
 8000fda:	e007      	b.n	8000fec <StartBtReceiveTask+0xe4>
				HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 8000fdc:	4b2e      	ldr	r3, [pc, #184]	; (8001098 <StartBtReceiveTask+0x190>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2214      	movs	r2, #20
 8000fe2:	492e      	ldr	r1, [pc, #184]	; (800109c <StartBtReceiveTask+0x194>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f004 fc6d 	bl	80058c4 <HAL_UART_Receive_DMA>
				continue;
 8000fea:	e051      	b.n	8001090 <StartBtReceiveTask+0x188>
				/*
				 * TODO:
				 * Log invalid CRC
				 */
				/* Listen for for the next message */
				HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 8000fec:	4b2a      	ldr	r3, [pc, #168]	; (8001098 <StartBtReceiveTask+0x190>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2214      	movs	r2, #20
 8000ff2:	492a      	ldr	r1, [pc, #168]	; (800109c <StartBtReceiveTask+0x194>)
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f004 fc65 	bl	80058c4 <HAL_UART_Receive_DMA>
				WCU_BT_UART_RX_BUFF_SIZE);
				continue;
 8000ffa:	e049      	b.n	8001090 <StartBtReceiveTask+0x188>
			}

			/* Read the CAN ID - note that the CAN ID is transmitted as little endian */
			canFrame.Header.Tx.StdId = READAS32BIT(btUartRxBuff[6],
 8000ffc:	4b27      	ldr	r3, [pc, #156]	; (800109c <StartBtReceiveTask+0x194>)
 8000ffe:	799b      	ldrb	r3, [r3, #6]
 8001000:	061a      	lsls	r2, r3, #24
 8001002:	4b26      	ldr	r3, [pc, #152]	; (800109c <StartBtReceiveTask+0x194>)
 8001004:	795b      	ldrb	r3, [r3, #5]
 8001006:	041b      	lsls	r3, r3, #16
 8001008:	431a      	orrs	r2, r3
 800100a:	4b24      	ldr	r3, [pc, #144]	; (800109c <StartBtReceiveTask+0x194>)
 800100c:	791b      	ldrb	r3, [r3, #4]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	4313      	orrs	r3, r2
 8001012:	4a22      	ldr	r2, [pc, #136]	; (800109c <StartBtReceiveTask+0x194>)
 8001014:	78d2      	ldrb	r2, [r2, #3]
 8001016:	4313      	orrs	r3, r2
 8001018:	461a      	mov	r2, r3
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <StartBtReceiveTask+0x1ac>)
 800101c:	605a      	str	r2, [r3, #4]
					btUartRxBuff[5], btUartRxBuff[4], btUartRxBuff[3]);
			/* Read the Data length code */
			canFrame.Header.Tx.DLC = (uint32_t) (
					btUartRxBuff[7] < WCU_CAN_PAYLOAD_SIZE ?
 800101e:	4b1f      	ldr	r3, [pc, #124]	; (800109c <StartBtReceiveTask+0x194>)
 8001020:	79db      	ldrb	r3, [r3, #7]
			canFrame.Header.Tx.DLC = (uint32_t) (
 8001022:	2b08      	cmp	r3, #8
 8001024:	bf28      	it	cs
 8001026:	2308      	movcs	r3, #8
 8001028:	b2db      	uxtb	r3, r3
 800102a:	461a      	mov	r2, r3
 800102c:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <StartBtReceiveTask+0x1ac>)
 800102e:	615a      	str	r2, [r3, #20]
							btUartRxBuff[7] : WCU_CAN_PAYLOAD_SIZE);

			/* Read the payload */
			for (uint8_t i = 0; i < canFrame.Header.Tx.DLC; i += 1) {
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
 8001034:	e00d      	b.n	8001052 <StartBtReceiveTask+0x14a>
				canFrame.Payload[i] = btUartRxBuff[8 + i];
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f103 0208 	add.w	r2, r3, #8
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	4917      	ldr	r1, [pc, #92]	; (800109c <StartBtReceiveTask+0x194>)
 8001040:	5c89      	ldrb	r1, [r1, r2]
 8001042:	4a1c      	ldr	r2, [pc, #112]	; (80010b4 <StartBtReceiveTask+0x1ac>)
 8001044:	4413      	add	r3, r2
 8001046:	460a      	mov	r2, r1
 8001048:	f883 2020 	strb.w	r2, [r3, #32]
			for (uint8_t i = 0; i < canFrame.Header.Tx.DLC; i += 1) {
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	3301      	adds	r3, #1
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	7bfa      	ldrb	r2, [r7, #15]
 8001054:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <StartBtReceiveTask+0x1ac>)
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	429a      	cmp	r2, r3
 800105a:	d3ec      	bcc.n	8001036 <StartBtReceiveTask+0x12e>
			}

			/* Push CAN frame to queue */
			if (xQueueSend(canTransmitQueueHandle, &canFrame,
 800105c:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <StartBtReceiveTask+0x1b0>)
 800105e:	6818      	ldr	r0, [r3, #0]
 8001060:	2300      	movs	r3, #0
 8001062:	f04f 32ff 	mov.w	r2, #4294967295
 8001066:	4913      	ldr	r1, [pc, #76]	; (80010b4 <StartBtReceiveTask+0x1ac>)
 8001068:	f006 fe18 	bl	8007c9c <xQueueGenericSend>
				 * Log failed to push to queue
				 */
			}

			/* Listen for for the next message */
			HAL_UART_Receive_DMA(phuart_bt, btUartRxBuff,
 800106c:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <StartBtReceiveTask+0x190>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2214      	movs	r2, #20
 8001072:	490a      	ldr	r1, [pc, #40]	; (800109c <StartBtReceiveTask+0x194>)
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fc25 	bl	80058c4 <HAL_UART_Receive_DMA>
			WCU_BT_UART_RX_BUFF_SIZE);

		}

		/* Report to watchdog */
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 800107a:	4b10      	ldr	r3, [pc, #64]	; (80010bc <StartBtReceiveTask+0x1b4>)
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	2300      	movs	r3, #0
 8001080:	f04f 32ff 	mov.w	r2, #4294967295
 8001084:	4903      	ldr	r1, [pc, #12]	; (8001094 <StartBtReceiveTask+0x18c>)
 8001086:	f006 fe09 	bl	8007c9c <xQueueGenericSend>
			 * TODO:
			 * Log failed to push to queue
			 */
		}

		osDelay(WCU_DEFAULT_TASK_DELAY);
 800108a:	2001      	movs	r0, #1
 800108c:	f006 fa3d 	bl	800750a <osDelay>
		if (ulTaskNotifyTake(pdTRUE, WCU_BT_UART_RX_NOTIFY_TAKE_TIMEOUT)
 8001090:	e74e      	b.n	8000f30 <StartBtReceiveTask+0x28>
 8001092:	bf00      	nop
 8001094:	2000028c 	.word	0x2000028c
 8001098:	20000000 	.word	0x20000000
 800109c:	20000290 	.word	0x20000290
 80010a0:	200002a4 	.word	0x200002a4
 80010a4:	20000291 	.word	0x20000291
 80010a8:	200042a0 	.word	0x200042a0
 80010ac:	200041ec 	.word	0x200041ec
 80010b0:	200002a6 	.word	0x200002a6
 80010b4:	200002a8 	.word	0x200002a8
 80010b8:	200043c8 	.word	0x200043c8
 80010bc:	200041f8 	.word	0x200041f8

080010c0 <StartXbeeSendTask>:
 * @brief Function implementing the xbeeSend thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartXbeeSendTask */
void StartXbeeSendTask(void const *argument) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartXbeeSendTask */
	static osThreadId localId = NULL; /* Local copy of the thread's ID */
	do {
		localId = osThreadGetId();
 80010c8:	f006 fa18 	bl	80074fc <osThreadGetId>
 80010cc:	4602      	mov	r2, r0
 80010ce:	4b4b      	ldr	r3, [pc, #300]	; (80011fc <StartXbeeSendTask+0x13c>)
 80010d0:	601a      	str	r2, [r3, #0]
		/* Assert localId is valid */
	} while (localId == NULL);
 80010d2:	4b4a      	ldr	r3, [pc, #296]	; (80011fc <StartXbeeSendTask+0x13c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f6      	beq.n	80010c8 <StartXbeeSendTask+0x8>
	static uint8_t xbeeUartTxBuff[R3TP_VER0_FRAME_SIZE]; /* UART Tx buffer */
	static uint16_t calculatedCrc; /* Buffer for the calculated CRC */
	static uint8_t seqNum = 0U; /* Sequence number */

	/* Activate XBEE Pro by driving the XBEE_RESET pin high */
	HAL_GPIO_WritePin(XBEE_RESET_GPIO_Port, XBEE_RESET_Pin, GPIO_PIN_SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	2108      	movs	r1, #8
 80010de:	4848      	ldr	r0, [pc, #288]	; (8001200 <StartXbeeSendTask+0x140>)
 80010e0:	f002 f820 	bl	8003124 <HAL_GPIO_WritePin>

	/* Infinite loop */
	for (;;) {
		if (xQueueReceive(canSubbedFramesQueueHandle, xbeeUartTxBuff,
 80010e4:	4b47      	ldr	r3, [pc, #284]	; (8001204 <StartXbeeSendTask+0x144>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2200      	movs	r2, #0
 80010ea:	4947      	ldr	r1, [pc, #284]	; (8001208 <StartXbeeSendTask+0x148>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f006 ffed 	bl	80080cc <xQueueReceive>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d172      	bne.n	80011de <StartXbeeSendTask+0x11e>
		WCU_CANSUBBEDFRAMES_QUEUE_RECEIVE_TIMEOUT) == pdTRUE) {
			if (frameBuff.DataDirection == RX) {
 80010f8:	4b44      	ldr	r3, [pc, #272]	; (800120c <StartXbeeSendTask+0x14c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d16e      	bne.n	80011de <StartXbeeSendTask+0x11e>
				/* Clear the buffer */
				memset(xbeeUartTxBuff, 0x00, R3TP_VER0_FRAME_SIZE);
 8001100:	2214      	movs	r2, #20
 8001102:	2100      	movs	r1, #0
 8001104:	4840      	ldr	r0, [pc, #256]	; (8001208 <StartXbeeSendTask+0x148>)
 8001106:	f009 f8a0 	bl	800a24a <memset>

				/* Set VER and RES/SEQ field */
				xbeeUartTxBuff[0] = R3TP_VER0_VER_RES_SEQ_BYTE;
 800110a:	4b3f      	ldr	r3, [pc, #252]	; (8001208 <StartXbeeSendTask+0x148>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]

				/* Set the SEQ NUM field */
				xbeeUartTxBuff[1] = seqNum;
 8001110:	4b3f      	ldr	r3, [pc, #252]	; (8001210 <StartXbeeSendTask+0x150>)
 8001112:	781a      	ldrb	r2, [r3, #0]
 8001114:	4b3c      	ldr	r3, [pc, #240]	; (8001208 <StartXbeeSendTask+0x148>)
 8001116:	705a      	strb	r2, [r3, #1]
				/* Increment the sequence number */
				seqNum = (seqNum < 255U) ? seqNum + 1 : 0U;
 8001118:	4b3d      	ldr	r3, [pc, #244]	; (8001210 <StartXbeeSendTask+0x150>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2bff      	cmp	r3, #255	; 0xff
 800111e:	d004      	beq.n	800112a <StartXbeeSendTask+0x6a>
 8001120:	4b3b      	ldr	r3, [pc, #236]	; (8001210 <StartXbeeSendTask+0x150>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2db      	uxtb	r3, r3
 8001128:	e000      	b.n	800112c <StartXbeeSendTask+0x6c>
 800112a:	2300      	movs	r3, #0
 800112c:	4a38      	ldr	r2, [pc, #224]	; (8001210 <StartXbeeSendTask+0x150>)
 800112e:	7013      	strb	r3, [r2, #0]

				/* Set the END SEQ field */
				xbeeUartTxBuff[R3TP_VER0_FRAME_SIZE - 2U] =
 8001130:	4b35      	ldr	r3, [pc, #212]	; (8001208 <StartXbeeSendTask+0x148>)
 8001132:	22de      	movs	r2, #222	; 0xde
 8001134:	749a      	strb	r2, [r3, #18]
				R3TP_END_SEQ_LOW_BYTE;
				xbeeUartTxBuff[R3TP_VER0_FRAME_SIZE - 1U] =
 8001136:	4b34      	ldr	r3, [pc, #208]	; (8001208 <StartXbeeSendTask+0x148>)
 8001138:	22ed      	movs	r2, #237	; 0xed
 800113a:	74da      	strb	r2, [r3, #19]
				R3TP_END_SEQ_HIGH_BYTE;

				/* Set CAN ID field - note that the CAN ID is transmitted as little endian */
				xbeeUartTxBuff[4] = GETLSBOF16(frameBuff.Header.Rx.StdId);
 800113c:	4b33      	ldr	r3, [pc, #204]	; (800120c <StartXbeeSendTask+0x14c>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	4b31      	ldr	r3, [pc, #196]	; (8001208 <StartXbeeSendTask+0x148>)
 8001144:	711a      	strb	r2, [r3, #4]
				xbeeUartTxBuff[5] = GETMSBOF16(frameBuff.Header.Rx.StdId);
 8001146:	4b31      	ldr	r3, [pc, #196]	; (800120c <StartXbeeSendTask+0x14c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	b29b      	uxth	r3, r3
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	b29b      	uxth	r3, r3
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4b2d      	ldr	r3, [pc, #180]	; (8001208 <StartXbeeSendTask+0x148>)
 8001154:	715a      	strb	r2, [r3, #5]

				/* Set the DLC field */
				xbeeUartTxBuff[8] = (uint8_t) frameBuff.Header.Rx.DLC;
 8001156:	4b2d      	ldr	r3, [pc, #180]	; (800120c <StartXbeeSendTask+0x14c>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <StartXbeeSendTask+0x148>)
 800115e:	721a      	strb	r2, [r3, #8]

				/* Set the DATA field */
				for (uint8_t i = 0; i < frameBuff.Header.Rx.DLC; i += 1) {
 8001160:	2300      	movs	r3, #0
 8001162:	73fb      	strb	r3, [r7, #15]
 8001164:	e00b      	b.n	800117e <StartXbeeSendTask+0xbe>
					xbeeUartTxBuff[9 + i] = frameBuff.Payload[i];
 8001166:	7bfa      	ldrb	r2, [r7, #15]
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	3309      	adds	r3, #9
 800116c:	4927      	ldr	r1, [pc, #156]	; (800120c <StartXbeeSendTask+0x14c>)
 800116e:	440a      	add	r2, r1
 8001170:	f892 1020 	ldrb.w	r1, [r2, #32]
 8001174:	4a24      	ldr	r2, [pc, #144]	; (8001208 <StartXbeeSendTask+0x148>)
 8001176:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < frameBuff.Header.Rx.DLC; i += 1) {
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	3301      	adds	r3, #1
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	7bfa      	ldrb	r2, [r7, #15]
 8001180:	4b22      	ldr	r3, [pc, #136]	; (800120c <StartXbeeSendTask+0x14c>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	429a      	cmp	r2, r3
 8001186:	d3ee      	bcc.n	8001166 <StartXbeeSendTask+0xa6>
				}

				if (osMutexWait(crcMutexHandle, WCU_CRC_MUTEX_TIMEOUT)
 8001188:	4b22      	ldr	r3, [pc, #136]	; (8001214 <StartXbeeSendTask+0x154>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f04f 31ff 	mov.w	r1, #4294967295
 8001190:	4618      	mov	r0, r3
 8001192:	f006 f9e7 	bl	8007564 <osMutexWait>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d12c      	bne.n	80011f6 <StartXbeeSendTask+0x136>
						== osOK) {
					/* Calculate the CRC */
					calculatedCrc =
							GET16LEASTSIGNIFACTBITS(
 800119c:	2205      	movs	r2, #5
 800119e:	491a      	ldr	r1, [pc, #104]	; (8001208 <StartXbeeSendTask+0x148>)
 80011a0:	481d      	ldr	r0, [pc, #116]	; (8001218 <StartXbeeSendTask+0x158>)
 80011a2:	f001 fa55 	bl	8002650 <HAL_CRC_Calculate>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
					calculatedCrc =
 80011aa:	4b1c      	ldr	r3, [pc, #112]	; (800121c <StartXbeeSendTask+0x15c>)
 80011ac:	801a      	strh	r2, [r3, #0]
									HAL_CRC_Calculate(&hcrc, (uint32_t*)xbeeUartTxBuff, R3TP_VER0_FRAME_SIZE / 4));
					osMutexRelease(crcMutexHandle);
 80011ae:	4b19      	ldr	r3, [pc, #100]	; (8001214 <StartXbeeSendTask+0x154>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f006 fa24 	bl	8007600 <osMutexRelease>

					/* Set the CRC field - note that the CRC is transmitted as little endian */
					xbeeUartTxBuff[2] = GETLSBOF16(calculatedCrc);
 80011b8:	4b18      	ldr	r3, [pc, #96]	; (800121c <StartXbeeSendTask+0x15c>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b12      	ldr	r3, [pc, #72]	; (8001208 <StartXbeeSendTask+0x148>)
 80011c0:	709a      	strb	r2, [r3, #2]
					xbeeUartTxBuff[3] = GETMSBOF16(calculatedCrc);
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <StartXbeeSendTask+0x15c>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	0a1b      	lsrs	r3, r3, #8
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <StartXbeeSendTask+0x148>)
 80011ce:	70da      	strb	r2, [r3, #3]
					 */
					continue;
				}

				/* Transmit frame */
				HAL_UART_Transmit_DMA(phuart_xbee, xbeeUartTxBuff,
 80011d0:	4b13      	ldr	r3, [pc, #76]	; (8001220 <StartXbeeSendTask+0x160>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2214      	movs	r2, #20
 80011d6:	490c      	ldr	r1, [pc, #48]	; (8001208 <StartXbeeSendTask+0x148>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 fb07 	bl	80057ec <HAL_UART_Transmit_DMA>
				 */
			}
		}

		/* Report to watchdog */
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <StartXbeeSendTask+0x164>)
 80011e0:	6818      	ldr	r0, [r3, #0]
 80011e2:	2300      	movs	r3, #0
 80011e4:	f04f 32ff 	mov.w	r2, #4294967295
 80011e8:	4904      	ldr	r1, [pc, #16]	; (80011fc <StartXbeeSendTask+0x13c>)
 80011ea:	f006 fd57 	bl	8007c9c <xQueueGenericSend>
			 * TODO:
			 * Log failed to push to queue
			 */
		}

		osDelay(WCU_DEFAULT_TASK_DELAY);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f006 f98b 	bl	800750a <osDelay>
 80011f4:	e776      	b.n	80010e4 <StartXbeeSendTask+0x24>
					continue;
 80011f6:	bf00      	nop
		if (xQueueReceive(canSubbedFramesQueueHandle, xbeeUartTxBuff,
 80011f8:	e774      	b.n	80010e4 <StartXbeeSendTask+0x24>
 80011fa:	bf00      	nop
 80011fc:	200002d0 	.word	0x200002d0
 8001200:	40020800 	.word	0x40020800
 8001204:	2000443c 	.word	0x2000443c
 8001208:	200002d4 	.word	0x200002d4
 800120c:	200002e8 	.word	0x200002e8
 8001210:	20000310 	.word	0x20000310
 8001214:	200042a0 	.word	0x200042a0
 8001218:	200041ec 	.word	0x200041ec
 800121c:	20000312 	.word	0x20000312
 8001220:	20000004 	.word	0x20000004
 8001224:	200041f8 	.word	0x200041f8

08001228 <StartXbeeReceiveTask>:
 * @brief Function implementing the xbeeReceive thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartXbeeReceiveTask */
void StartXbeeReceiveTask(void const *argument) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	static uint32_t subscription[R3TP_VER1_MAX_FRAME_NUM];

	/* Infinite loop */
	for (;;) {
		/* Listen for the subscription (VER1) frame */
		HAL_UART_Receive(phuart_xbee, xbeeUartRxBuff, 1,
 8001230:	4b65      	ldr	r3, [pc, #404]	; (80013c8 <StartXbeeReceiveTask+0x1a0>)
 8001232:	6818      	ldr	r0, [r3, #0]
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	2201      	movs	r2, #1
 800123a:	4964      	ldr	r1, [pc, #400]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 800123c:	f004 fa2f 	bl	800569e <HAL_UART_Receive>
		WCU_XBEE_UART_RX_TIMEOUT);
		if (xbeeUartRxBuff[0] == R3TP_VER1_VER_RES_SEQ_BYTE) {
 8001240:	4b62      	ldr	r3, [pc, #392]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b20      	cmp	r3, #32
 8001246:	f040 80b3 	bne.w	80013b0 <StartXbeeReceiveTask+0x188>
			/* On valid version byte, receive SEQ NUM, CHECKSUM and FRAME NUM */
			HAL_UART_Receive(phuart_xbee, xbeeUartRxBuff + 1, 7,
 800124a:	4b5f      	ldr	r3, [pc, #380]	; (80013c8 <StartXbeeReceiveTask+0x1a0>)
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	4960      	ldr	r1, [pc, #384]	; (80013d0 <StartXbeeReceiveTask+0x1a8>)
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	2207      	movs	r2, #7
 8001256:	f004 fa22 	bl	800569e <HAL_UART_Receive>
			WCU_XBEE_UART_RX_TIMEOUT);

			/* Read the CHECKSUM */
			readCrc = READAS16BIT(xbeeUartRxBuff[3], xbeeUartRxBuff[2]);
 800125a:	4b5c      	ldr	r3, [pc, #368]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 800125c:	78db      	ldrb	r3, [r3, #3]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001264:	789b      	ldrb	r3, [r3, #2]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	b29a      	uxth	r2, r3
 800126e:	4b59      	ldr	r3, [pc, #356]	; (80013d4 <StartXbeeReceiveTask+0x1ac>)
 8001270:	801a      	strh	r2, [r3, #0]

			/* Clear the CHECKSUM field */
			memset(xbeeUartRxBuff + 2U, 0x00, 2U);
 8001272:	4b59      	ldr	r3, [pc, #356]	; (80013d8 <StartXbeeReceiveTask+0x1b0>)
 8001274:	2202      	movs	r2, #2
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f008 ffe6 	bl	800a24a <memset>

			/* Read the FRAME NUM */
			frameNum = READAS32BIT(xbeeUartRxBuff[7], xbeeUartRxBuff[6],
 800127e:	4b53      	ldr	r3, [pc, #332]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001280:	79db      	ldrb	r3, [r3, #7]
 8001282:	061a      	lsls	r2, r3, #24
 8001284:	4b51      	ldr	r3, [pc, #324]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001286:	799b      	ldrb	r3, [r3, #6]
 8001288:	041b      	lsls	r3, r3, #16
 800128a:	431a      	orrs	r2, r3
 800128c:	4b4f      	ldr	r3, [pc, #316]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 800128e:	795b      	ldrb	r3, [r3, #5]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	4313      	orrs	r3, r2
 8001294:	4a4d      	ldr	r2, [pc, #308]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001296:	7912      	ldrb	r2, [r2, #4]
 8001298:	4313      	orrs	r3, r2
 800129a:	461a      	mov	r2, r3
 800129c:	4b4f      	ldr	r3, [pc, #316]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 800129e:	601a      	str	r2, [r3, #0]
					xbeeUartRxBuff[5], xbeeUartRxBuff[4]);

			/* Assert the payload won't overflow the buffer */
			if (frameNum > R3TP_VER1_MAX_FRAME_NUM) {
 80012a0:	4b4e      	ldr	r3, [pc, #312]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b1c      	cmp	r3, #28
 80012a6:	f200 8087 	bhi.w	80013b8 <StartXbeeReceiveTask+0x190>
				 */
				continue;
			}

			/* Receive the payload */
			HAL_UART_Receive(phuart_xbee,
 80012aa:	4b47      	ldr	r3, [pc, #284]	; (80013c8 <StartXbeeReceiveTask+0x1a0>)
 80012ac:	6818      	ldr	r0, [r3, #0]
 80012ae:	494c      	ldr	r1, [pc, #304]	; (80013e0 <StartXbeeReceiveTask+0x1b8>)
 80012b0:	4b4a      	ldr	r3, [pc, #296]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	f004 f9ee 	bl	800569e <HAL_UART_Receive>
					R3TP_VER1_PAYLOAD_BEGIN(xbeeUartRxBuff), frameNum * 4,
					WCU_XBEE_UART_RX_TIMEOUT);

			/* Receive the frame align bytes (two) and END SEQ (also two bytes) */
			HAL_UART_Receive(phuart_xbee,
 80012c2:	4b41      	ldr	r3, [pc, #260]	; (80013c8 <StartXbeeReceiveTask+0x1a0>)
 80012c4:	6818      	ldr	r0, [r3, #0]
					R3TP_VER1_EPILOGUE_BEGIN(xbeeUartRxBuff, frameNum), 4,
 80012c6:	4b45      	ldr	r3, [pc, #276]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Receive(phuart_xbee,
 80012ca:	3302      	adds	r3, #2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4a3f      	ldr	r2, [pc, #252]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 80012d0:	1899      	adds	r1, r3, r2
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	2204      	movs	r2, #4
 80012d8:	f004 f9e1 	bl	800569e <HAL_UART_Receive>
					WCU_XBEE_UART_RX_TIMEOUT);

			/* Validate the END SEQ */
			if (xbeeUartRxBuff[R3TP_VER1_MESSAGE_LENGTH(frameNum) - 2U]
 80012dc:	4b3f      	ldr	r3, [pc, #252]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	3303      	adds	r3, #3
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	3b02      	subs	r3, #2
 80012e6:	4a39      	ldr	r2, [pc, #228]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 80012e8:	5cd3      	ldrb	r3, [r2, r3]
 80012ea:	2bde      	cmp	r3, #222	; 0xde
 80012ec:	d166      	bne.n	80013bc <StartXbeeReceiveTask+0x194>
					!= R3TP_END_SEQ_LOW_BYTE
					|| xbeeUartRxBuff[R3TP_VER1_MESSAGE_LENGTH(frameNum) - 1U]
 80012ee:	4b3b      	ldr	r3, [pc, #236]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	3303      	adds	r3, #3
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	3b01      	subs	r3, #1
 80012f8:	4a34      	ldr	r2, [pc, #208]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 80012fa:	5cd3      	ldrb	r3, [r2, r3]
 80012fc:	2bed      	cmp	r3, #237	; 0xed
 80012fe:	d15d      	bne.n	80013bc <StartXbeeReceiveTask+0x194>
				 * Log invalid END SEQ octet
				 */
				continue;
			}

			if (osMutexWait(crcMutexHandle, WCU_CRC_MUTEX_TIMEOUT) == osOK) {
 8001300:	4b38      	ldr	r3, [pc, #224]	; (80013e4 <StartXbeeReceiveTask+0x1bc>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f04f 31ff 	mov.w	r1, #4294967295
 8001308:	4618      	mov	r0, r3
 800130a:	f006 f92b 	bl	8007564 <osMutexWait>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d155      	bne.n	80013c0 <StartXbeeReceiveTask+0x198>
				/* Calculate the CRC */
				calculatedCrc =
						GET16LEASTSIGNIFACTBITS(
 8001314:	4b31      	ldr	r3, [pc, #196]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	3303      	adds	r3, #3
 800131a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800131e:	461a      	mov	r2, r3
 8001320:	492a      	ldr	r1, [pc, #168]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001322:	4831      	ldr	r0, [pc, #196]	; (80013e8 <StartXbeeReceiveTask+0x1c0>)
 8001324:	f001 f994 	bl	8002650 <HAL_CRC_Calculate>
 8001328:	4603      	mov	r3, r0
 800132a:	b29a      	uxth	r2, r3
				calculatedCrc =
 800132c:	4b2f      	ldr	r3, [pc, #188]	; (80013ec <StartXbeeReceiveTask+0x1c4>)
 800132e:	801a      	strh	r2, [r3, #0]
								HAL_CRC_Calculate(&hcrc, (uint32_t* )xbeeUartRxBuff,
										R3TP_VER1_MESSAGE_LENGTH(frameNum)/4));
				osMutexRelease(crcMutexHandle);
 8001330:	4b2c      	ldr	r3, [pc, #176]	; (80013e4 <StartXbeeReceiveTask+0x1bc>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f006 f963 	bl	8007600 <osMutexRelease>
				 */
				continue;
			}

			/* Validate the CRC */
			if (readCrc != calculatedCrc) {
 800133a:	4b26      	ldr	r3, [pc, #152]	; (80013d4 <StartXbeeReceiveTask+0x1ac>)
 800133c:	881a      	ldrh	r2, [r3, #0]
 800133e:	4b2b      	ldr	r3, [pc, #172]	; (80013ec <StartXbeeReceiveTask+0x1c4>)
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	429a      	cmp	r2, r3
 8001344:	d13e      	bne.n	80013c4 <StartXbeeReceiveTask+0x19c>
				 */
				continue;
			}

			/* Read the payload */
			for (uint32_t i = 0; i < frameNum; i += 1) {
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	e025      	b.n	8001398 <StartXbeeReceiveTask+0x170>
				subscription[i] = READAS32BIT(
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	330b      	adds	r3, #11
 8001352:	4a1e      	ldr	r2, [pc, #120]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	061a      	lsls	r2, r3, #24
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	330a      	adds	r3, #10
 8001360:	491a      	ldr	r1, [pc, #104]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001362:	440b      	add	r3, r1
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	041b      	lsls	r3, r3, #16
 8001368:	431a      	orrs	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	3309      	adds	r3, #9
 8001370:	4916      	ldr	r1, [pc, #88]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001372:	440b      	add	r3, r1
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	021b      	lsls	r3, r3, #8
 8001378:	4313      	orrs	r3, r2
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	3202      	adds	r2, #2
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	4912      	ldr	r1, [pc, #72]	; (80013cc <StartXbeeReceiveTask+0x1a4>)
 8001382:	440a      	add	r2, r1
 8001384:	7812      	ldrb	r2, [r2, #0]
 8001386:	4313      	orrs	r3, r2
 8001388:	4619      	mov	r1, r3
 800138a:	4a19      	ldr	r2, [pc, #100]	; (80013f0 <StartXbeeReceiveTask+0x1c8>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (uint32_t i = 0; i < frameNum; i += 1) {
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	3301      	adds	r3, #1
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	4b10      	ldr	r3, [pc, #64]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	68fa      	ldr	r2, [r7, #12]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d3d4      	bcc.n	800134c <StartXbeeReceiveTask+0x124>
			/*
			 * TODO:
			 * Write subscription to SD
			 */

			setCanSubscriptionFilter(&hcan1, subscription, frameNum);
 80013a2:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <StartXbeeReceiveTask+0x1b4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	461a      	mov	r2, r3
 80013a8:	4911      	ldr	r1, [pc, #68]	; (80013f0 <StartXbeeReceiveTask+0x1c8>)
 80013aa:	4812      	ldr	r0, [pc, #72]	; (80013f4 <StartXbeeReceiveTask+0x1cc>)
 80013ac:	f7ff fc82 	bl	8000cb4 <setCanSubscriptionFilter>
			/**
			 * TODO:
			 * Log invalid VER/RES/SEQ octet
			 */
		}
		osDelay(WCU_DEFAULT_TASK_DELAY);
 80013b0:	2001      	movs	r0, #1
 80013b2:	f006 f8aa 	bl	800750a <osDelay>
 80013b6:	e73b      	b.n	8001230 <StartXbeeReceiveTask+0x8>
				continue;
 80013b8:	bf00      	nop
 80013ba:	e739      	b.n	8001230 <StartXbeeReceiveTask+0x8>
				continue;
 80013bc:	bf00      	nop
 80013be:	e737      	b.n	8001230 <StartXbeeReceiveTask+0x8>
				continue;
 80013c0:	bf00      	nop
 80013c2:	e735      	b.n	8001230 <StartXbeeReceiveTask+0x8>
				continue;
 80013c4:	bf00      	nop
		HAL_UART_Receive(phuart_xbee, xbeeUartRxBuff, 1,
 80013c6:	e733      	b.n	8001230 <StartXbeeReceiveTask+0x8>
 80013c8:	20000004 	.word	0x20000004
 80013cc:	20000314 	.word	0x20000314
 80013d0:	20000315 	.word	0x20000315
 80013d4:	20000390 	.word	0x20000390
 80013d8:	20000316 	.word	0x20000316
 80013dc:	20000394 	.word	0x20000394
 80013e0:	2000031c 	.word	0x2000031c
 80013e4:	200042a0 	.word	0x200042a0
 80013e8:	200041ec 	.word	0x200041ec
 80013ec:	20000398 	.word	0x20000398
 80013f0:	2000039c 	.word	0x2000039c
 80013f4:	20004410 	.word	0x20004410

080013f8 <StartGnssReceiveTask>:
 * @brief Function implementing the gnssReceive thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartGnssReceiveTask */
void StartGnssReceiveTask(void const *argument) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartGnssReceiveTask */
	static osThreadId localId = NULL; /* Local copy of the thread's ID */
	do {
		localId = osThreadGetId();
 8001400:	f006 f87c 	bl	80074fc <osThreadGetId>
 8001404:	4602      	mov	r2, r0
 8001406:	4b09      	ldr	r3, [pc, #36]	; (800142c <StartGnssReceiveTask+0x34>)
 8001408:	601a      	str	r2, [r3, #0]
		/* Assert localId is valid */
	} while (localId == NULL);
 800140a:	4b08      	ldr	r3, [pc, #32]	; (800142c <StartGnssReceiveTask+0x34>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d0f6      	beq.n	8001400 <StartGnssReceiveTask+0x8>

	/* Infinite loop */
	for (;;) {

		/* Report to watchdog */
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 8001412:	4b07      	ldr	r3, [pc, #28]	; (8001430 <StartGnssReceiveTask+0x38>)
 8001414:	6818      	ldr	r0, [r3, #0]
 8001416:	2300      	movs	r3, #0
 8001418:	f04f 32ff 	mov.w	r2, #4294967295
 800141c:	4903      	ldr	r1, [pc, #12]	; (800142c <StartGnssReceiveTask+0x34>)
 800141e:	f006 fc3d 	bl	8007c9c <xQueueGenericSend>
			 * TODO:
			 * Log failed to push to queue
			 */
		}

		osDelay(WCU_DEFAULT_TASK_DELAY);
 8001422:	2001      	movs	r0, #1
 8001424:	f006 f871 	bl	800750a <osDelay>
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 8001428:	e7f3      	b.n	8001412 <StartGnssReceiveTask+0x1a>
 800142a:	bf00      	nop
 800142c:	2000040c 	.word	0x2000040c
 8001430:	200041f8 	.word	0x200041f8

08001434 <StartRfReceiveTask>:
 * @brief Function implementing the rfReceive thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartRfReceiveTask */
void StartRfReceiveTask(void const *argument) {
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartRfReceiveTask */
	static osThreadId localId = NULL; /* Local copy of the thread's ID */
	do {
		localId = osThreadGetId();
 800143c:	f006 f85e 	bl	80074fc <osThreadGetId>
 8001440:	4602      	mov	r2, r0
 8001442:	4b09      	ldr	r3, [pc, #36]	; (8001468 <StartRfReceiveTask+0x34>)
 8001444:	601a      	str	r2, [r3, #0]
		/* Assert localId is valid */
	} while (localId == NULL);
 8001446:	4b08      	ldr	r3, [pc, #32]	; (8001468 <StartRfReceiveTask+0x34>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0f6      	beq.n	800143c <StartRfReceiveTask+0x8>

	/* Infinite loop */
	for (;;) {

		/* Report to watchdog */
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 800144e:	4b07      	ldr	r3, [pc, #28]	; (800146c <StartRfReceiveTask+0x38>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	2300      	movs	r3, #0
 8001454:	f04f 32ff 	mov.w	r2, #4294967295
 8001458:	4903      	ldr	r1, [pc, #12]	; (8001468 <StartRfReceiveTask+0x34>)
 800145a:	f006 fc1f 	bl	8007c9c <xQueueGenericSend>
			 * TODO:
			 * Log failed to push to queue
			 */
		}

		osDelay(WCU_DEFAULT_TASK_DELAY);
 800145e:	2001      	movs	r0, #1
 8001460:	f006 f853 	bl	800750a <osDelay>
		if (xQueueSend(reportToWatchdogQueueHandle, &localId,
 8001464:	e7f3      	b.n	800144e <StartRfReceiveTask+0x1a>
 8001466:	bf00      	nop
 8001468:	20000410 	.word	0x20000410
 800146c:	200041f8 	.word	0x200041f8

08001470 <StartCanGatekeeperTask>:
 * @brief Function implementing the canGatekeeper thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCanGatekeeperTask */
void StartCanGatekeeperTask(void const *argument) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	static CanFrameTypedef frameBuff; /* CAN frame buffer */
	static uint32_t dummy; /* CAN Tx mailbox */
	/* Infinite loop */
	for (;;) {
		/* Check for outgoing messages */
		if (xQueueReceive(canTransmitQueueHandle, &frameBuff,
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <StartCanGatekeeperTask+0x68>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2200      	movs	r2, #0
 800147e:	4917      	ldr	r1, [pc, #92]	; (80014dc <StartCanGatekeeperTask+0x6c>)
 8001480:	4618      	mov	r0, r3
 8001482:	f006 fe23 	bl	80080cc <xQueueReceive>
 8001486:	4603      	mov	r3, r0
 8001488:	2b01      	cmp	r3, #1
 800148a:	d109      	bne.n	80014a0 <StartCanGatekeeperTask+0x30>
		WCU_CANTRANSMIT_QUEUE_RECEIVE_TIMEOUT) == pdTRUE) {
			if (frameBuff.DataDirection == TX) {
 800148c:	4b13      	ldr	r3, [pc, #76]	; (80014dc <StartCanGatekeeperTask+0x6c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d105      	bne.n	80014a0 <StartCanGatekeeperTask+0x30>
				HAL_CAN_AddTxMessage(&hcan1, &frameBuff.Header.Tx,
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <StartCanGatekeeperTask+0x70>)
 8001496:	4a13      	ldr	r2, [pc, #76]	; (80014e4 <StartCanGatekeeperTask+0x74>)
 8001498:	4913      	ldr	r1, [pc, #76]	; (80014e8 <StartCanGatekeeperTask+0x78>)
 800149a:	4814      	ldr	r0, [pc, #80]	; (80014ec <StartCanGatekeeperTask+0x7c>)
 800149c:	f000 fdc4 	bl	8002028 <HAL_CAN_AddTxMessage>
				 */
			}
		}

		/* Check for incoming messages */
		if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 0U) {
 80014a0:	2100      	movs	r1, #0
 80014a2:	4812      	ldr	r0, [pc, #72]	; (80014ec <StartCanGatekeeperTask+0x7c>)
 80014a4:	f000 ffad 	bl	8002402 <HAL_CAN_GetRxFifoFillLevel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d010      	beq.n	80014d0 <StartCanGatekeeperTask+0x60>
			HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &frameBuff.Header.Rx,
 80014ae:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <StartCanGatekeeperTask+0x74>)
 80014b0:	4a0d      	ldr	r2, [pc, #52]	; (80014e8 <StartCanGatekeeperTask+0x78>)
 80014b2:	2100      	movs	r1, #0
 80014b4:	480d      	ldr	r0, [pc, #52]	; (80014ec <StartCanGatekeeperTask+0x7c>)
 80014b6:	f000 fe92 	bl	80021de <HAL_CAN_GetRxMessage>
					frameBuff.Payload);
			frameBuff.DataDirection = RX;
 80014ba:	4b08      	ldr	r3, [pc, #32]	; (80014dc <StartCanGatekeeperTask+0x6c>)
 80014bc:	2201      	movs	r2, #1
 80014be:	701a      	strb	r2, [r3, #0]
			if (xQueueSend(canSubbedFramesQueueHandle, &frameBuff,
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <StartCanGatekeeperTask+0x80>)
 80014c2:	6818      	ldr	r0, [r3, #0]
 80014c4:	2300      	movs	r3, #0
 80014c6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ca:	4904      	ldr	r1, [pc, #16]	; (80014dc <StartCanGatekeeperTask+0x6c>)
 80014cc:	f006 fbe6 	bl	8007c9c <xQueueGenericSend>
				 * Log failed to push to queue
				 */
			}
		}

		osDelay(WCU_DEFAULT_TASK_DELAY);
 80014d0:	2001      	movs	r0, #1
 80014d2:	f006 f81a 	bl	800750a <osDelay>
		if (xQueueReceive(canTransmitQueueHandle, &frameBuff,
 80014d6:	e7cf      	b.n	8001478 <StartCanGatekeeperTask+0x8>
 80014d8:	200043c8 	.word	0x200043c8
 80014dc:	20000414 	.word	0x20000414
 80014e0:	2000043c 	.word	0x2000043c
 80014e4:	20000434 	.word	0x20000434
 80014e8:	20000418 	.word	0x20000418
 80014ec:	20004410 	.word	0x20004410
 80014f0:	2000443c 	.word	0x2000443c

080014f4 <StartSdGatekeeperTask>:
 * @brief Function implementing the sdGatekeeper thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartSdGatekeeperTask */
void StartSdGatekeeperTask(void const *argument) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartSdGatekeeperTask */
	/* Infinite loop */
	for (;;) {
		osDelay(WCU_DEFAULT_TASK_DELAY);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f006 f804 	bl	800750a <osDelay>
 8001502:	e7fb      	b.n	80014fc <StartSdGatekeeperTask+0x8>

08001504 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a04      	ldr	r2, [pc, #16]	; (8001524 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d101      	bne.n	800151a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001516:	f000 fb69 	bl	8001bec <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40001000 	.word	0x40001000

08001528 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	4b12      	ldr	r3, [pc, #72]	; (800158c <HAL_MspInit+0x54>)
 8001544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001546:	4a11      	ldr	r2, [pc, #68]	; (800158c <HAL_MspInit+0x54>)
 8001548:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800154c:	6453      	str	r3, [r2, #68]	; 0x44
 800154e:	4b0f      	ldr	r3, [pc, #60]	; (800158c <HAL_MspInit+0x54>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	603b      	str	r3, [r7, #0]
 800155e:	4b0b      	ldr	r3, [pc, #44]	; (800158c <HAL_MspInit+0x54>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <HAL_MspInit+0x54>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001568:	6413      	str	r3, [r2, #64]	; 0x40
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <HAL_MspInit+0x54>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	210f      	movs	r1, #15
 800157a:	f06f 0001 	mvn.w	r0, #1
 800157e:	f001 f821 	bl	80025c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800

08001590 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	; 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a19      	ldr	r2, [pc, #100]	; (8001614 <HAL_CAN_MspInit+0x84>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d12c      	bne.n	800160c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	4b18      	ldr	r3, [pc, #96]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	4a17      	ldr	r2, [pc, #92]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015c0:	6413      	str	r3, [r2, #64]	; 0x40
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a10      	ldr	r2, [pc, #64]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015d8:	f043 0302 	orr.w	r3, r3, #2
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <HAL_CAN_MspInit+0x88>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80015fc:	2309      	movs	r3, #9
 80015fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4619      	mov	r1, r3
 8001606:	4805      	ldr	r0, [pc, #20]	; (800161c <HAL_CAN_MspInit+0x8c>)
 8001608:	f001 fbf2 	bl	8002df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800160c:	bf00      	nop
 800160e:	3728      	adds	r7, #40	; 0x28
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40006400 	.word	0x40006400
 8001618:	40023800 	.word	0x40023800
 800161c:	40020400 	.word	0x40020400

08001620 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0b      	ldr	r2, [pc, #44]	; (800165c <HAL_CRC_MspInit+0x3c>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d10d      	bne.n	800164e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_CRC_MspInit+0x40>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a09      	ldr	r2, [pc, #36]	; (8001660 <HAL_CRC_MspInit+0x40>)
 800163c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b07      	ldr	r3, [pc, #28]	; (8001660 <HAL_CRC_MspInit+0x40>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	40023000 	.word	0x40023000
 8001660:	40023800 	.word	0x40023800

08001664 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	; 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a2c      	ldr	r2, [pc, #176]	; (8001734 <HAL_SD_MspInit+0xd0>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d152      	bne.n	800172c <HAL_SD_MspInit+0xc8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	613b      	str	r3, [r7, #16]
 800168a:	4b2b      	ldr	r3, [pc, #172]	; (8001738 <HAL_SD_MspInit+0xd4>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	4a2a      	ldr	r2, [pc, #168]	; (8001738 <HAL_SD_MspInit+0xd4>)
 8001690:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001694:	6453      	str	r3, [r2, #68]	; 0x44
 8001696:	4b28      	ldr	r3, [pc, #160]	; (8001738 <HAL_SD_MspInit+0xd4>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	4b24      	ldr	r3, [pc, #144]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a23      	ldr	r2, [pc, #140]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	4a1c      	ldr	r2, [pc, #112]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016c8:	f043 0308 	orr.w	r3, r3, #8
 80016cc:	6313      	str	r3, [r2, #48]	; 0x30
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <HAL_SD_MspInit+0xd4>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f003 0308 	and.w	r3, r3, #8
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80016da:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80016de:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2302      	movs	r3, #2
 80016e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80016ec:	230c      	movs	r3, #12
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4619      	mov	r1, r3
 80016f6:	4811      	ldr	r0, [pc, #68]	; (800173c <HAL_SD_MspInit+0xd8>)
 80016f8:	f001 fb7a 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016fc:	2304      	movs	r3, #4
 80016fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001700:	2302      	movs	r3, #2
 8001702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800170c:	230c      	movs	r3, #12
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	4619      	mov	r1, r3
 8001716:	480a      	ldr	r0, [pc, #40]	; (8001740 <HAL_SD_MspInit+0xdc>)
 8001718:	f001 fb6a 	bl	8002df0 <HAL_GPIO_Init>

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 800171c:	2200      	movs	r2, #0
 800171e:	2105      	movs	r1, #5
 8001720:	2031      	movs	r0, #49	; 0x31
 8001722:	f000 ff4f 	bl	80025c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001726:	2031      	movs	r0, #49	; 0x31
 8001728:	f000 ff68 	bl	80025fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800172c:	bf00      	nop
 800172e:	3728      	adds	r7, #40	; 0x28
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40012c00 	.word	0x40012c00
 8001738:	40023800 	.word	0x40023800
 800173c:	40020800 	.word	0x40020800
 8001740:	40020c00 	.word	0x40020c00

08001744 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a19      	ldr	r2, [pc, #100]	; (80017c8 <HAL_SPI_MspInit+0x84>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12b      	bne.n	80017be <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <HAL_SPI_MspInit+0x88>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	4a17      	ldr	r2, [pc, #92]	; (80017cc <HAL_SPI_MspInit+0x88>)
 8001770:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001774:	6453      	str	r3, [r2, #68]	; 0x44
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <HAL_SPI_MspInit+0x88>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <HAL_SPI_MspInit+0x88>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a10      	ldr	r2, [pc, #64]	; (80017cc <HAL_SPI_MspInit+0x88>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <HAL_SPI_MspInit+0x88>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = RF_SP1_SCK_Pin|RF_SPI1_MISO_Pin|RF_SPI1_MOSI_Pin;
 800179e:	23e0      	movs	r3, #224	; 0xe0
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a2:	2302      	movs	r3, #2
 80017a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017ae:	2305      	movs	r3, #5
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	; (80017d0 <HAL_SPI_MspInit+0x8c>)
 80017ba:	f001 fb19 	bl	8002df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80017be:	bf00      	nop
 80017c0:	3728      	adds	r7, #40	; 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40013000 	.word	0x40013000
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020000 	.word	0x40020000

080017d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b090      	sub	sp, #64	; 0x40
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a7c      	ldr	r2, [pc, #496]	; (80019e4 <HAL_UART_MspInit+0x210>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d12c      	bne.n	8001850 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80017fa:	4b7b      	ldr	r3, [pc, #492]	; (80019e8 <HAL_UART_MspInit+0x214>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	4a7a      	ldr	r2, [pc, #488]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001800:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001804:	6413      	str	r3, [r2, #64]	; 0x40
 8001806:	4b78      	ldr	r3, [pc, #480]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800180e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001810:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
 8001816:	4b74      	ldr	r3, [pc, #464]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a73      	ldr	r2, [pc, #460]	; (80019e8 <HAL_UART_MspInit+0x214>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b71      	ldr	r3, [pc, #452]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
 800182c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = XBEE_UART3_TX_Pin|XBEE_UART3_RX_Pin;
 800182e:	2303      	movs	r3, #3
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001832:	2302      	movs	r3, #2
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001836:	2301      	movs	r3, #1
 8001838:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183a:	2303      	movs	r3, #3
 800183c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800183e:	2308      	movs	r3, #8
 8001840:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001846:	4619      	mov	r1, r3
 8001848:	4868      	ldr	r0, [pc, #416]	; (80019ec <HAL_UART_MspInit+0x218>)
 800184a:	f001 fad1 	bl	8002df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800184e:	e0c5      	b.n	80019dc <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a66      	ldr	r2, [pc, #408]	; (80019f0 <HAL_UART_MspInit+0x21c>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d15c      	bne.n	8001914 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	623b      	str	r3, [r7, #32]
 800185e:	4b62      	ldr	r3, [pc, #392]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	4a61      	ldr	r2, [pc, #388]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001864:	f043 0310 	orr.w	r3, r3, #16
 8001868:	6453      	str	r3, [r2, #68]	; 0x44
 800186a:	4b5f      	ldr	r3, [pc, #380]	; (80019e8 <HAL_UART_MspInit+0x214>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	623b      	str	r3, [r7, #32]
 8001874:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
 800187a:	4b5b      	ldr	r3, [pc, #364]	; (80019e8 <HAL_UART_MspInit+0x214>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a5a      	ldr	r2, [pc, #360]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b58      	ldr	r3, [pc, #352]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	61fb      	str	r3, [r7, #28]
 8001890:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = BT_UART1_TX_Pin|BT_UART1_RX_Pin;
 8001892:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018a4:	2307      	movs	r3, #7
 80018a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018ac:	4619      	mov	r1, r3
 80018ae:	484f      	ldr	r0, [pc, #316]	; (80019ec <HAL_UART_MspInit+0x218>)
 80018b0:	f001 fa9e 	bl	8002df0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80018b4:	4b4f      	ldr	r3, [pc, #316]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018b6:	4a50      	ldr	r2, [pc, #320]	; (80019f8 <HAL_UART_MspInit+0x224>)
 80018b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80018ba:	4b4e      	ldr	r3, [pc, #312]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c2:	4b4c      	ldr	r3, [pc, #304]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c8:	4b4a      	ldr	r3, [pc, #296]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018ce:	4b49      	ldr	r3, [pc, #292]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018d4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018d6:	4b47      	ldr	r3, [pc, #284]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018d8:	2200      	movs	r2, #0
 80018da:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018dc:	4b45      	ldr	r3, [pc, #276]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018de:	2200      	movs	r2, #0
 80018e0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80018e2:	4b44      	ldr	r3, [pc, #272]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018e8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018ea:	4b42      	ldr	r3, [pc, #264]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018f0:	4b40      	ldr	r3, [pc, #256]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80018f6:	483f      	ldr	r0, [pc, #252]	; (80019f4 <HAL_UART_MspInit+0x220>)
 80018f8:	f000 fede 	bl	80026b8 <HAL_DMA_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001902:	f7ff fe11 	bl	8001528 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a3a      	ldr	r2, [pc, #232]	; (80019f4 <HAL_UART_MspInit+0x220>)
 800190a:	635a      	str	r2, [r3, #52]	; 0x34
 800190c:	4a39      	ldr	r2, [pc, #228]	; (80019f4 <HAL_UART_MspInit+0x220>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001912:	e063      	b.n	80019dc <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a38      	ldr	r2, [pc, #224]	; (80019fc <HAL_UART_MspInit+0x228>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d12c      	bne.n	8001978 <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	4b31      	ldr	r3, [pc, #196]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	4a30      	ldr	r2, [pc, #192]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192c:	6413      	str	r3, [r2, #64]	; 0x40
 800192e:	4b2e      	ldr	r3, [pc, #184]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a29      	ldr	r2, [pc, #164]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <HAL_UART_MspInit+0x214>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001956:	230c      	movs	r3, #12
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195a:	2302      	movs	r3, #2
 800195c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001962:	2303      	movs	r3, #3
 8001964:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001966:	2307      	movs	r3, #7
 8001968:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800196e:	4619      	mov	r1, r3
 8001970:	481e      	ldr	r0, [pc, #120]	; (80019ec <HAL_UART_MspInit+0x218>)
 8001972:	f001 fa3d 	bl	8002df0 <HAL_GPIO_Init>
}
 8001976:	e031      	b.n	80019dc <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART3)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a20      	ldr	r2, [pc, #128]	; (8001a00 <HAL_UART_MspInit+0x22c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d12c      	bne.n	80019dc <HAL_UART_MspInit+0x208>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	4a17      	ldr	r2, [pc, #92]	; (80019e8 <HAL_UART_MspInit+0x214>)
 800198c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001990:	6413      	str	r3, [r2, #64]	; 0x40
 8001992:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_UART_MspInit+0x214>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <HAL_UART_MspInit+0x214>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a10      	ldr	r2, [pc, #64]	; (80019e8 <HAL_UART_MspInit+0x214>)
 80019a8:	f043 0302 	orr.w	r3, r3, #2
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <HAL_UART_MspInit+0x214>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GNSS_UART4_TX_Pin|GNSS_UART4_RX_Pin;
 80019ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c8:	2303      	movs	r3, #3
 80019ca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019cc:	2307      	movs	r3, #7
 80019ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019d4:	4619      	mov	r1, r3
 80019d6:	480b      	ldr	r0, [pc, #44]	; (8001a04 <HAL_UART_MspInit+0x230>)
 80019d8:	f001 fa0a 	bl	8002df0 <HAL_GPIO_Init>
}
 80019dc:	bf00      	nop
 80019de:	3740      	adds	r7, #64	; 0x40
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40004c00 	.word	0x40004c00
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000
 80019f0:	40011000 	.word	0x40011000
 80019f4:	20004200 	.word	0x20004200
 80019f8:	40026440 	.word	0x40026440
 80019fc:	40004400 	.word	0x40004400
 8001a00:	40004800 	.word	0x40004800
 8001a04:	40020400 	.word	0x40020400

08001a08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	; 0x30
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8001a18:	2200      	movs	r2, #0
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	2036      	movs	r0, #54	; 0x36
 8001a1e:	f000 fdd1 	bl	80025c4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8001a22:	2036      	movs	r0, #54	; 0x36
 8001a24:	f000 fdea 	bl	80025fc <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	4b1e      	ldr	r3, [pc, #120]	; (8001aa8 <HAL_InitTick+0xa0>)
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a30:	4a1d      	ldr	r2, [pc, #116]	; (8001aa8 <HAL_InitTick+0xa0>)
 8001a32:	f043 0310 	orr.w	r3, r3, #16
 8001a36:	6413      	str	r3, [r2, #64]	; 0x40
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_InitTick+0xa0>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a44:	f107 0210 	add.w	r2, r7, #16
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f002 f806 	bl	8003a60 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a54:	f001 ffdc 	bl	8003a10 <HAL_RCC_GetPCLK1Freq>
 8001a58:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <HAL_InitTick+0xa4>)
 8001a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a62:	0c9b      	lsrs	r3, r3, #18
 8001a64:	3b01      	subs	r3, #1
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a68:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	; (8001ab4 <HAL_InitTick+0xac>)
 8001a6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001a6e:	4b10      	ldr	r3, [pc, #64]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a76:	4a0e      	ldr	r2, [pc, #56]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a8a:	f003 fb7d 	bl	8005188 <HAL_TIM_Base_Init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d104      	bne.n	8001a9e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001a94:	4806      	ldr	r0, [pc, #24]	; (8001ab0 <HAL_InitTick+0xa8>)
 8001a96:	f003 fbac 	bl	80051f2 <HAL_TIM_Base_Start_IT>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	e000      	b.n	8001aa0 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3730      	adds	r7, #48	; 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	431bde83 	.word	0x431bde83
 8001ab0:	20004444 	.word	0x20004444
 8001ab4:	40001000 	.word	0x40001000

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <HardFault_Handler+0x4>

08001acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <MemManage_Handler+0x4>

08001ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <BusFault_Handler+0x4>

08001ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <UsageFault_Handler+0x4>

08001ade <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001af0:	4802      	ldr	r0, [pc, #8]	; (8001afc <SDIO_IRQHandler+0x10>)
 8001af2:	f002 fa51 	bl	8003f98 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200042a8 	.word	0x200042a8

08001b00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b04:	4802      	ldr	r0, [pc, #8]	; (8001b10 <TIM6_DAC_IRQHandler+0x10>)
 8001b06:	f003 fb98 	bl	800523a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20004444 	.word	0x20004444

08001b14 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b18:	4802      	ldr	r0, [pc, #8]	; (8001b24 <DMA2_Stream2_IRQHandler+0x10>)
 8001b1a:	f000 fef5 	bl	8002908 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20004200 	.word	0x20004200

08001b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <SystemInit+0x28>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b32:	4a07      	ldr	r2, [pc, #28]	; (8001b50 <SystemInit+0x28>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SystemInit+0x28>)
 8001b3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b42:	609a      	str	r2, [r3, #8]
#endif
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b5a:	e003      	b.n	8001b64 <LoopCopyDataInit>

08001b5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b62:	3104      	adds	r1, #4

08001b64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b64:	480b      	ldr	r0, [pc, #44]	; (8001b94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b6c:	d3f6      	bcc.n	8001b5c <CopyDataInit>
  ldr  r2, =_sbss
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b70:	e002      	b.n	8001b78 <LoopFillZerobss>

08001b72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b74:	f842 3b04 	str.w	r3, [r2], #4

08001b78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b7c:	d3f9      	bcc.n	8001b72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b7e:	f7ff ffd3 	bl	8001b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b82:	f008 fb33 	bl	800a1ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b86:	f7fe fcbd 	bl	8000504 <main>
  bx  lr    
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b8c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b90:	0800a438 	.word	0x0800a438
  ldr  r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b98:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 8001b9c:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 8001ba0:	200048f4 	.word	0x200048f4

08001ba4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bac:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_Init+0x40>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <HAL_Init+0x40>)
 8001bb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_Init+0x40>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <HAL_Init+0x40>)
 8001bbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <HAL_Init+0x40>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <HAL_Init+0x40>)
 8001bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f000 fcec 	bl	80025ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f7ff ff16 	bl	8001a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bdc:	f7ff fcac 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40023c00 	.word	0x40023c00

08001bec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_IncTick+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_IncTick+0x24>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000010 	.word	0x20000010
 8001c10:	20004484 	.word	0x20004484

08001c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_GetTick+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20004484 	.word	0x20004484

08001c2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c34:	f7ff ffee 	bl	8001c14 <HAL_GetTick>
 8001c38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c44:	d005      	beq.n	8001c52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c46:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <HAL_Delay+0x40>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4413      	add	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c52:	bf00      	nop
 8001c54:	f7ff ffde 	bl	8001c14 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d8f7      	bhi.n	8001c54 <HAL_Delay+0x28>
  {
  }
}
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000010 	.word	0x20000010

08001c70 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e0ed      	b.n	8001e5e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d102      	bne.n	8001c94 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff fc7e 	bl	8001590 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 0202 	bic.w	r2, r2, #2
 8001ca2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ca4:	f7ff ffb6 	bl	8001c14 <HAL_GetTick>
 8001ca8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001caa:	e012      	b.n	8001cd2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cac:	f7ff ffb2 	bl	8001c14 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b0a      	cmp	r3, #10
 8001cb8:	d90b      	bls.n	8001cd2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2205      	movs	r2, #5
 8001cca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e0c5      	b.n	8001e5e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1e5      	bne.n	8001cac <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0201 	orr.w	r2, r2, #1
 8001cee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cf0:	f7ff ff90 	bl	8001c14 <HAL_GetTick>
 8001cf4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cf6:	e012      	b.n	8001d1e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cf8:	f7ff ff8c 	bl	8001c14 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b0a      	cmp	r3, #10
 8001d04:	d90b      	bls.n	8001d1e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2205      	movs	r2, #5
 8001d16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e09f      	b.n	8001e5e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0e5      	beq.n	8001cf8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7e1b      	ldrb	r3, [r3, #24]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d108      	bne.n	8001d46 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e007      	b.n	8001d56 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7e5b      	ldrb	r3, [r3, #25]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d108      	bne.n	8001d70 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	e007      	b.n	8001d80 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7e9b      	ldrb	r3, [r3, #26]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d108      	bne.n	8001d9a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0220 	orr.w	r2, r2, #32
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	e007      	b.n	8001daa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 0220 	bic.w	r2, r2, #32
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7edb      	ldrb	r3, [r3, #27]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d108      	bne.n	8001dc4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f022 0210 	bic.w	r2, r2, #16
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e007      	b.n	8001dd4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0210 	orr.w	r2, r2, #16
 8001dd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	7f1b      	ldrb	r3, [r3, #28]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d108      	bne.n	8001dee <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f042 0208 	orr.w	r2, r2, #8
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	e007      	b.n	8001dfe <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0208 	bic.w	r2, r2, #8
 8001dfc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7f5b      	ldrb	r3, [r3, #29]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d108      	bne.n	8001e18 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f042 0204 	orr.w	r2, r2, #4
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	e007      	b.n	8001e28 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f022 0204 	bic.w	r2, r2, #4
 8001e26:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	431a      	orrs	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	ea42 0103 	orr.w	r1, r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	1e5a      	subs	r2, r3, #1
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e7e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e80:	7cfb      	ldrb	r3, [r7, #19]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d003      	beq.n	8001e8e <HAL_CAN_ConfigFilter+0x26>
 8001e86:	7cfb      	ldrb	r3, [r7, #19]
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	f040 80be 	bne.w	800200a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001e8e:	4b65      	ldr	r3, [pc, #404]	; (8002024 <HAL_CAN_ConfigFilter+0x1bc>)
 8001e90:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e98:	f043 0201 	orr.w	r2, r3, #1
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ea8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	f003 031f 	and.w	r3, r3, #31
 8001ece:	2201      	movs	r2, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	401a      	ands	r2, r3
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d123      	bne.n	8001f38 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	401a      	ands	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	3248      	adds	r2, #72	; 0x48
 8001f18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f2e:	6979      	ldr	r1, [r7, #20]
 8001f30:	3348      	adds	r3, #72	; 0x48
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	440b      	add	r3, r1
 8001f36:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d122      	bne.n	8001f86 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f60:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	3248      	adds	r2, #72	; 0x48
 8001f66:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f7a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f7c:	6979      	ldr	r1, [r7, #20]
 8001f7e:	3348      	adds	r3, #72	; 0x48
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	440b      	add	r3, r1
 8001f84:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d109      	bne.n	8001fa2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	43db      	mvns	r3, r3
 8001f98:	401a      	ands	r2, r3
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001fa0:	e007      	b.n	8001fb2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	431a      	orrs	r2, r3
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d109      	bne.n	8001fce <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	401a      	ands	r2, r3
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001fcc:	e007      	b.n	8001fde <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d107      	bne.n	8001ff6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ffc:	f023 0201 	bic.w	r2, r3, #1
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002006:	2300      	movs	r3, #0
 8002008:	e006      	b.n	8002018 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
  }
}
 8002018:	4618      	mov	r0, r3
 800201a:	371c      	adds	r7, #28
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	40006400 	.word	0x40006400

08002028 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002028:	b480      	push	{r7}
 800202a:	b089      	sub	sp, #36	; 0x24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
 8002034:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800203c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002046:	7ffb      	ldrb	r3, [r7, #31]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d003      	beq.n	8002054 <HAL_CAN_AddTxMessage+0x2c>
 800204c:	7ffb      	ldrb	r3, [r7, #31]
 800204e:	2b02      	cmp	r3, #2
 8002050:	f040 80b8 	bne.w	80021c4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10a      	bne.n	8002074 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002064:	2b00      	cmp	r3, #0
 8002066:	d105      	bne.n	8002074 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 80a0 	beq.w	80021b4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	0e1b      	lsrs	r3, r3, #24
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d907      	bls.n	8002094 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e09e      	b.n	80021d2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002094:	2201      	movs	r2, #1
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	409a      	lsls	r2, r3
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10d      	bne.n	80020c2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80020b0:	68f9      	ldr	r1, [r7, #12]
 80020b2:	6809      	ldr	r1, [r1, #0]
 80020b4:	431a      	orrs	r2, r3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	3318      	adds	r3, #24
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	440b      	add	r3, r1
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	e00f      	b.n	80020e2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020cc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020d2:	68f9      	ldr	r1, [r7, #12]
 80020d4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80020d6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	3318      	adds	r3, #24
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	440b      	add	r3, r1
 80020e0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6819      	ldr	r1, [r3, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	3318      	adds	r3, #24
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	440b      	add	r3, r1
 80020f2:	3304      	adds	r3, #4
 80020f4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	7d1b      	ldrb	r3, [r3, #20]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d111      	bne.n	8002122 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	3318      	adds	r3, #24
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	4413      	add	r3, r2
 800210a:	3304      	adds	r3, #4
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	6811      	ldr	r1, [r2, #0]
 8002112:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	3318      	adds	r3, #24
 800211a:	011b      	lsls	r3, r3, #4
 800211c:	440b      	add	r3, r1
 800211e:	3304      	adds	r3, #4
 8002120:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3307      	adds	r3, #7
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	061a      	lsls	r2, r3, #24
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3306      	adds	r3, #6
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	041b      	lsls	r3, r3, #16
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3305      	adds	r3, #5
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	021b      	lsls	r3, r3, #8
 800213c:	4313      	orrs	r3, r2
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	3204      	adds	r2, #4
 8002142:	7812      	ldrb	r2, [r2, #0]
 8002144:	4610      	mov	r0, r2
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	6811      	ldr	r1, [r2, #0]
 800214a:	ea43 0200 	orr.w	r2, r3, r0
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	011b      	lsls	r3, r3, #4
 8002152:	440b      	add	r3, r1
 8002154:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002158:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3303      	adds	r3, #3
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	061a      	lsls	r2, r3, #24
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3302      	adds	r3, #2
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	041b      	lsls	r3, r3, #16
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3301      	adds	r3, #1
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	4313      	orrs	r3, r2
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	4610      	mov	r0, r2
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	6811      	ldr	r1, [r2, #0]
 8002180:	ea43 0200 	orr.w	r2, r3, r0
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	011b      	lsls	r3, r3, #4
 8002188:	440b      	add	r3, r1
 800218a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800218e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	3318      	adds	r3, #24
 8002198:	011b      	lsls	r3, r3, #4
 800219a:	4413      	add	r3, r2
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	6811      	ldr	r1, [r2, #0]
 80021a2:	f043 0201 	orr.w	r2, r3, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	3318      	adds	r3, #24
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	440b      	add	r3, r1
 80021ae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80021b0:	2300      	movs	r3, #0
 80021b2:	e00e      	b.n	80021d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e006      	b.n	80021d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
  }
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3724      	adds	r7, #36	; 0x24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021de:	b480      	push	{r7}
 80021e0:	b087      	sub	sp, #28
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021f2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d003      	beq.n	8002202 <HAL_CAN_GetRxMessage+0x24>
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	f040 80f3 	bne.w	80023e8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10e      	bne.n	8002226 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d116      	bne.n	8002244 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e0e7      	b.n	80023f6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d107      	bne.n	8002244 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0d8      	b.n	80023f6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	331b      	adds	r3, #27
 800224c:	011b      	lsls	r3, r3, #4
 800224e:	4413      	add	r3, r2
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0204 	and.w	r2, r3, #4
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10c      	bne.n	800227c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	331b      	adds	r3, #27
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	4413      	add	r3, r2
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	0d5b      	lsrs	r3, r3, #21
 8002272:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	e00b      	b.n	8002294 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	331b      	adds	r3, #27
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	4413      	add	r3, r2
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	331b      	adds	r3, #27
 800229c:	011b      	lsls	r3, r3, #4
 800229e:	4413      	add	r3, r2
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0202 	and.w	r2, r3, #2
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	331b      	adds	r3, #27
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	4413      	add	r3, r2
 80022b6:	3304      	adds	r3, #4
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 020f 	and.w	r2, r3, #15
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	331b      	adds	r3, #27
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	4413      	add	r3, r2
 80022ce:	3304      	adds	r3, #4
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	0a1b      	lsrs	r3, r3, #8
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	331b      	adds	r3, #27
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	4413      	add	r3, r2
 80022e6:	3304      	adds	r3, #4
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	0c1b      	lsrs	r3, r3, #16
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	4413      	add	r3, r2
 80022fc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	b2da      	uxtb	r2, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	011b      	lsls	r3, r3, #4
 8002310:	4413      	add	r3, r2
 8002312:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	0a1a      	lsrs	r2, r3, #8
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	4413      	add	r3, r2
 800232c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	0c1a      	lsrs	r2, r3, #16
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	3302      	adds	r3, #2
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	4413      	add	r3, r2
 8002346:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	0e1a      	lsrs	r2, r3, #24
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	3303      	adds	r3, #3
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	4413      	add	r3, r2
 8002360:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	3304      	adds	r3, #4
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	4413      	add	r3, r2
 8002378:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	0a1a      	lsrs	r2, r3, #8
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	3305      	adds	r3, #5
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	4413      	add	r3, r2
 8002392:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	0c1a      	lsrs	r2, r3, #16
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	3306      	adds	r3, #6
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	0e1a      	lsrs	r2, r3, #24
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3307      	adds	r3, #7
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d108      	bne.n	80023d4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68da      	ldr	r2, [r3, #12]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f042 0220 	orr.w	r2, r2, #32
 80023d0:	60da      	str	r2, [r3, #12]
 80023d2:	e007      	b.n	80023e4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0220 	orr.w	r2, r2, #32
 80023e2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	e006      	b.n	80023f6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
  }
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	371c      	adds	r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002402:	b480      	push	{r7}
 8002404:	b085      	sub	sp, #20
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002416:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002418:	7afb      	ldrb	r3, [r7, #11]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d002      	beq.n	8002424 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800241e:	7afb      	ldrb	r3, [r7, #11]
 8002420:	2b02      	cmp	r3, #2
 8002422:	d10f      	bne.n	8002444 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	e005      	b.n	8002444 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002444:	68fb      	ldr	r3, [r7, #12]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
	...

08002454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002470:	4013      	ands	r3, r2
 8002472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800247c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	60d3      	str	r3, [r2, #12]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <__NVIC_GetPriorityGrouping+0x18>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	0a1b      	lsrs	r3, r3, #8
 80024a6:	f003 0307 	and.w	r3, r3, #7
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	db0b      	blt.n	80024e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f003 021f 	and.w	r2, r3, #31
 80024d0:	4907      	ldr	r1, [pc, #28]	; (80024f0 <__NVIC_EnableIRQ+0x38>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	2001      	movs	r0, #1
 80024da:	fa00 f202 	lsl.w	r2, r0, r2
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ff4c 	bl	8002454 <__NVIC_SetPriorityGrouping>
}
 80025bc:	bf00      	nop
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
 80025d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d6:	f7ff ff61 	bl	800249c <__NVIC_GetPriorityGrouping>
 80025da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	68b9      	ldr	r1, [r7, #8]
 80025e0:	6978      	ldr	r0, [r7, #20]
 80025e2:	f7ff ffb1 	bl	8002548 <NVIC_EncodePriority>
 80025e6:	4602      	mov	r2, r0
 80025e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ff80 	bl	80024f4 <__NVIC_SetPriority>
}
 80025f4:	bf00      	nop
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff ff54 	bl	80024b8 <__NVIC_EnableIRQ>
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e00e      	b.n	8002648 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	795b      	ldrb	r3, [r3, #5]
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	d105      	bne.n	8002640 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fff0 	bl	8001620 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2202      	movs	r2, #2
 8002664:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 0201 	orr.w	r2, r2, #1
 8002674:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
 800267a:	e00a      	b.n	8002692 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	441a      	add	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3301      	adds	r3, #1
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	429a      	cmp	r2, r3
 8002698:	d3f0      	bcc.n	800267c <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2201      	movs	r2, #1
 80026a6:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80026a8:	693b      	ldr	r3, [r7, #16]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026c4:	f7ff faa6 	bl	8001c14 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e099      	b.n	8002808 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0201 	bic.w	r2, r2, #1
 80026f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026f4:	e00f      	b.n	8002716 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026f6:	f7ff fa8d 	bl	8001c14 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b05      	cmp	r3, #5
 8002702:	d908      	bls.n	8002716 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2220      	movs	r2, #32
 8002708:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2203      	movs	r2, #3
 800270e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e078      	b.n	8002808 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1e8      	bne.n	80026f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	4b38      	ldr	r3, [pc, #224]	; (8002810 <HAL_DMA_Init+0x158>)
 8002730:	4013      	ands	r3, r2
 8002732:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002742:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800274e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	699b      	ldr	r3, [r3, #24]
 8002754:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	4313      	orrs	r3, r2
 8002766:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	2b04      	cmp	r3, #4
 800276e:	d107      	bne.n	8002780 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	4313      	orrs	r3, r2
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	4313      	orrs	r3, r2
 800277e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f023 0307 	bic.w	r3, r3, #7
 8002796:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	4313      	orrs	r3, r2
 80027a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d117      	bne.n	80027da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00e      	beq.n	80027da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 fa9d 	bl	8002cfc <DMA_CheckFifoParam>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d008      	beq.n	80027da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2240      	movs	r2, #64	; 0x40
 80027cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027d6:	2301      	movs	r3, #1
 80027d8:	e016      	b.n	8002808 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 fa54 	bl	8002c90 <DMA_CalcBaseAndBitshift>
 80027e8:	4603      	mov	r3, r0
 80027ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f0:	223f      	movs	r2, #63	; 0x3f
 80027f2:	409a      	lsls	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	f010803f 	.word	0xf010803f

08002814 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002832:	2b01      	cmp	r3, #1
 8002834:	d101      	bne.n	800283a <HAL_DMA_Start_IT+0x26>
 8002836:	2302      	movs	r3, #2
 8002838:	e040      	b.n	80028bc <HAL_DMA_Start_IT+0xa8>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002848:	b2db      	uxtb	r3, r3
 800284a:	2b01      	cmp	r3, #1
 800284c:	d12f      	bne.n	80028ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2202      	movs	r2, #2
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 f9e6 	bl	8002c34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800286c:	223f      	movs	r2, #63	; 0x3f
 800286e:	409a      	lsls	r2, r3
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0216 	orr.w	r2, r2, #22
 8002882:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002888:	2b00      	cmp	r3, #0
 800288a:	d007      	beq.n	800289c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0208 	orr.w	r2, r2, #8
 800289a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	e005      	b.n	80028ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028b6:	2302      	movs	r3, #2
 80028b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d004      	beq.n	80028e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2280      	movs	r2, #128	; 0x80
 80028dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e00c      	b.n	80028fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2205      	movs	r2, #5
 80028e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0201 	bic.w	r2, r2, #1
 80028f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002914:	4b92      	ldr	r3, [pc, #584]	; (8002b60 <HAL_DMA_IRQHandler+0x258>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a92      	ldr	r2, [pc, #584]	; (8002b64 <HAL_DMA_IRQHandler+0x25c>)
 800291a:	fba2 2303 	umull	r2, r3, r2, r3
 800291e:	0a9b      	lsrs	r3, r3, #10
 8002920:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002932:	2208      	movs	r2, #8
 8002934:	409a      	lsls	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	4013      	ands	r3, r2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d01a      	beq.n	8002974 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0304 	and.w	r3, r3, #4
 8002948:	2b00      	cmp	r3, #0
 800294a:	d013      	beq.n	8002974 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0204 	bic.w	r2, r2, #4
 800295a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002960:	2208      	movs	r2, #8
 8002962:	409a      	lsls	r2, r3
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296c:	f043 0201 	orr.w	r2, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002978:	2201      	movs	r2, #1
 800297a:	409a      	lsls	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4013      	ands	r3, r2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d012      	beq.n	80029aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00b      	beq.n	80029aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002996:	2201      	movs	r2, #1
 8002998:	409a      	lsls	r2, r3
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a2:	f043 0202 	orr.w	r2, r3, #2
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ae:	2204      	movs	r2, #4
 80029b0:	409a      	lsls	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d012      	beq.n	80029e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00b      	beq.n	80029e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029cc:	2204      	movs	r2, #4
 80029ce:	409a      	lsls	r2, r3
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d8:	f043 0204 	orr.w	r2, r3, #4
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e4:	2210      	movs	r2, #16
 80029e6:	409a      	lsls	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4013      	ands	r3, r2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d043      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d03c      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	2210      	movs	r2, #16
 8002a04:	409a      	lsls	r2, r3
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d018      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d108      	bne.n	8002a38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d024      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	4798      	blx	r3
 8002a36:	e01f      	b.n	8002a78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01b      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4798      	blx	r3
 8002a48:	e016      	b.n	8002a78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d107      	bne.n	8002a68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 0208 	bic.w	r2, r2, #8
 8002a66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f000 808e 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0310 	and.w	r3, r3, #16
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 8086 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	409a      	lsls	r2, r3
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	2b05      	cmp	r3, #5
 8002ab0:	d136      	bne.n	8002b20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0216 	bic.w	r2, r2, #22
 8002ac0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d103      	bne.n	8002ae2 <HAL_DMA_IRQHandler+0x1da>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0208 	bic.w	r2, r2, #8
 8002af0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af6:	223f      	movs	r2, #63	; 0x3f
 8002af8:	409a      	lsls	r2, r3
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d07d      	beq.n	8002c12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
        }
        return;
 8002b1e:	e078      	b.n	8002c12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d01c      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d108      	bne.n	8002b4e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d030      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
 8002b4c:	e02b      	b.n	8002ba6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d027      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	4798      	blx	r3
 8002b5e:	e022      	b.n	8002ba6 <HAL_DMA_IRQHandler+0x29e>
 8002b60:	20000008 	.word	0x20000008
 8002b64:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10f      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 0210 	bic.w	r2, r2, #16
 8002b84:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d032      	beq.n	8002c14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d022      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2205      	movs	r2, #5
 8002bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0201 	bic.w	r2, r2, #1
 8002bd0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	60bb      	str	r3, [r7, #8]
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d307      	bcc.n	8002bee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1f2      	bne.n	8002bd2 <HAL_DMA_IRQHandler+0x2ca>
 8002bec:	e000      	b.n	8002bf0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002bee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d005      	beq.n	8002c14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	4798      	blx	r3
 8002c10:	e000      	b.n	8002c14 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c12:	bf00      	nop
    }
  }
}
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop

08002c1c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b40      	cmp	r3, #64	; 0x40
 8002c60:	d108      	bne.n	8002c74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c72:	e007      	b.n	8002c84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	60da      	str	r2, [r3, #12]
}
 8002c84:	bf00      	nop
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	3b10      	subs	r3, #16
 8002ca0:	4a14      	ldr	r2, [pc, #80]	; (8002cf4 <DMA_CalcBaseAndBitshift+0x64>)
 8002ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca6:	091b      	lsrs	r3, r3, #4
 8002ca8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002caa:	4a13      	ldr	r2, [pc, #76]	; (8002cf8 <DMA_CalcBaseAndBitshift+0x68>)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4413      	add	r3, r2
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b03      	cmp	r3, #3
 8002cbc:	d909      	bls.n	8002cd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cc6:	f023 0303 	bic.w	r3, r3, #3
 8002cca:	1d1a      	adds	r2, r3, #4
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	659a      	str	r2, [r3, #88]	; 0x58
 8002cd0:	e007      	b.n	8002ce2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cda:	f023 0303 	bic.w	r3, r3, #3
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	aaaaaaab 	.word	0xaaaaaaab
 8002cf8:	0800a40c 	.word	0x0800a40c

08002cfc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11f      	bne.n	8002d56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2b03      	cmp	r3, #3
 8002d1a:	d855      	bhi.n	8002dc8 <DMA_CheckFifoParam+0xcc>
 8002d1c:	a201      	add	r2, pc, #4	; (adr r2, 8002d24 <DMA_CheckFifoParam+0x28>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08002d35 	.word	0x08002d35
 8002d28:	08002d47 	.word	0x08002d47
 8002d2c:	08002d35 	.word	0x08002d35
 8002d30:	08002dc9 	.word	0x08002dc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d045      	beq.n	8002dcc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d44:	e042      	b.n	8002dcc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d4e:	d13f      	bne.n	8002dd0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d54:	e03c      	b.n	8002dd0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d5e:	d121      	bne.n	8002da4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d836      	bhi.n	8002dd4 <DMA_CheckFifoParam+0xd8>
 8002d66:	a201      	add	r2, pc, #4	; (adr r2, 8002d6c <DMA_CheckFifoParam+0x70>)
 8002d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d6c:	08002d7d 	.word	0x08002d7d
 8002d70:	08002d83 	.word	0x08002d83
 8002d74:	08002d7d 	.word	0x08002d7d
 8002d78:	08002d95 	.word	0x08002d95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d80:	e02f      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d024      	beq.n	8002dd8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d92:	e021      	b.n	8002dd8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d9c:	d11e      	bne.n	8002ddc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002da2:	e01b      	b.n	8002ddc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d902      	bls.n	8002db0 <DMA_CheckFifoParam+0xb4>
 8002daa:	2b03      	cmp	r3, #3
 8002dac:	d003      	beq.n	8002db6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dae:	e018      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      break;
 8002db4:	e015      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00e      	beq.n	8002de0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc6:	e00b      	b.n	8002de0 <DMA_CheckFifoParam+0xe4>
      break;
 8002dc8:	bf00      	nop
 8002dca:	e00a      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dcc:	bf00      	nop
 8002dce:	e008      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dd0:	bf00      	nop
 8002dd2:	e006      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dd4:	bf00      	nop
 8002dd6:	e004      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;
 8002dd8:	bf00      	nop
 8002dda:	e002      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;   
 8002ddc:	bf00      	nop
 8002dde:	e000      	b.n	8002de2 <DMA_CheckFifoParam+0xe6>
      break;
 8002de0:	bf00      	nop
    }
  } 
  
  return status; 
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3714      	adds	r7, #20
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b089      	sub	sp, #36	; 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e06:	2300      	movs	r3, #0
 8002e08:	61fb      	str	r3, [r7, #28]
 8002e0a:	e16b      	b.n	80030e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	f040 815a 	bne.w	80030de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d00b      	beq.n	8002e4a <HAL_GPIO_Init+0x5a>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d007      	beq.n	8002e4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e3e:	2b11      	cmp	r3, #17
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b12      	cmp	r3, #18
 8002e48:	d130      	bne.n	8002eac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	2203      	movs	r2, #3
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68da      	ldr	r2, [r3, #12]
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e80:	2201      	movs	r2, #1
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	091b      	lsrs	r3, r3, #4
 8002e96:	f003 0201 	and.w	r2, r3, #1
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69ba      	ldr	r2, [r7, #24]
 8002eaa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d003      	beq.n	8002eec <HAL_GPIO_Init+0xfc>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b12      	cmp	r3, #18
 8002eea:	d123      	bne.n	8002f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	08da      	lsrs	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3208      	adds	r2, #8
 8002ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	220f      	movs	r2, #15
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	08da      	lsrs	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3208      	adds	r2, #8
 8002f2e:	69b9      	ldr	r1, [r7, #24]
 8002f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0203 	and.w	r2, r3, #3
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80b4 	beq.w	80030de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b5f      	ldr	r3, [pc, #380]	; (80030f8 <HAL_GPIO_Init+0x308>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	4a5e      	ldr	r2, [pc, #376]	; (80030f8 <HAL_GPIO_Init+0x308>)
 8002f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f84:	6453      	str	r3, [r2, #68]	; 0x44
 8002f86:	4b5c      	ldr	r3, [pc, #368]	; (80030f8 <HAL_GPIO_Init+0x308>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f92:	4a5a      	ldr	r2, [pc, #360]	; (80030fc <HAL_GPIO_Init+0x30c>)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	3302      	adds	r3, #2
 8002f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	220f      	movs	r2, #15
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a51      	ldr	r2, [pc, #324]	; (8003100 <HAL_GPIO_Init+0x310>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d02b      	beq.n	8003016 <HAL_GPIO_Init+0x226>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a50      	ldr	r2, [pc, #320]	; (8003104 <HAL_GPIO_Init+0x314>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d025      	beq.n	8003012 <HAL_GPIO_Init+0x222>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4f      	ldr	r2, [pc, #316]	; (8003108 <HAL_GPIO_Init+0x318>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d01f      	beq.n	800300e <HAL_GPIO_Init+0x21e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4e      	ldr	r2, [pc, #312]	; (800310c <HAL_GPIO_Init+0x31c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d019      	beq.n	800300a <HAL_GPIO_Init+0x21a>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4d      	ldr	r2, [pc, #308]	; (8003110 <HAL_GPIO_Init+0x320>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d013      	beq.n	8003006 <HAL_GPIO_Init+0x216>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4c      	ldr	r2, [pc, #304]	; (8003114 <HAL_GPIO_Init+0x324>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d00d      	beq.n	8003002 <HAL_GPIO_Init+0x212>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4b      	ldr	r2, [pc, #300]	; (8003118 <HAL_GPIO_Init+0x328>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d007      	beq.n	8002ffe <HAL_GPIO_Init+0x20e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4a      	ldr	r2, [pc, #296]	; (800311c <HAL_GPIO_Init+0x32c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d101      	bne.n	8002ffa <HAL_GPIO_Init+0x20a>
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	e00e      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	e00c      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8002ffe:	2306      	movs	r3, #6
 8003000:	e00a      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003002:	2305      	movs	r3, #5
 8003004:	e008      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003006:	2304      	movs	r3, #4
 8003008:	e006      	b.n	8003018 <HAL_GPIO_Init+0x228>
 800300a:	2303      	movs	r3, #3
 800300c:	e004      	b.n	8003018 <HAL_GPIO_Init+0x228>
 800300e:	2302      	movs	r3, #2
 8003010:	e002      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003016:	2300      	movs	r3, #0
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	f002 0203 	and.w	r2, r2, #3
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	4093      	lsls	r3, r2
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003028:	4934      	ldr	r1, [pc, #208]	; (80030fc <HAL_GPIO_Init+0x30c>)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	089b      	lsrs	r3, r3, #2
 800302e:	3302      	adds	r3, #2
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003036:	4b3a      	ldr	r3, [pc, #232]	; (8003120 <HAL_GPIO_Init+0x330>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	43db      	mvns	r3, r3
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	4013      	ands	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800305a:	4a31      	ldr	r2, [pc, #196]	; (8003120 <HAL_GPIO_Init+0x330>)
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003060:	4b2f      	ldr	r3, [pc, #188]	; (8003120 <HAL_GPIO_Init+0x330>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4313      	orrs	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003084:	4a26      	ldr	r2, [pc, #152]	; (8003120 <HAL_GPIO_Init+0x330>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800308a:	4b25      	ldr	r3, [pc, #148]	; (8003120 <HAL_GPIO_Init+0x330>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	43db      	mvns	r3, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4013      	ands	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ae:	4a1c      	ldr	r2, [pc, #112]	; (8003120 <HAL_GPIO_Init+0x330>)
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030b4:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <HAL_GPIO_Init+0x330>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	43db      	mvns	r3, r3
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	4013      	ands	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030d8:	4a11      	ldr	r2, [pc, #68]	; (8003120 <HAL_GPIO_Init+0x330>)
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3301      	adds	r3, #1
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	2b0f      	cmp	r3, #15
 80030e8:	f67f ae90 	bls.w	8002e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030ec:	bf00      	nop
 80030ee:	3724      	adds	r7, #36	; 0x24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	40023800 	.word	0x40023800
 80030fc:	40013800 	.word	0x40013800
 8003100:	40020000 	.word	0x40020000
 8003104:	40020400 	.word	0x40020400
 8003108:	40020800 	.word	0x40020800
 800310c:	40020c00 	.word	0x40020c00
 8003110:	40021000 	.word	0x40021000
 8003114:	40021400 	.word	0x40021400
 8003118:	40021800 	.word	0x40021800
 800311c:	40021c00 	.word	0x40021c00
 8003120:	40013c00 	.word	0x40013c00

08003124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	460b      	mov	r3, r1
 800312e:	807b      	strh	r3, [r7, #2]
 8003130:	4613      	mov	r3, r2
 8003132:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003134:	787b      	ldrb	r3, [r7, #1]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800313a:	887a      	ldrh	r2, [r7, #2]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003140:	e003      	b.n	800314a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003142:	887b      	ldrh	r3, [r7, #2]
 8003144:	041a      	lsls	r2, r3, #16
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	619a      	str	r2, [r3, #24]
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b084      	sub	sp, #16
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e02b      	b.n	80031c0 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003170:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f245 5255 	movw	r2, #21845	; 0x5555
 800317a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6852      	ldr	r2, [r2, #4]
 8003184:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	6892      	ldr	r2, [r2, #8]
 800318e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003190:	f7fe fd40 	bl	8001c14 <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8003196:	e008      	b.n	80031aa <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003198:	f7fe fd3c 	bl	8001c14 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b30      	cmp	r3, #48	; 0x30
 80031a4:	d901      	bls.n	80031aa <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e00a      	b.n	80031c0 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f1      	bne.n	8003198 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80031bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80031d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e25b      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d075      	beq.n	80032f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003206:	4ba3      	ldr	r3, [pc, #652]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 030c 	and.w	r3, r3, #12
 800320e:	2b04      	cmp	r3, #4
 8003210:	d00c      	beq.n	800322c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003212:	4ba0      	ldr	r3, [pc, #640]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800321a:	2b08      	cmp	r3, #8
 800321c:	d112      	bne.n	8003244 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321e:	4b9d      	ldr	r3, [pc, #628]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003226:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800322a:	d10b      	bne.n	8003244 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800322c:	4b99      	ldr	r3, [pc, #612]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d05b      	beq.n	80032f0 <HAL_RCC_OscConfig+0x108>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d157      	bne.n	80032f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e236      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800324c:	d106      	bne.n	800325c <HAL_RCC_OscConfig+0x74>
 800324e:	4b91      	ldr	r3, [pc, #580]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a90      	ldr	r2, [pc, #576]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	e01d      	b.n	8003298 <HAL_RCC_OscConfig+0xb0>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003264:	d10c      	bne.n	8003280 <HAL_RCC_OscConfig+0x98>
 8003266:	4b8b      	ldr	r3, [pc, #556]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a8a      	ldr	r2, [pc, #552]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800326c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	4b88      	ldr	r3, [pc, #544]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a87      	ldr	r2, [pc, #540]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	e00b      	b.n	8003298 <HAL_RCC_OscConfig+0xb0>
 8003280:	4b84      	ldr	r3, [pc, #528]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a83      	ldr	r2, [pc, #524]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	4b81      	ldr	r3, [pc, #516]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a80      	ldr	r2, [pc, #512]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003292:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d013      	beq.n	80032c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7fe fcb8 	bl	8001c14 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a8:	f7fe fcb4 	bl	8001c14 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	; 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e1fb      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ba:	4b76      	ldr	r3, [pc, #472]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0xc0>
 80032c6:	e014      	b.n	80032f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7fe fca4 	bl	8001c14 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032d0:	f7fe fca0 	bl	8001c14 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	; 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e1e7      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032e2:	4b6c      	ldr	r3, [pc, #432]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1f0      	bne.n	80032d0 <HAL_RCC_OscConfig+0xe8>
 80032ee:	e000      	b.n	80032f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d063      	beq.n	80033c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032fe:	4b65      	ldr	r3, [pc, #404]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800330a:	4b62      	ldr	r3, [pc, #392]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003312:	2b08      	cmp	r3, #8
 8003314:	d11c      	bne.n	8003350 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003316:	4b5f      	ldr	r3, [pc, #380]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d116      	bne.n	8003350 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	4b5c      	ldr	r3, [pc, #368]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <HAL_RCC_OscConfig+0x152>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e1bb      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b56      	ldr	r3, [pc, #344]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4952      	ldr	r1, [pc, #328]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334e:	e03a      	b.n	80033c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003358:	4b4f      	ldr	r3, [pc, #316]	; (8003498 <HAL_RCC_OscConfig+0x2b0>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7fe fc59 	bl	8001c14 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003366:	f7fe fc55 	bl	8001c14 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e19c      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	4b46      	ldr	r3, [pc, #280]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003384:	4b43      	ldr	r3, [pc, #268]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4940      	ldr	r1, [pc, #256]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003394:	4313      	orrs	r3, r2
 8003396:	600b      	str	r3, [r1, #0]
 8003398:	e015      	b.n	80033c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800339a:	4b3f      	ldr	r3, [pc, #252]	; (8003498 <HAL_RCC_OscConfig+0x2b0>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7fe fc38 	bl	8001c14 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033a8:	f7fe fc34 	bl	8001c14 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e17b      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	4b36      	ldr	r3, [pc, #216]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d030      	beq.n	8003434 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d016      	beq.n	8003408 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033da:	4b30      	ldr	r3, [pc, #192]	; (800349c <HAL_RCC_OscConfig+0x2b4>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7fe fc18 	bl	8001c14 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033e8:	f7fe fc14 	bl	8001c14 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e15b      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	4b26      	ldr	r3, [pc, #152]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 80033fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x200>
 8003406:	e015      	b.n	8003434 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003408:	4b24      	ldr	r3, [pc, #144]	; (800349c <HAL_RCC_OscConfig+0x2b4>)
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340e:	f7fe fc01 	bl	8001c14 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003414:	e008      	b.n	8003428 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003416:	f7fe fbfd 	bl	8001c14 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e144      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003428:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800342a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d1f0      	bne.n	8003416 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0304 	and.w	r3, r3, #4
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 80a0 	beq.w	8003582 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003442:	2300      	movs	r3, #0
 8003444:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003446:	4b13      	ldr	r3, [pc, #76]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10f      	bne.n	8003472 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	60bb      	str	r3, [r7, #8]
 8003456:	4b0f      	ldr	r3, [pc, #60]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	4a0e      	ldr	r2, [pc, #56]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 800345c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003460:	6413      	str	r3, [r2, #64]	; 0x40
 8003462:	4b0c      	ldr	r3, [pc, #48]	; (8003494 <HAL_RCC_OscConfig+0x2ac>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800346e:	2301      	movs	r3, #1
 8003470:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003472:	4b0b      	ldr	r3, [pc, #44]	; (80034a0 <HAL_RCC_OscConfig+0x2b8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800347a:	2b00      	cmp	r3, #0
 800347c:	d121      	bne.n	80034c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800347e:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <HAL_RCC_OscConfig+0x2b8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a07      	ldr	r2, [pc, #28]	; (80034a0 <HAL_RCC_OscConfig+0x2b8>)
 8003484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800348a:	f7fe fbc3 	bl	8001c14 <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003490:	e011      	b.n	80034b6 <HAL_RCC_OscConfig+0x2ce>
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800
 8003498:	42470000 	.word	0x42470000
 800349c:	42470e80 	.word	0x42470e80
 80034a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a4:	f7fe fbb6 	bl	8001c14 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e0fd      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b6:	4b81      	ldr	r3, [pc, #516]	; (80036bc <HAL_RCC_OscConfig+0x4d4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f0      	beq.n	80034a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d106      	bne.n	80034d8 <HAL_RCC_OscConfig+0x2f0>
 80034ca:	4b7d      	ldr	r3, [pc, #500]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ce:	4a7c      	ldr	r2, [pc, #496]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	6713      	str	r3, [r2, #112]	; 0x70
 80034d6:	e01c      	b.n	8003512 <HAL_RCC_OscConfig+0x32a>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	2b05      	cmp	r3, #5
 80034de:	d10c      	bne.n	80034fa <HAL_RCC_OscConfig+0x312>
 80034e0:	4b77      	ldr	r3, [pc, #476]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e4:	4a76      	ldr	r2, [pc, #472]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034e6:	f043 0304 	orr.w	r3, r3, #4
 80034ea:	6713      	str	r3, [r2, #112]	; 0x70
 80034ec:	4b74      	ldr	r3, [pc, #464]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f0:	4a73      	ldr	r2, [pc, #460]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034f2:	f043 0301 	orr.w	r3, r3, #1
 80034f6:	6713      	str	r3, [r2, #112]	; 0x70
 80034f8:	e00b      	b.n	8003512 <HAL_RCC_OscConfig+0x32a>
 80034fa:	4b71      	ldr	r3, [pc, #452]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fe:	4a70      	ldr	r2, [pc, #448]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003500:	f023 0301 	bic.w	r3, r3, #1
 8003504:	6713      	str	r3, [r2, #112]	; 0x70
 8003506:	4b6e      	ldr	r3, [pc, #440]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350a:	4a6d      	ldr	r2, [pc, #436]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 800350c:	f023 0304 	bic.w	r3, r3, #4
 8003510:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d015      	beq.n	8003546 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800351a:	f7fe fb7b 	bl	8001c14 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003520:	e00a      	b.n	8003538 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003522:	f7fe fb77 	bl	8001c14 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003530:	4293      	cmp	r3, r2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e0bc      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003538:	4b61      	ldr	r3, [pc, #388]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 800353a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0ee      	beq.n	8003522 <HAL_RCC_OscConfig+0x33a>
 8003544:	e014      	b.n	8003570 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003546:	f7fe fb65 	bl	8001c14 <HAL_GetTick>
 800354a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800354c:	e00a      	b.n	8003564 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800354e:	f7fe fb61 	bl	8001c14 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	f241 3288 	movw	r2, #5000	; 0x1388
 800355c:	4293      	cmp	r3, r2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e0a6      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003564:	4b56      	ldr	r3, [pc, #344]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1ee      	bne.n	800354e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003570:	7dfb      	ldrb	r3, [r7, #23]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d105      	bne.n	8003582 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003576:	4b52      	ldr	r3, [pc, #328]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	4a51      	ldr	r2, [pc, #324]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 800357c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003580:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 8092 	beq.w	80036b0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800358c:	4b4c      	ldr	r3, [pc, #304]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 030c 	and.w	r3, r3, #12
 8003594:	2b08      	cmp	r3, #8
 8003596:	d05c      	beq.n	8003652 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	2b02      	cmp	r3, #2
 800359e:	d141      	bne.n	8003624 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a0:	4b48      	ldr	r3, [pc, #288]	; (80036c4 <HAL_RCC_OscConfig+0x4dc>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a6:	f7fe fb35 	bl	8001c14 <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ac:	e008      	b.n	80035c0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ae:	f7fe fb31 	bl	8001c14 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e078      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c0:	4b3f      	ldr	r3, [pc, #252]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1f0      	bne.n	80035ae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69da      	ldr	r2, [r3, #28]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	019b      	lsls	r3, r3, #6
 80035dc:	431a      	orrs	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e2:	085b      	lsrs	r3, r3, #1
 80035e4:	3b01      	subs	r3, #1
 80035e6:	041b      	lsls	r3, r3, #16
 80035e8:	431a      	orrs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ee:	061b      	lsls	r3, r3, #24
 80035f0:	4933      	ldr	r1, [pc, #204]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f6:	4b33      	ldr	r3, [pc, #204]	; (80036c4 <HAL_RCC_OscConfig+0x4dc>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fe fb0a 	bl	8001c14 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003604:	f7fe fb06 	bl	8001c14 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e04d      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x41c>
 8003622:	e045      	b.n	80036b0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003624:	4b27      	ldr	r3, [pc, #156]	; (80036c4 <HAL_RCC_OscConfig+0x4dc>)
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362a:	f7fe faf3 	bl	8001c14 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003632:	f7fe faef 	bl	8001c14 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e036      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003644:	4b1e      	ldr	r3, [pc, #120]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f0      	bne.n	8003632 <HAL_RCC_OscConfig+0x44a>
 8003650:	e02e      	b.n	80036b0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d101      	bne.n	800365e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e029      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800365e:	4b18      	ldr	r3, [pc, #96]	; (80036c0 <HAL_RCC_OscConfig+0x4d8>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	429a      	cmp	r2, r3
 8003670:	d11c      	bne.n	80036ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d115      	bne.n	80036ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003680:	68fa      	ldr	r2, [r7, #12]
 8003682:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003686:	4013      	ands	r3, r2
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800368c:	4293      	cmp	r3, r2
 800368e:	d10d      	bne.n	80036ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d106      	bne.n	80036ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d001      	beq.n	80036b0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3718      	adds	r7, #24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40007000 	.word	0x40007000
 80036c0:	40023800 	.word	0x40023800
 80036c4:	42470060 	.word	0x42470060

080036c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d101      	bne.n	80036dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e0cc      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036dc:	4b68      	ldr	r3, [pc, #416]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 030f 	and.w	r3, r3, #15
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d90c      	bls.n	8003704 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b65      	ldr	r3, [pc, #404]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f2:	4b63      	ldr	r3, [pc, #396]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 030f 	and.w	r3, r3, #15
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d001      	beq.n	8003704 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0b8      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d020      	beq.n	8003752 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800371c:	4b59      	ldr	r3, [pc, #356]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a58      	ldr	r2, [pc, #352]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003726:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	2b00      	cmp	r3, #0
 8003732:	d005      	beq.n	8003740 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003734:	4b53      	ldr	r3, [pc, #332]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	4a52      	ldr	r2, [pc, #328]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800373e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003740:	4b50      	ldr	r3, [pc, #320]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	494d      	ldr	r1, [pc, #308]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	4313      	orrs	r3, r2
 8003750:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d044      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d107      	bne.n	8003776 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003766:	4b47      	ldr	r3, [pc, #284]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d119      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e07f      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d003      	beq.n	8003786 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003782:	2b03      	cmp	r3, #3
 8003784:	d107      	bne.n	8003796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003786:	4b3f      	ldr	r3, [pc, #252]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e06f      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003796:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e067      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037a6:	4b37      	ldr	r3, [pc, #220]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f023 0203 	bic.w	r2, r3, #3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	4934      	ldr	r1, [pc, #208]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037b8:	f7fe fa2c 	bl	8001c14 <HAL_GetTick>
 80037bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037be:	e00a      	b.n	80037d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037c0:	f7fe fa28 	bl	8001c14 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e04f      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d6:	4b2b      	ldr	r3, [pc, #172]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 020c 	and.w	r2, r3, #12
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d1eb      	bne.n	80037c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037e8:	4b25      	ldr	r3, [pc, #148]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 030f 	and.w	r3, r3, #15
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d20c      	bcs.n	8003810 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f6:	4b22      	ldr	r3, [pc, #136]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 80037f8:	683a      	ldr	r2, [r7, #0]
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037fe:	4b20      	ldr	r3, [pc, #128]	; (8003880 <HAL_RCC_ClockConfig+0x1b8>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 030f 	and.w	r3, r3, #15
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d001      	beq.n	8003810 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e032      	b.n	8003876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0304 	and.w	r3, r3, #4
 8003818:	2b00      	cmp	r3, #0
 800381a:	d008      	beq.n	800382e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800381c:	4b19      	ldr	r3, [pc, #100]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	4916      	ldr	r1, [pc, #88]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800382a:	4313      	orrs	r3, r2
 800382c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b00      	cmp	r3, #0
 8003838:	d009      	beq.n	800384e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800383a:	4b12      	ldr	r3, [pc, #72]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	00db      	lsls	r3, r3, #3
 8003848:	490e      	ldr	r1, [pc, #56]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	4313      	orrs	r3, r2
 800384c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800384e:	f000 f821 	bl	8003894 <HAL_RCC_GetSysClockFreq>
 8003852:	4601      	mov	r1, r0
 8003854:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <HAL_RCC_ClockConfig+0x1bc>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	091b      	lsrs	r3, r3, #4
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	4a0a      	ldr	r2, [pc, #40]	; (8003888 <HAL_RCC_ClockConfig+0x1c0>)
 8003860:	5cd3      	ldrb	r3, [r2, r3]
 8003862:	fa21 f303 	lsr.w	r3, r1, r3
 8003866:	4a09      	ldr	r2, [pc, #36]	; (800388c <HAL_RCC_ClockConfig+0x1c4>)
 8003868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <HAL_RCC_ClockConfig+0x1c8>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f7fe f8ca 	bl	8001a08 <HAL_InitTick>

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40023c00 	.word	0x40023c00
 8003884:	40023800 	.word	0x40023800
 8003888:	0800a3f4 	.word	0x0800a3f4
 800388c:	20000008 	.word	0x20000008
 8003890:	2000000c 	.word	0x2000000c

08003894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	607b      	str	r3, [r7, #4]
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	2300      	movs	r3, #0
 80038a4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038aa:	4b50      	ldr	r3, [pc, #320]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 030c 	and.w	r3, r3, #12
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d007      	beq.n	80038c6 <HAL_RCC_GetSysClockFreq+0x32>
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d008      	beq.n	80038cc <HAL_RCC_GetSysClockFreq+0x38>
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f040 808d 	bne.w	80039da <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038c0:	4b4b      	ldr	r3, [pc, #300]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80038c2:	60bb      	str	r3, [r7, #8]
       break;
 80038c4:	e08c      	b.n	80039e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038c6:	4b4b      	ldr	r3, [pc, #300]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80038c8:	60bb      	str	r3, [r7, #8]
      break;
 80038ca:	e089      	b.n	80039e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038cc:	4b47      	ldr	r3, [pc, #284]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038d6:	4b45      	ldr	r3, [pc, #276]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d023      	beq.n	800392a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e2:	4b42      	ldr	r3, [pc, #264]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	099b      	lsrs	r3, r3, #6
 80038e8:	f04f 0400 	mov.w	r4, #0
 80038ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	ea03 0501 	and.w	r5, r3, r1
 80038f8:	ea04 0602 	and.w	r6, r4, r2
 80038fc:	4a3d      	ldr	r2, [pc, #244]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80038fe:	fb02 f106 	mul.w	r1, r2, r6
 8003902:	2200      	movs	r2, #0
 8003904:	fb02 f205 	mul.w	r2, r2, r5
 8003908:	440a      	add	r2, r1
 800390a:	493a      	ldr	r1, [pc, #232]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800390c:	fba5 0101 	umull	r0, r1, r5, r1
 8003910:	1853      	adds	r3, r2, r1
 8003912:	4619      	mov	r1, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f04f 0400 	mov.w	r4, #0
 800391a:	461a      	mov	r2, r3
 800391c:	4623      	mov	r3, r4
 800391e:	f7fc fc57 	bl	80001d0 <__aeabi_uldivmod>
 8003922:	4603      	mov	r3, r0
 8003924:	460c      	mov	r4, r1
 8003926:	60fb      	str	r3, [r7, #12]
 8003928:	e049      	b.n	80039be <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800392a:	4b30      	ldr	r3, [pc, #192]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	099b      	lsrs	r3, r3, #6
 8003930:	f04f 0400 	mov.w	r4, #0
 8003934:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	ea03 0501 	and.w	r5, r3, r1
 8003940:	ea04 0602 	and.w	r6, r4, r2
 8003944:	4629      	mov	r1, r5
 8003946:	4632      	mov	r2, r6
 8003948:	f04f 0300 	mov.w	r3, #0
 800394c:	f04f 0400 	mov.w	r4, #0
 8003950:	0154      	lsls	r4, r2, #5
 8003952:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003956:	014b      	lsls	r3, r1, #5
 8003958:	4619      	mov	r1, r3
 800395a:	4622      	mov	r2, r4
 800395c:	1b49      	subs	r1, r1, r5
 800395e:	eb62 0206 	sbc.w	r2, r2, r6
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	f04f 0400 	mov.w	r4, #0
 800396a:	0194      	lsls	r4, r2, #6
 800396c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003970:	018b      	lsls	r3, r1, #6
 8003972:	1a5b      	subs	r3, r3, r1
 8003974:	eb64 0402 	sbc.w	r4, r4, r2
 8003978:	f04f 0100 	mov.w	r1, #0
 800397c:	f04f 0200 	mov.w	r2, #0
 8003980:	00e2      	lsls	r2, r4, #3
 8003982:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003986:	00d9      	lsls	r1, r3, #3
 8003988:	460b      	mov	r3, r1
 800398a:	4614      	mov	r4, r2
 800398c:	195b      	adds	r3, r3, r5
 800398e:	eb44 0406 	adc.w	r4, r4, r6
 8003992:	f04f 0100 	mov.w	r1, #0
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	02a2      	lsls	r2, r4, #10
 800399c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80039a0:	0299      	lsls	r1, r3, #10
 80039a2:	460b      	mov	r3, r1
 80039a4:	4614      	mov	r4, r2
 80039a6:	4618      	mov	r0, r3
 80039a8:	4621      	mov	r1, r4
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f04f 0400 	mov.w	r4, #0
 80039b0:	461a      	mov	r2, r3
 80039b2:	4623      	mov	r3, r4
 80039b4:	f7fc fc0c 	bl	80001d0 <__aeabi_uldivmod>
 80039b8:	4603      	mov	r3, r0
 80039ba:	460c      	mov	r4, r1
 80039bc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039be:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <HAL_RCC_GetSysClockFreq+0x158>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	0c1b      	lsrs	r3, r3, #16
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	3301      	adds	r3, #1
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d6:	60bb      	str	r3, [r7, #8]
      break;
 80039d8:	e002      	b.n	80039e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80039dc:	60bb      	str	r3, [r7, #8]
      break;
 80039de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e0:	68bb      	ldr	r3, [r7, #8]
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40023800 	.word	0x40023800
 80039f0:	00f42400 	.word	0x00f42400
 80039f4:	017d7840 	.word	0x017d7840

080039f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039fc:	4b03      	ldr	r3, [pc, #12]	; (8003a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80039fe:	681b      	ldr	r3, [r3, #0]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	20000008 	.word	0x20000008

08003a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a14:	f7ff fff0 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a18:	4601      	mov	r1, r0
 8003a1a:	4b05      	ldr	r3, [pc, #20]	; (8003a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	0a9b      	lsrs	r3, r3, #10
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	4a03      	ldr	r2, [pc, #12]	; (8003a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a26:	5cd3      	ldrb	r3, [r2, r3]
 8003a28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40023800 	.word	0x40023800
 8003a34:	0800a404 	.word	0x0800a404

08003a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a3c:	f7ff ffdc 	bl	80039f8 <HAL_RCC_GetHCLKFreq>
 8003a40:	4601      	mov	r1, r0
 8003a42:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	0b5b      	lsrs	r3, r3, #13
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	4a03      	ldr	r2, [pc, #12]	; (8003a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a4e:	5cd3      	ldrb	r3, [r2, r3]
 8003a50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	0800a404 	.word	0x0800a404

08003a60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	220f      	movs	r2, #15
 8003a6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a70:	4b12      	ldr	r3, [pc, #72]	; (8003abc <HAL_RCC_GetClockConfig+0x5c>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 0203 	and.w	r2, r3, #3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a7c:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <HAL_RCC_GetClockConfig+0x5c>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a88:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <HAL_RCC_GetClockConfig+0x5c>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a94:	4b09      	ldr	r3, [pc, #36]	; (8003abc <HAL_RCC_GetClockConfig+0x5c>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	08db      	lsrs	r3, r3, #3
 8003a9a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <HAL_RCC_GetClockConfig+0x60>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 020f 	and.w	r2, r3, #15
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	601a      	str	r2, [r3, #0]
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800
 8003ac0:	40023c00 	.word	0x40023c00

08003ac4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e022      	b.n	8003b1c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d105      	bne.n	8003aee <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7fd fdbb 	bl	8001664 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2203      	movs	r2, #3
 8003af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f814 	bl	8003b24 <HAL_SD_InitCard>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e00a      	b.n	8003b1c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b08e      	sub	sp, #56	; 0x38
 8003b28:	af04      	add	r7, sp, #16
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003b34:	2300      	movs	r3, #0
 8003b36:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003b40:	2376      	movs	r3, #118	; 0x76
 8003b42:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681d      	ldr	r5, [r3, #0]
 8003b48:	466c      	mov	r4, sp
 8003b4a:	f107 0314 	add.w	r3, r7, #20
 8003b4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b56:	f107 0308 	add.w	r3, r7, #8
 8003b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	f002 fc17 	bl	8006390 <SDIO_Init>
 8003b62:	4603      	mov	r3, r0
 8003b64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8003b68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e031      	b.n	8003bd8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003b74:	4b1a      	ldr	r3, [pc, #104]	; (8003be0 <HAL_SD_InitCard+0xbc>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f002 fc4f 	bl	8006422 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003b84:	4b16      	ldr	r3, [pc, #88]	; (8003be0 <HAL_SD_InitCard+0xbc>)
 8003b86:	2201      	movs	r2, #1
 8003b88:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 ffdc 	bl	8004b48 <SD_PowerON>
 8003b90:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b92:	6a3b      	ldr	r3, [r7, #32]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00b      	beq.n	8003bb0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ba4:	6a3b      	ldr	r3, [r7, #32]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e013      	b.n	8003bd8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 fefb 	bl	80049ac <SD_InitCard>
 8003bb6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bb8:	6a3b      	ldr	r3, [r7, #32]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00b      	beq.n	8003bd6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e000      	b.n	8003bd8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3728      	adds	r7, #40	; 0x28
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bdb0      	pop	{r4, r5, r7, pc}
 8003be0:	422580a0 	.word	0x422580a0

08003be4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08c      	sub	sp, #48	; 0x30
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d107      	bne.n	8003c0c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c00:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0c9      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	f040 80c2 	bne.w	8003d9e <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	441a      	add	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d907      	bls.n	8003c3e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c32:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e0b0      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2203      	movs	r2, #3
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8003c5c:	f043 0302 	orr.w	r3, r3, #2
 8003c60:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	4a50      	ldr	r2, [pc, #320]	; (8003da8 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8003c68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	4a4f      	ldr	r2, [pc, #316]	; (8003dac <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8003c70:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	2200      	movs	r2, #0
 8003c78:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3380      	adds	r3, #128	; 0x80
 8003c84:	4619      	mov	r1, r3
 8003c86:	68ba      	ldr	r2, [r7, #8]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	025b      	lsls	r3, r3, #9
 8003c8c:	089b      	lsrs	r3, r3, #2
 8003c8e:	f7fe fdc1 	bl	8002814 <HAL_DMA_Start_IT>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d017      	beq.n	8003cc8 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8003ca6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a40      	ldr	r2, [pc, #256]	; (8003db0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8003cae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e06b      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003cc8:	4b3a      	ldr	r3, [pc, #232]	; (8003db4 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d002      	beq.n	8003cdc <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 8003cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd8:	025b      	lsls	r3, r3, #9
 8003cda:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f002 fc2f 	bl	8006548 <SDMMC_CmdBlockLength>
 8003cea:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 8003cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00f      	beq.n	8003d12 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a2e      	ldr	r2, [pc, #184]	; (8003db0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8003cf8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d00:	431a      	orrs	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e046      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003d12:	f04f 33ff 	mov.w	r3, #4294967295
 8003d16:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	025b      	lsls	r3, r3, #9
 8003d1c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003d1e:	2390      	movs	r3, #144	; 0x90
 8003d20:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003d22:	2302      	movs	r3, #2
 8003d24:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f107 0210 	add.w	r2, r7, #16
 8003d36:	4611      	mov	r1, r2
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f002 fbd9 	bl	80064f0 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d90a      	bls.n	8003d5a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2282      	movs	r2, #130	; 0x82
 8003d48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d50:	4618      	mov	r0, r3
 8003d52:	f002 fc3d 	bl	80065d0 <SDMMC_CmdReadMultiBlock>
 8003d56:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003d58:	e009      	b.n	8003d6e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2281      	movs	r2, #129	; 0x81
 8003d5e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d66:	4618      	mov	r0, r3
 8003d68:	f002 fc10 	bl	800658c <SDMMC_CmdReadSingleBlock>
 8003d6c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d012      	beq.n	8003d9a <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a0d      	ldr	r2, [pc, #52]	; (8003db0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8003d7a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d82:	431a      	orrs	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e002      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	e000      	b.n	8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 8003d9e:	2302      	movs	r3, #2
  }
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3730      	adds	r7, #48	; 0x30
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	080047bb 	.word	0x080047bb
 8003dac:	0800482d 	.word	0x0800482d
 8003db0:	004005ff 	.word	0x004005ff
 8003db4:	4225858c 	.word	0x4225858c

08003db8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b08c      	sub	sp, #48	; 0x30
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
 8003dc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d107      	bne.n	8003de0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0ce      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	f040 80c7 	bne.w	8003f7c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003df4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	441a      	add	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d907      	bls.n	8003e12 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e06:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e0b5      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2203      	movs	r2, #3
 8003e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8003e30:	f043 0302 	orr.w	r3, r3, #2
 8003e34:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e3a:	4a53      	ldr	r2, [pc, #332]	; (8003f88 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8003e3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e42:	4a52      	ldr	r2, [pc, #328]	; (8003f8c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8003e44:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d002      	beq.n	8003e5c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8003e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e58:	025b      	lsls	r3, r3, #9
 8003e5a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e64:	4618      	mov	r0, r3
 8003e66:	f002 fb6f 	bl	8006548 <SDMMC_CmdBlockLength>
 8003e6a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00f      	beq.n	8003e92 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a46      	ldr	r2, [pc, #280]	; (8003f90 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8003e78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e80:	431a      	orrs	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e075      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d90a      	bls.n	8003eae <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	22a0      	movs	r2, #160	; 0xa0
 8003e9c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f002 fbd7 	bl	8006658 <SDMMC_CmdWriteMultiBlock>
 8003eaa:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003eac:	e009      	b.n	8003ec2 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2290      	movs	r2, #144	; 0x90
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f002 fbaa 	bl	8006614 <SDMMC_CmdWriteSingleBlock>
 8003ec0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d012      	beq.n	8003eee <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a30      	ldr	r2, [pc, #192]	; (8003f90 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8003ece:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e047      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003eee:	4b29      	ldr	r3, [pc, #164]	; (8003f94 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003ef8:	68b9      	ldr	r1, [r7, #8]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3380      	adds	r3, #128	; 0x80
 8003f00:	461a      	mov	r2, r3
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	025b      	lsls	r3, r3, #9
 8003f06:	089b      	lsrs	r3, r3, #2
 8003f08:	f7fe fc84 	bl	8002814 <HAL_DMA_Start_IT>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d01c      	beq.n	8003f4c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8003f20:	f023 0302 	bic.w	r3, r3, #2
 8003f24:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a19      	ldr	r2, [pc, #100]	; (8003f90 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8003f2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f32:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e018      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f50:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	025b      	lsls	r3, r3, #9
 8003f56:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003f58:	2390      	movs	r3, #144	; 0x90
 8003f5a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003f64:	2301      	movs	r3, #1
 8003f66:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f107 0210 	add.w	r2, r7, #16
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f002 fabc 	bl	80064f0 <SDIO_ConfigData>

      return HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	e000      	b.n	8003f7e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003f7c:	2302      	movs	r3, #2
  }
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3730      	adds	r7, #48	; 0x30
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	08004791 	.word	0x08004791
 8003f8c:	0800482d 	.word	0x0800482d
 8003f90:	004005ff 	.word	0x004005ff
 8003f94:	4225858c 	.word	0x4225858c

08003f98 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d008      	beq.n	8003fc6 <HAL_SD_IRQHandler+0x2e>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 ffd8 	bl	8004f74 <SD_Read_IT>
 8003fc4:	e165      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 808f 	beq.w	80040f4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fde:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8003fee:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003ff2:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 0201 	bic.w	r2, r2, #1
 8004002:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d039      	beq.n	8004082 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d104      	bne.n	8004022 <HAL_SD_IRQHandler+0x8a>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 0320 	and.w	r3, r3, #32
 800401e:	2b00      	cmp	r3, #0
 8004020:	d011      	beq.n	8004046 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f002 fb38 	bl	800669c <SDMMC_CmdStopTransfer>
 800402c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d008      	beq.n	8004046 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f92f 	bl	80042a4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f240 523a 	movw	r2, #1338	; 0x53a
 800404e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <HAL_SD_IRQHandler+0xda>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f002 ff8e 	bl	8006f94 <HAL_SD_RxCpltCallback>
 8004078:	e10b      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f002 ff80 	bl	8006f80 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004080:	e107      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 8102 	beq.w	8004292 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f003 0320 	and.w	r3, r3, #32
 8004094:	2b00      	cmp	r3, #0
 8004096:	d011      	beq.n	80040bc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f002 fafd 	bl	800669c <SDMMC_CmdStopTransfer>
 80040a2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d008      	beq.n	80040bc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f8f4 	bl	80042a4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f040 80e5 	bne.w	8004292 <HAL_SD_IRQHandler+0x2fa>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 80df 	bne.w	8004292 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0208 	bic.w	r2, r2, #8
 80040e2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f002 ff47 	bl	8006f80 <HAL_SD_TxCpltCallback>
}
 80040f2:	e0ce      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <HAL_SD_IRQHandler+0x17c>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 ff82 	bl	8005016 <SD_Write_IT>
 8004112:	e0be      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800411a:	f240 233a 	movw	r3, #570	; 0x23a
 800411e:	4013      	ands	r3, r2
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80b6 	beq.w	8004292 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004138:	f043 0202 	orr.w	r2, r3, #2
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d005      	beq.n	800415a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004152:	f043 0208 	orr.w	r2, r3, #8
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004160:	f003 0320 	and.w	r3, r3, #32
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416c:	f043 0220 	orr.w	r2, r3, #32
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b00      	cmp	r3, #0
 8004180:	d005      	beq.n	800418e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	f043 0210 	orr.w	r2, r3, #16
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004194:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a0:	f043 0208 	orr.w	r2, r3, #8
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f240 723a 	movw	r2, #1850	; 0x73a
 80041b0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80041c0:	f023 0302 	bic.w	r3, r3, #2
 80041c4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f002 fa66 	bl	800669c <SDMMC_CmdStopTransfer>
 80041d0:	4602      	mov	r2, r0
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00a      	beq.n	80041fc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f855 	bl	80042a4 <HAL_SD_ErrorCallback>
}
 80041fa:	e04a      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d045      	beq.n	8004292 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f003 0310 	and.w	r3, r3, #16
 800420c:	2b00      	cmp	r3, #0
 800420e:	d104      	bne.n	800421a <HAL_SD_IRQHandler+0x282>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f003 0320 	and.w	r3, r3, #32
 8004216:	2b00      	cmp	r3, #0
 8004218:	d011      	beq.n	800423e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421e:	4a1f      	ldr	r2, [pc, #124]	; (800429c <HAL_SD_IRQHandler+0x304>)
 8004220:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe fb4c 	bl	80028c4 <HAL_DMA_Abort_IT>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d02f      	beq.n	8004292 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004236:	4618      	mov	r0, r3
 8004238:	f000 fb4a 	bl	80048d0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800423c:	e029      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d104      	bne.n	8004252 <HAL_SD_IRQHandler+0x2ba>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d011      	beq.n	8004276 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	4a12      	ldr	r2, [pc, #72]	; (80042a0 <HAL_SD_IRQHandler+0x308>)
 8004258:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe fb30 	bl	80028c4 <HAL_DMA_Abort_IT>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d013      	beq.n	8004292 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	4618      	mov	r0, r3
 8004270:	f000 fb65 	bl	800493e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004274:	e00d      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f002 fe6e 	bl	8006f6c <HAL_SD_AbortCallback>
}
 8004290:	e7ff      	b.n	8004292 <HAL_SD_IRQHandler+0x2fa>
 8004292:	bf00      	nop
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	080048d1 	.word	0x080048d1
 80042a0:	0800493f 	.word	0x0800493f

080042a4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042c6:	0f9b      	lsrs	r3, r3, #30
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042d2:	0e9b      	lsrs	r3, r3, #26
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042e4:	0e1b      	lsrs	r3, r3, #24
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	f003 0303 	and.w	r3, r3, #3
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042f6:	0c1b      	lsrs	r3, r3, #16
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	b2da      	uxtb	r2, r3
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800430e:	b2da      	uxtb	r2, r3
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004318:	0d1b      	lsrs	r3, r3, #20
 800431a:	b29a      	uxth	r2, r3
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004324:	0c1b      	lsrs	r3, r3, #16
 8004326:	b2db      	uxtb	r3, r3
 8004328:	f003 030f 	and.w	r3, r3, #15
 800432c:	b2da      	uxtb	r2, r3
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004336:	0bdb      	lsrs	r3, r3, #15
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	b2da      	uxtb	r2, r3
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004348:	0b9b      	lsrs	r3, r3, #14
 800434a:	b2db      	uxtb	r3, r3
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	b2da      	uxtb	r2, r3
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800435a:	0b5b      	lsrs	r3, r3, #13
 800435c:	b2db      	uxtb	r3, r3
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	b2da      	uxtb	r2, r3
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800436c:	0b1b      	lsrs	r3, r3, #12
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	b2da      	uxtb	r2, r3
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2200      	movs	r2, #0
 800437e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004384:	2b00      	cmp	r3, #0
 8004386:	d163      	bne.n	8004450 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800438c:	009a      	lsls	r2, r3, #2
 800438e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004392:	4013      	ands	r3, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004398:	0f92      	lsrs	r2, r2, #30
 800439a:	431a      	orrs	r2, r3
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043a4:	0edb      	lsrs	r3, r3, #27
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043b6:	0e1b      	lsrs	r3, r3, #24
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043c8:	0d5b      	lsrs	r3, r3, #21
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043da:	0c9b      	lsrs	r3, r3, #18
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	f003 0307 	and.w	r3, r3, #7
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043ec:	0bdb      	lsrs	r3, r3, #15
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	7e1b      	ldrb	r3, [r3, #24]
 8004408:	b2db      	uxtb	r3, r3
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	3302      	adds	r3, #2
 8004410:	2201      	movs	r2, #1
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800441a:	fb02 f203 	mul.w	r2, r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	7a1b      	ldrb	r3, [r3, #8]
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	2201      	movs	r2, #1
 800442e:	409a      	lsls	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800443c:	0a52      	lsrs	r2, r2, #9
 800443e:	fb02 f203 	mul.w	r2, r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800444c:	661a      	str	r2, [r3, #96]	; 0x60
 800444e:	e031      	b.n	80044b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004454:	2b01      	cmp	r3, #1
 8004456:	d11d      	bne.n	8004494 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800445c:	041b      	lsls	r3, r3, #16
 800445e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004466:	0c1b      	lsrs	r3, r3, #16
 8004468:	431a      	orrs	r2, r3
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	3301      	adds	r3, #1
 8004474:	029a      	lsls	r2, r3, #10
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004488:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	661a      	str	r2, [r3, #96]	; 0x60
 8004492:	e00f      	b.n	80044b4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a58      	ldr	r2, [pc, #352]	; (80045fc <HAL_SD_GetCardCSD+0x344>)
 800449a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e09d      	b.n	80045f0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044b8:	0b9b      	lsrs	r3, r3, #14
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044ca:	09db      	lsrs	r3, r3, #7
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044d2:	b2da      	uxtb	r2, r3
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ec:	0fdb      	lsrs	r3, r3, #31
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044f8:	0f5b      	lsrs	r3, r3, #29
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	b2da      	uxtb	r2, r3
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450a:	0e9b      	lsrs	r3, r3, #26
 800450c:	b2db      	uxtb	r3, r3
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	b2da      	uxtb	r2, r3
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800451c:	0d9b      	lsrs	r3, r3, #22
 800451e:	b2db      	uxtb	r3, r3
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	b2da      	uxtb	r2, r3
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800452e:	0d5b      	lsrs	r3, r3, #21
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454a:	0c1b      	lsrs	r3, r3, #16
 800454c:	b2db      	uxtb	r3, r3
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	b2da      	uxtb	r2, r3
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	0bdb      	lsrs	r3, r3, #15
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	b2da      	uxtb	r2, r3
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004572:	0b9b      	lsrs	r3, r3, #14
 8004574:	b2db      	uxtb	r3, r3
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	b2da      	uxtb	r2, r3
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004586:	0b5b      	lsrs	r3, r3, #13
 8004588:	b2db      	uxtb	r3, r3
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	b2da      	uxtb	r2, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459a:	0b1b      	lsrs	r3, r3, #12
 800459c:	b2db      	uxtb	r3, r3
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ae:	0a9b      	lsrs	r3, r3, #10
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	b2da      	uxtb	r2, r3
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	0a1b      	lsrs	r3, r3, #8
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d6:	085b      	lsrs	r3, r3, #1
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	004005ff 	.word	0x004005ff

08004600 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004658:	b5b0      	push	{r4, r5, r7, lr}
 800465a:	b08e      	sub	sp, #56	; 0x38
 800465c:	af04      	add	r7, sp, #16
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2203      	movs	r2, #3
 8004666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800466e:	2b03      	cmp	r3, #3
 8004670:	d02e      	beq.n	80046d0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004678:	d106      	bne.n	8004688 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	639a      	str	r2, [r3, #56]	; 0x38
 8004686:	e029      	b.n	80046dc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800468e:	d10a      	bne.n	80046a6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 fb0f 	bl	8004cb4 <SD_WideBus_Enable>
 8004696:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38
 80046a4:	e01a      	b.n	80046dc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10a      	bne.n	80046c2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fb4c 	bl	8004d4a <SD_WideBus_Disable>
 80046b2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	639a      	str	r2, [r3, #56]	; 0x38
 80046c0:	e00c      	b.n	80046dc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38
 80046ce:	e005      	b.n	80046dc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d009      	beq.n	80046f8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a18      	ldr	r2, [pc, #96]	; (800474c <HAL_SD_ConfigWideBusOperation+0xf4>)
 80046ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e024      	b.n	8004742 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681d      	ldr	r5, [r3, #0]
 800471e:	466c      	mov	r4, sp
 8004720:	f107 0318 	add.w	r3, r7, #24
 8004724:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004728:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800472c:	f107 030c 	add.w	r3, r7, #12
 8004730:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004732:	4628      	mov	r0, r5
 8004734:	f001 fe2c 	bl	8006390 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3728      	adds	r7, #40	; 0x28
 8004746:	46bd      	mov	sp, r7
 8004748:	bdb0      	pop	{r4, r5, r7, pc}
 800474a:	bf00      	nop
 800474c:	004005ff 	.word	0x004005ff

08004750 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004758:	2300      	movs	r3, #0
 800475a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800475c:	f107 030c 	add.w	r3, r7, #12
 8004760:	4619      	mov	r1, r3
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 fa7e 	bl	8004c64 <SD_SendStatus>
 8004768:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	0a5b      	lsrs	r3, r3, #9
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004786:	693b      	ldr	r3, [r7, #16]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80047ae:	bf00      	nop
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b084      	sub	sp, #16
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047cc:	2b82      	cmp	r3, #130	; 0x82
 80047ce:	d111      	bne.n	80047f4 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f001 ff61 	bl	800669c <SDMMC_CmdStopTransfer>
 80047da:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d008      	beq.n	80047f4 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	431a      	orrs	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f7ff fd58 	bl	80042a4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0208 	bic.w	r2, r2, #8
 8004802:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f240 523a 	movw	r2, #1338	; 0x53a
 800480c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f002 fbb9 	bl	8006f94 <HAL_SD_RxCpltCallback>
#endif
}
 8004822:	bf00      	nop
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004838:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fe f9ee 	bl	8002c1c <HAL_DMA_GetError>
 8004840:	4603      	mov	r3, r0
 8004842:	2b02      	cmp	r3, #2
 8004844:	d03e      	beq.n	80048c4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004854:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d002      	beq.n	8004862 <SD_DMAError+0x36>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d12d      	bne.n	80048be <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a19      	ldr	r2, [pc, #100]	; (80048cc <SD_DMAError+0xa0>)
 8004868:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004878:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004886:	6978      	ldr	r0, [r7, #20]
 8004888:	f7ff ff62 	bl	8004750 <HAL_SD_GetCardState>
 800488c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	2b06      	cmp	r3, #6
 8004892:	d002      	beq.n	800489a <SD_DMAError+0x6e>
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2b05      	cmp	r3, #5
 8004898:	d10a      	bne.n	80048b0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f001 fefc 	bl	800669c <SDMMC_CmdStopTransfer>
 80048a4:	4602      	mov	r2, r0
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048aa:	431a      	orrs	r2, r3
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	2200      	movs	r2, #0
 80048bc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80048be:	6978      	ldr	r0, [r7, #20]
 80048c0:	f7ff fcf0 	bl	80042a4 <HAL_SD_ErrorCallback>
#endif
  }
}
 80048c4:	bf00      	nop
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	004005ff 	.word	0x004005ff

080048d0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048dc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f240 523a 	movw	r2, #1338	; 0x53a
 80048e6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f7ff ff31 	bl	8004750 <HAL_SD_GetCardState>
 80048ee:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2b06      	cmp	r3, #6
 8004902:	d002      	beq.n	800490a <SD_DMATxAbort+0x3a>
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b05      	cmp	r3, #5
 8004908:	d10a      	bne.n	8004920 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f001 fec4 	bl	800669c <SDMMC_CmdStopTransfer>
 8004914:	4602      	mov	r2, r0
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491a:	431a      	orrs	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004924:	2b00      	cmp	r3, #0
 8004926:	d103      	bne.n	8004930 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f002 fb1f 	bl	8006f6c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800492e:	e002      	b.n	8004936 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f7ff fcb7 	bl	80042a4 <HAL_SD_ErrorCallback>
}
 8004936:	bf00      	nop
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b084      	sub	sp, #16
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f240 523a 	movw	r2, #1338	; 0x53a
 8004954:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f7ff fefa 	bl	8004750 <HAL_SD_GetCardState>
 800495c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	2b06      	cmp	r3, #6
 8004970:	d002      	beq.n	8004978 <SD_DMARxAbort+0x3a>
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b05      	cmp	r3, #5
 8004976:	d10a      	bne.n	800498e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4618      	mov	r0, r3
 800497e:	f001 fe8d 	bl	800669c <SDMMC_CmdStopTransfer>
 8004982:	4602      	mov	r2, r0
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	431a      	orrs	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004992:	2b00      	cmp	r3, #0
 8004994:	d103      	bne.n	800499e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f002 fae8 	bl	8006f6c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800499c:	e002      	b.n	80049a4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f7ff fc80 	bl	80042a4 <HAL_SD_ErrorCallback>
}
 80049a4:	bf00      	nop
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80049ac:	b5b0      	push	{r4, r5, r7, lr}
 80049ae:	b094      	sub	sp, #80	; 0x50
 80049b0:	af04      	add	r7, sp, #16
 80049b2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80049b4:	2301      	movs	r3, #1
 80049b6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4618      	mov	r0, r3
 80049be:	f001 fd3f 	bl	8006440 <SDIO_GetPowerState>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d102      	bne.n	80049ce <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80049c8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80049cc:	e0b7      	b.n	8004b3e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d2:	2b03      	cmp	r3, #3
 80049d4:	d02f      	beq.n	8004a36 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f001 ff68 	bl	80068b0 <SDMMC_CmdSendCID>
 80049e0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80049e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <SD_InitCard+0x40>
    {
      return errorstate;
 80049e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ea:	e0a8      	b.n	8004b3e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2100      	movs	r1, #0
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 fd69 	bl	80064ca <SDIO_GetResponse>
 80049f8:	4602      	mov	r2, r0
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2104      	movs	r1, #4
 8004a04:	4618      	mov	r0, r3
 8004a06:	f001 fd60 	bl	80064ca <SDIO_GetResponse>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2108      	movs	r1, #8
 8004a16:	4618      	mov	r0, r3
 8004a18:	f001 fd57 	bl	80064ca <SDIO_GetResponse>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	210c      	movs	r1, #12
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f001 fd4e 	bl	80064ca <SDIO_GetResponse>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d00d      	beq.n	8004a5a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f107 020e 	add.w	r2, r7, #14
 8004a46:	4611      	mov	r1, r2
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f001 ff6e 	bl	800692a <SDMMC_CmdSetRelAdd>
 8004a4e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <SD_InitCard+0xae>
    {
      return errorstate;
 8004a56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a58:	e071      	b.n	8004b3e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5e:	2b03      	cmp	r3, #3
 8004a60:	d036      	beq.n	8004ad0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004a62:	89fb      	ldrh	r3, [r7, #14]
 8004a64:	461a      	mov	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a72:	041b      	lsls	r3, r3, #16
 8004a74:	4619      	mov	r1, r3
 8004a76:	4610      	mov	r0, r2
 8004a78:	f001 ff38 	bl	80068ec <SDMMC_CmdSendCSD>
 8004a7c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a86:	e05a      	b.n	8004b3e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f001 fd1b 	bl	80064ca <SDIO_GetResponse>
 8004a94:	4602      	mov	r2, r0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2104      	movs	r1, #4
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f001 fd12 	bl	80064ca <SDIO_GetResponse>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2108      	movs	r1, #8
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f001 fd09 	bl	80064ca <SDIO_GetResponse>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	210c      	movs	r1, #12
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f001 fd00 	bl	80064ca <SDIO_GetResponse>
 8004aca:	4602      	mov	r2, r0
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2104      	movs	r1, #4
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f001 fcf7 	bl	80064ca <SDIO_GetResponse>
 8004adc:	4603      	mov	r3, r0
 8004ade:	0d1a      	lsrs	r2, r3, #20
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004ae4:	f107 0310 	add.w	r3, r7, #16
 8004ae8:	4619      	mov	r1, r3
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7ff fbe4 	bl	80042b8 <HAL_SD_GetCardCSD>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004af6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004afa:	e020      	b.n	8004b3e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6819      	ldr	r1, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b04:	041b      	lsls	r3, r3, #16
 8004b06:	f04f 0400 	mov.w	r4, #0
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4623      	mov	r3, r4
 8004b0e:	4608      	mov	r0, r1
 8004b10:	f001 fde6 	bl	80066e0 <SDMMC_CmdSelDesel>
 8004b14:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <SD_InitCard+0x174>
  {
    return errorstate;
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b1e:	e00e      	b.n	8004b3e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681d      	ldr	r5, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	466c      	mov	r4, sp
 8004b28:	f103 0210 	add.w	r2, r3, #16
 8004b2c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b32:	3304      	adds	r3, #4
 8004b34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b36:	4628      	mov	r0, r5
 8004b38:	f001 fc2a 	bl	8006390 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3740      	adds	r7, #64	; 0x40
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004b48 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	2300      	movs	r3, #0
 8004b5a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f001 fde0 	bl	8006726 <SDMMC_CmdGoIdleState>
 8004b66:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d001      	beq.n	8004b72 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	e072      	b.n	8004c58 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f001 fdf3 	bl	8006762 <SDMMC_CmdOperCond>
 8004b7c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00d      	beq.n	8004ba0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f001 fdc9 	bl	8006726 <SDMMC_CmdGoIdleState>
 8004b94:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d004      	beq.n	8004ba6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	e05b      	b.n	8004c58 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d137      	bne.n	8004c1e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f001 fdf3 	bl	80067a0 <SDMMC_CmdAppCommand>
 8004bba:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d02d      	beq.n	8004c1e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004bc2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004bc6:	e047      	b.n	8004c58 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2100      	movs	r1, #0
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f001 fde6 	bl	80067a0 <SDMMC_CmdAppCommand>
 8004bd4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <SD_PowerON+0x98>
    {
      return errorstate;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	e03b      	b.n	8004c58 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	491e      	ldr	r1, [pc, #120]	; (8004c60 <SD_PowerON+0x118>)
 8004be6:	4618      	mov	r0, r3
 8004be8:	f001 fdfc 	bl	80067e4 <SDMMC_CmdAppOperCommand>
 8004bec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d002      	beq.n	8004bfa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004bf4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004bf8:	e02e      	b.n	8004c58 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2100      	movs	r1, #0
 8004c00:	4618      	mov	r0, r3
 8004c02:	f001 fc62 	bl	80064ca <SDIO_GetResponse>
 8004c06:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	0fdb      	lsrs	r3, r3, #31
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <SD_PowerON+0xcc>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <SD_PowerON+0xce>
 8004c14:	2300      	movs	r3, #0
 8004c16:	613b      	str	r3, [r7, #16]

    count++;
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d802      	bhi.n	8004c2e <SD_PowerON+0xe6>
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0cc      	beq.n	8004bc8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d902      	bls.n	8004c3e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004c38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c3c:	e00c      	b.n	8004c58 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	645a      	str	r2, [r3, #68]	; 0x44
 8004c4e:	e002      	b.n	8004c56 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	c1100000 	.word	0xc1100000

08004c64 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d102      	bne.n	8004c7a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004c74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004c78:	e018      	b.n	8004cac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c82:	041b      	lsls	r3, r3, #16
 8004c84:	4619      	mov	r1, r3
 8004c86:	4610      	mov	r0, r2
 8004c88:	f001 fe70 	bl	800696c <SDMMC_CmdSendStatus>
 8004c8c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d001      	beq.n	8004c98 <SD_SendStatus+0x34>
  {
    return errorstate;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	e009      	b.n	8004cac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2100      	movs	r1, #0
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f001 fc13 	bl	80064ca <SDIO_GetResponse>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2100      	movs	r1, #0
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f001 fbfd 	bl	80064ca <SDIO_GetResponse>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004cda:	d102      	bne.n	8004ce2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004cdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004ce0:	e02f      	b.n	8004d42 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004ce2:	f107 030c 	add.w	r3, r7, #12
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f879 	bl	8004de0 <SD_FindSCR>
 8004cee:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	e023      	b.n	8004d42 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d01c      	beq.n	8004d3e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d0c:	041b      	lsls	r3, r3, #16
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4610      	mov	r0, r2
 8004d12:	f001 fd45 	bl	80067a0 <SDMMC_CmdAppCommand>
 8004d16:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	e00f      	b.n	8004d42 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2102      	movs	r1, #2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f001 fd7e 	bl	800682a <SDMMC_CmdBusWidth>
 8004d2e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d001      	beq.n	8004d3a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	e003      	b.n	8004d42 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	e001      	b.n	8004d42 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004d3e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b086      	sub	sp, #24
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	2300      	movs	r3, #0
 8004d58:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2100      	movs	r1, #0
 8004d60:	4618      	mov	r0, r3
 8004d62:	f001 fbb2 	bl	80064ca <SDIO_GetResponse>
 8004d66:	4603      	mov	r3, r0
 8004d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d70:	d102      	bne.n	8004d78 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004d72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d76:	e02f      	b.n	8004dd8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004d78:	f107 030c 	add.w	r3, r7, #12
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f82e 	bl	8004de0 <SD_FindSCR>
 8004d84:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	e023      	b.n	8004dd8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d01c      	beq.n	8004dd4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da2:	041b      	lsls	r3, r3, #16
 8004da4:	4619      	mov	r1, r3
 8004da6:	4610      	mov	r0, r2
 8004da8:	f001 fcfa 	bl	80067a0 <SDMMC_CmdAppCommand>
 8004dac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	e00f      	b.n	8004dd8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f001 fd33 	bl	800682a <SDMMC_CmdBusWidth>
 8004dc4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	e003      	b.n	8004dd8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	e001      	b.n	8004dd8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004dd4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004de0:	b590      	push	{r4, r7, lr}
 8004de2:	b08f      	sub	sp, #60	; 0x3c
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004dea:	f7fc ff13 	bl	8001c14 <HAL_GetTick>
 8004dee:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004df4:	2300      	movs	r3, #0
 8004df6:	60bb      	str	r3, [r7, #8]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2108      	movs	r1, #8
 8004e06:	4618      	mov	r0, r3
 8004e08:	f001 fb9e 	bl	8006548 <SDMMC_CmdBlockLength>
 8004e0c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d001      	beq.n	8004e18 <SD_FindSCR+0x38>
  {
    return errorstate;
 8004e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e16:	e0a9      	b.n	8004f6c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e20:	041b      	lsls	r3, r3, #16
 8004e22:	4619      	mov	r1, r3
 8004e24:	4610      	mov	r0, r2
 8004e26:	f001 fcbb 	bl	80067a0 <SDMMC_CmdAppCommand>
 8004e2a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <SD_FindSCR+0x56>
  {
    return errorstate;
 8004e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e34:	e09a      	b.n	8004f6c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004e36:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004e3c:	2308      	movs	r3, #8
 8004e3e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004e40:	2330      	movs	r3, #48	; 0x30
 8004e42:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004e44:	2302      	movs	r3, #2
 8004e46:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f107 0210 	add.w	r2, r7, #16
 8004e58:	4611      	mov	r1, r2
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f001 fb48 	bl	80064f0 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f001 fd02 	bl	800686e <SDMMC_CmdSendSCR>
 8004e6a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d022      	beq.n	8004eb8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8004e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e74:	e07a      	b.n	8004f6c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00e      	beq.n	8004ea2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6819      	ldr	r1, [r3, #0]
 8004e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	f107 0208 	add.w	r2, r7, #8
 8004e90:	18d4      	adds	r4, r2, r3
 8004e92:	4608      	mov	r0, r1
 8004e94:	f001 faa7 	bl	80063e6 <SDIO_ReadFIFO>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	6023      	str	r3, [r4, #0]
      index++;
 8004e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004ea2:	f7fc feb7 	bl	8001c14 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb0:	d102      	bne.n	8004eb8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004eb2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004eb6:	e059      	b.n	8004f6c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ebe:	f240 432a 	movw	r3, #1066	; 0x42a
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0d6      	beq.n	8004e76 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d005      	beq.n	8004ee2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2208      	movs	r2, #8
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004ede:	2308      	movs	r3, #8
 8004ee0:	e044      	b.n	8004f6c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d005      	beq.n	8004efc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e037      	b.n	8004f6c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f02:	f003 0320 	and.w	r3, r3, #32
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004f12:	2320      	movs	r3, #32
 8004f14:	e02a      	b.n	8004f6c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f240 523a 	movw	r2, #1338	; 0x53a
 8004f1e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	061a      	lsls	r2, r3, #24
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	021b      	lsls	r3, r3, #8
 8004f28:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f2c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	0a1b      	lsrs	r3, r3, #8
 8004f32:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004f36:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	0e1b      	lsrs	r3, r3, #24
 8004f3c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f40:	601a      	str	r2, [r3, #0]
    scr++;
 8004f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f44:	3304      	adds	r3, #4
 8004f46:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	061a      	lsls	r2, r3, #24
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	021b      	lsls	r3, r3, #8
 8004f50:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004f54:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	0a1b      	lsrs	r3, r3, #8
 8004f5a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004f5e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	0e1b      	lsrs	r3, r3, #24
 8004f64:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f68:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004f6a:	2300      	movs	r3, #0
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	373c      	adds	r7, #60	; 0x3c
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd90      	pop	{r4, r7, pc}

08004f74 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f80:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f86:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d03f      	beq.n	800500e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	e033      	b.n	8004ffc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 fa24 	bl	80063e6 <SDIO_ReadFIFO>
 8004f9e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	3301      	adds	r3, #1
 8004fac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	0a1b      	lsrs	r3, r3, #8
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	0c1b      	lsrs	r3, r3, #16
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	0e1b      	lsrs	r3, r3, #24
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	3301      	adds	r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	617b      	str	r3, [r7, #20]
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	2b07      	cmp	r3, #7
 8005000:	d9c8      	bls.n	8004f94 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800500e:	bf00      	nop
 8005010:	3718      	adds	r7, #24
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b086      	sub	sp, #24
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d043      	beq.n	80050b8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	e037      	b.n	80050a6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	3301      	adds	r3, #1
 8005040:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	3b01      	subs	r3, #1
 8005046:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	781b      	ldrb	r3, [r3, #0]
 800504c:	021a      	lsls	r2, r3, #8
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	4313      	orrs	r3, r2
 8005052:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3301      	adds	r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	3b01      	subs	r3, #1
 800505e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	041a      	lsls	r2, r3, #16
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	4313      	orrs	r3, r2
 800506a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	3301      	adds	r3, #1
 8005070:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	3b01      	subs	r3, #1
 8005076:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	061a      	lsls	r2, r3, #24
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	4313      	orrs	r3, r2
 8005082:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	3301      	adds	r3, #1
 8005088:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	3b01      	subs	r3, #1
 800508e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f107 0208 	add.w	r2, r7, #8
 8005098:	4611      	mov	r1, r2
 800509a:	4618      	mov	r0, r3
 800509c:	f001 f9b0 	bl	8006400 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	3301      	adds	r3, #1
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b07      	cmp	r3, #7
 80050aa:	d9c4      	bls.n	8005036 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80050b8:	bf00      	nop
 80050ba:	3718      	adds	r7, #24
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}

080050c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e056      	b.n	8005180 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7fc fb29 	bl	8001744 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2202      	movs	r2, #2
 80050f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005108:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	431a      	orrs	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	431a      	orrs	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	695b      	ldr	r3, [r3, #20]
 8005124:	431a      	orrs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	69db      	ldr	r3, [r3, #28]
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	ea42 0103 	orr.w	r1, r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	0c1b      	lsrs	r3, r3, #16
 8005150:	f003 0104 	and.w	r1, r3, #4
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	69da      	ldr	r2, [r3, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800516e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e01d      	b.n	80051d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d106      	bne.n	80051b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 f815 	bl	80051de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	3304      	adds	r3, #4
 80051c4:	4619      	mov	r1, r3
 80051c6:	4610      	mov	r0, r2
 80051c8:	f000 f968 	bl	800549c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b085      	sub	sp, #20
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68da      	ldr	r2, [r3, #12]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f042 0201 	orr.w	r2, r2, #1
 8005208:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b06      	cmp	r3, #6
 800521a:	d007      	beq.n	800522c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b082      	sub	sp, #8
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b02      	cmp	r3, #2
 800524e:	d122      	bne.n	8005296 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b02      	cmp	r3, #2
 800525c:	d11b      	bne.n	8005296 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f06f 0202 	mvn.w	r2, #2
 8005266:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	2b00      	cmp	r3, #0
 800527a:	d003      	beq.n	8005284 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f8ee 	bl	800545e <HAL_TIM_IC_CaptureCallback>
 8005282:	e005      	b.n	8005290 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f8e0 	bl	800544a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f8f1 	bl	8005472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	d122      	bne.n	80052ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0304 	and.w	r3, r3, #4
 80052ae:	2b04      	cmp	r3, #4
 80052b0:	d11b      	bne.n	80052ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f06f 0204 	mvn.w	r2, #4
 80052ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2202      	movs	r2, #2
 80052c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d003      	beq.n	80052d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f8c4 	bl	800545e <HAL_TIM_IC_CaptureCallback>
 80052d6:	e005      	b.n	80052e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f8b6 	bl	800544a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f8c7 	bl	8005472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d122      	bne.n	800533e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b08      	cmp	r3, #8
 8005304:	d11b      	bne.n	800533e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f06f 0208 	mvn.w	r2, #8
 800530e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2204      	movs	r2, #4
 8005314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69db      	ldr	r3, [r3, #28]
 800531c:	f003 0303 	and.w	r3, r3, #3
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 f89a 	bl	800545e <HAL_TIM_IC_CaptureCallback>
 800532a:	e005      	b.n	8005338 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f88c 	bl	800544a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f89d 	bl	8005472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	691b      	ldr	r3, [r3, #16]
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	2b10      	cmp	r3, #16
 800534a:	d122      	bne.n	8005392 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	f003 0310 	and.w	r3, r3, #16
 8005356:	2b10      	cmp	r3, #16
 8005358:	d11b      	bne.n	8005392 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f06f 0210 	mvn.w	r2, #16
 8005362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2208      	movs	r2, #8
 8005368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f870 	bl	800545e <HAL_TIM_IC_CaptureCallback>
 800537e:	e005      	b.n	800538c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 f862 	bl	800544a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f873 	bl	8005472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d10e      	bne.n	80053be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d107      	bne.n	80053be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f06f 0201 	mvn.w	r2, #1
 80053b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fc f8a3 	bl	8001504 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c8:	2b80      	cmp	r3, #128	; 0x80
 80053ca:	d10e      	bne.n	80053ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053d6:	2b80      	cmp	r3, #128	; 0x80
 80053d8:	d107      	bne.n	80053ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f903 	bl	80055f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	d10e      	bne.n	8005416 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005402:	2b40      	cmp	r3, #64	; 0x40
 8005404:	d107      	bne.n	8005416 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800540e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f838 	bl	8005486 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b20      	cmp	r3, #32
 8005422:	d10e      	bne.n	8005442 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b20      	cmp	r3, #32
 8005430:	d107      	bne.n	8005442 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f06f 0220 	mvn.w	r2, #32
 800543a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f8cd 	bl	80055dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
	...

0800549c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a40      	ldr	r2, [pc, #256]	; (80055b0 <TIM_Base_SetConfig+0x114>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d013      	beq.n	80054dc <TIM_Base_SetConfig+0x40>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ba:	d00f      	beq.n	80054dc <TIM_Base_SetConfig+0x40>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a3d      	ldr	r2, [pc, #244]	; (80055b4 <TIM_Base_SetConfig+0x118>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d00b      	beq.n	80054dc <TIM_Base_SetConfig+0x40>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a3c      	ldr	r2, [pc, #240]	; (80055b8 <TIM_Base_SetConfig+0x11c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d007      	beq.n	80054dc <TIM_Base_SetConfig+0x40>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a3b      	ldr	r2, [pc, #236]	; (80055bc <TIM_Base_SetConfig+0x120>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d003      	beq.n	80054dc <TIM_Base_SetConfig+0x40>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a3a      	ldr	r2, [pc, #232]	; (80055c0 <TIM_Base_SetConfig+0x124>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d108      	bne.n	80054ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a2f      	ldr	r2, [pc, #188]	; (80055b0 <TIM_Base_SetConfig+0x114>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d02b      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054fc:	d027      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a2c      	ldr	r2, [pc, #176]	; (80055b4 <TIM_Base_SetConfig+0x118>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d023      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a2b      	ldr	r2, [pc, #172]	; (80055b8 <TIM_Base_SetConfig+0x11c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d01f      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a2a      	ldr	r2, [pc, #168]	; (80055bc <TIM_Base_SetConfig+0x120>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d01b      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a29      	ldr	r2, [pc, #164]	; (80055c0 <TIM_Base_SetConfig+0x124>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d017      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a28      	ldr	r2, [pc, #160]	; (80055c4 <TIM_Base_SetConfig+0x128>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d013      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4a27      	ldr	r2, [pc, #156]	; (80055c8 <TIM_Base_SetConfig+0x12c>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d00f      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4a26      	ldr	r2, [pc, #152]	; (80055cc <TIM_Base_SetConfig+0x130>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d00b      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a25      	ldr	r2, [pc, #148]	; (80055d0 <TIM_Base_SetConfig+0x134>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d007      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a24      	ldr	r2, [pc, #144]	; (80055d4 <TIM_Base_SetConfig+0x138>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d003      	beq.n	800554e <TIM_Base_SetConfig+0xb2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a23      	ldr	r2, [pc, #140]	; (80055d8 <TIM_Base_SetConfig+0x13c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d108      	bne.n	8005560 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	4313      	orrs	r3, r2
 800555e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	689a      	ldr	r2, [r3, #8]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a0a      	ldr	r2, [pc, #40]	; (80055b0 <TIM_Base_SetConfig+0x114>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d003      	beq.n	8005594 <TIM_Base_SetConfig+0xf8>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a0c      	ldr	r2, [pc, #48]	; (80055c0 <TIM_Base_SetConfig+0x124>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d103      	bne.n	800559c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	691a      	ldr	r2, [r3, #16]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	615a      	str	r2, [r3, #20]
}
 80055a2:	bf00      	nop
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	40010000 	.word	0x40010000
 80055b4:	40000400 	.word	0x40000400
 80055b8:	40000800 	.word	0x40000800
 80055bc:	40000c00 	.word	0x40000c00
 80055c0:	40010400 	.word	0x40010400
 80055c4:	40014000 	.word	0x40014000
 80055c8:	40014400 	.word	0x40014400
 80055cc:	40014800 	.word	0x40014800
 80055d0:	40001800 	.word	0x40001800
 80055d4:	40001c00 	.word	0x40001c00
 80055d8:	40002000 	.word	0x40002000

080055dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e03f      	b.n	8005696 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d106      	bne.n	8005630 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7fc f8d2 	bl	80017d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2224      	movs	r2, #36	; 0x24
 8005634:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005646:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fb25 	bl	8005c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	691a      	ldr	r2, [r3, #16]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800565c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695a      	ldr	r2, [r3, #20]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800566c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68da      	ldr	r2, [r3, #12]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800567c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2220      	movs	r2, #32
 8005688:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800569e:	b580      	push	{r7, lr}
 80056a0:	b088      	sub	sp, #32
 80056a2:	af02      	add	r7, sp, #8
 80056a4:	60f8      	str	r0, [r7, #12]
 80056a6:	60b9      	str	r1, [r7, #8]
 80056a8:	603b      	str	r3, [r7, #0]
 80056aa:	4613      	mov	r3, r2
 80056ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b20      	cmp	r3, #32
 80056bc:	f040 8090 	bne.w	80057e0 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <HAL_UART_Receive+0x2e>
 80056c6:	88fb      	ldrh	r3, [r7, #6]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e088      	b.n	80057e2 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d101      	bne.n	80056de <HAL_UART_Receive+0x40>
 80056da:	2302      	movs	r3, #2
 80056dc:	e081      	b.n	80057e2 <HAL_UART_Receive+0x144>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2222      	movs	r2, #34	; 0x22
 80056f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80056f4:	f7fc fa8e 	bl	8001c14 <HAL_GetTick>
 80056f8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	88fa      	ldrh	r2, [r7, #6]
 80056fe:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	88fa      	ldrh	r2, [r7, #6]
 8005704:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800570e:	e05c      	b.n	80057ca <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005726:	d12b      	bne.n	8005780 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	2200      	movs	r2, #0
 8005730:	2120      	movs	r1, #32
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 fa31 	bl	8005b9a <UART_WaitOnFlagUntilTimeout>
 8005738:	4603      	mov	r3, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e04f      	b.n	80057e2 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10c      	bne.n	8005768 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	b29b      	uxth	r3, r3
 8005756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800575a:	b29a      	uxth	r2, r3
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	3302      	adds	r3, #2
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	e030      	b.n	80057ca <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	b29b      	uxth	r3, r3
 8005770:	b2db      	uxtb	r3, r3
 8005772:	b29a      	uxth	r2, r3
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	3301      	adds	r3, #1
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	e024      	b.n	80057ca <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2200      	movs	r2, #0
 8005788:	2120      	movs	r1, #32
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f000 fa05 	bl	8005b9a <UART_WaitOnFlagUntilTimeout>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e023      	b.n	80057e2 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d108      	bne.n	80057b4 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6859      	ldr	r1, [r3, #4]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	60ba      	str	r2, [r7, #8]
 80057ae:	b2ca      	uxtb	r2, r1
 80057b0:	701a      	strb	r2, [r3, #0]
 80057b2:	e00a      	b.n	80057ca <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	1c59      	adds	r1, r3, #1
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057c6:	b2d2      	uxtb	r2, r2
 80057c8:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d19d      	bne.n	8005710 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80057dc:	2300      	movs	r3, #0
 80057de:	e000      	b.n	80057e2 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80057e0:	2302      	movs	r3, #2
  }
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
	...

080057ec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	4613      	mov	r3, r2
 80057f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b20      	cmp	r3, #32
 8005804:	d153      	bne.n	80058ae <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <HAL_UART_Transmit_DMA+0x26>
 800580c:	88fb      	ldrh	r3, [r7, #6]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e04c      	b.n	80058b0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800581c:	2b01      	cmp	r3, #1
 800581e:	d101      	bne.n	8005824 <HAL_UART_Transmit_DMA+0x38>
 8005820:	2302      	movs	r3, #2
 8005822:	e045      	b.n	80058b0 <HAL_UART_Transmit_DMA+0xc4>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800582c:	68ba      	ldr	r2, [r7, #8]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	88fa      	ldrh	r2, [r7, #6]
 8005836:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	88fa      	ldrh	r2, [r7, #6]
 800583c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2221      	movs	r2, #33	; 0x21
 8005848:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005850:	4a19      	ldr	r2, [pc, #100]	; (80058b8 <HAL_UART_Transmit_DMA+0xcc>)
 8005852:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005858:	4a18      	ldr	r2, [pc, #96]	; (80058bc <HAL_UART_Transmit_DMA+0xd0>)
 800585a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005860:	4a17      	ldr	r2, [pc, #92]	; (80058c0 <HAL_UART_Transmit_DMA+0xd4>)
 8005862:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005868:	2200      	movs	r2, #0
 800586a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800586c:	f107 0308 	add.w	r3, r7, #8
 8005870:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	6819      	ldr	r1, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	3304      	adds	r3, #4
 8005880:	461a      	mov	r2, r3
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	f7fc ffc6 	bl	8002814 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005890:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	695a      	ldr	r2, [r3, #20]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058a8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e000      	b.n	80058b0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80058ae:	2302      	movs	r3, #2
  }
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	08005a15 	.word	0x08005a15
 80058bc:	08005a67 	.word	0x08005a67
 80058c0:	08005b07 	.word	0x08005b07

080058c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	4613      	mov	r3, r2
 80058d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b20      	cmp	r3, #32
 80058dc:	d166      	bne.n	80059ac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d002      	beq.n	80058ea <HAL_UART_Receive_DMA+0x26>
 80058e4:	88fb      	ldrh	r3, [r7, #6]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e05f      	b.n	80059ae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d101      	bne.n	80058fc <HAL_UART_Receive_DMA+0x38>
 80058f8:	2302      	movs	r3, #2
 80058fa:	e058      	b.n	80059ae <HAL_UART_Receive_DMA+0xea>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	88fa      	ldrh	r2, [r7, #6]
 800590e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2222      	movs	r2, #34	; 0x22
 800591a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005922:	4a25      	ldr	r2, [pc, #148]	; (80059b8 <HAL_UART_Receive_DMA+0xf4>)
 8005924:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592a:	4a24      	ldr	r2, [pc, #144]	; (80059bc <HAL_UART_Receive_DMA+0xf8>)
 800592c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005932:	4a23      	ldr	r2, [pc, #140]	; (80059c0 <HAL_UART_Receive_DMA+0xfc>)
 8005934:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800593a:	2200      	movs	r2, #0
 800593c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800593e:	f107 0308 	add.w	r3, r7, #8
 8005942:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3304      	adds	r3, #4
 800594e:	4619      	mov	r1, r3
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	88fb      	ldrh	r3, [r7, #6]
 8005956:	f7fc ff5d 	bl	8002814 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800595a:	2300      	movs	r3, #0
 800595c:	613b      	str	r3, [r7, #16]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	613b      	str	r3, [r7, #16]
 800596e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005986:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	695a      	ldr	r2, [r3, #20]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f042 0201 	orr.w	r2, r2, #1
 8005996:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695a      	ldr	r2, [r3, #20]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80059a8:	2300      	movs	r3, #0
 80059aa:	e000      	b.n	80059ae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80059ac:	2302      	movs	r3, #2
  }
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	08005a83 	.word	0x08005a83
 80059bc:	08005aeb 	.word	0x08005aeb
 80059c0:	08005b07 	.word	0x08005b07

080059c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a20:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d113      	bne.n	8005a58 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	695a      	ldr	r2, [r3, #20]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a44:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a54:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a56:	e002      	b.n	8005a5e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f7ff ffb3 	bl	80059c4 <HAL_UART_TxCpltCallback>
}
 8005a5e:	bf00      	nop
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b084      	sub	sp, #16
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a72:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005a74:	68f8      	ldr	r0, [r7, #12]
 8005a76:	f7ff ffaf 	bl	80059d8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a7a:	bf00      	nop
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b084      	sub	sp, #16
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d11e      	bne.n	8005adc <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ab2:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0201 	bic.w	r2, r2, #1
 8005ac2:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ad2:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2220      	movs	r2, #32
 8005ad8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f7fb f8bf 	bl	8000c60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b084      	sub	sp, #16
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f7ff ff77 	bl	80059ec <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005afe:	bf00      	nop
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b16:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b22:	2b80      	cmp	r3, #128	; 0x80
 8005b24:	bf0c      	ite	eq
 8005b26:	2301      	moveq	r3, #1
 8005b28:	2300      	movne	r3, #0
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b21      	cmp	r3, #33	; 0x21
 8005b38:	d108      	bne.n	8005b4c <UART_DMAError+0x46>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d005      	beq.n	8005b4c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	2200      	movs	r2, #0
 8005b44:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005b46:	68b8      	ldr	r0, [r7, #8]
 8005b48:	f000 f871 	bl	8005c2e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b56:	2b40      	cmp	r3, #64	; 0x40
 8005b58:	bf0c      	ite	eq
 8005b5a:	2301      	moveq	r3, #1
 8005b5c:	2300      	movne	r3, #0
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b22      	cmp	r3, #34	; 0x22
 8005b6c:	d108      	bne.n	8005b80 <UART_DMAError+0x7a>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d005      	beq.n	8005b80 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2200      	movs	r2, #0
 8005b78:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005b7a:	68b8      	ldr	r0, [r7, #8]
 8005b7c:	f000 f86d 	bl	8005c5a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b84:	f043 0210 	orr.w	r2, r3, #16
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b8c:	68b8      	ldr	r0, [r7, #8]
 8005b8e:	f7ff ff37 	bl	8005a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b92:	bf00      	nop
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b084      	sub	sp, #16
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	603b      	str	r3, [r7, #0]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005baa:	e02c      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb2:	d028      	beq.n	8005c06 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <UART_WaitOnFlagUntilTimeout+0x30>
 8005bba:	f7fc f82b 	bl	8001c14 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d21d      	bcs.n	8005c06 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bd8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0201 	bic.w	r2, r2, #1
 8005be8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e00f      	b.n	8005c26 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	4013      	ands	r3, r2
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	bf0c      	ite	eq
 8005c16:	2301      	moveq	r3, #1
 8005c18:	2300      	movne	r3, #0
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d0c3      	beq.n	8005bac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005c44:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005c4e:	bf00      	nop
 8005c50:	370c      	adds	r7, #12
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c70:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	695a      	ldr	r2, [r3, #20]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f022 0201 	bic.w	r2, r2, #1
 8005c80:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
	...

08005c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9c:	b085      	sub	sp, #20
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689a      	ldr	r2, [r3, #8]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	69db      	ldr	r3, [r3, #28]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005cda:	f023 030c 	bic.w	r3, r3, #12
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	68f9      	ldr	r1, [r7, #12]
 8005ce4:	430b      	orrs	r3, r1
 8005ce6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699a      	ldr	r2, [r3, #24]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69db      	ldr	r3, [r3, #28]
 8005d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d06:	f040 818b 	bne.w	8006020 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4ac1      	ldr	r2, [pc, #772]	; (8006014 <UART_SetConfig+0x37c>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d005      	beq.n	8005d20 <UART_SetConfig+0x88>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4abf      	ldr	r2, [pc, #764]	; (8006018 <UART_SetConfig+0x380>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	f040 80bd 	bne.w	8005e9a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d20:	f7fd fe8a 	bl	8003a38 <HAL_RCC_GetPCLK2Freq>
 8005d24:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	461d      	mov	r5, r3
 8005d2a:	f04f 0600 	mov.w	r6, #0
 8005d2e:	46a8      	mov	r8, r5
 8005d30:	46b1      	mov	r9, r6
 8005d32:	eb18 0308 	adds.w	r3, r8, r8
 8005d36:	eb49 0409 	adc.w	r4, r9, r9
 8005d3a:	4698      	mov	r8, r3
 8005d3c:	46a1      	mov	r9, r4
 8005d3e:	eb18 0805 	adds.w	r8, r8, r5
 8005d42:	eb49 0906 	adc.w	r9, r9, r6
 8005d46:	f04f 0100 	mov.w	r1, #0
 8005d4a:	f04f 0200 	mov.w	r2, #0
 8005d4e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d52:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d56:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d5a:	4688      	mov	r8, r1
 8005d5c:	4691      	mov	r9, r2
 8005d5e:	eb18 0005 	adds.w	r0, r8, r5
 8005d62:	eb49 0106 	adc.w	r1, r9, r6
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	461d      	mov	r5, r3
 8005d6c:	f04f 0600 	mov.w	r6, #0
 8005d70:	196b      	adds	r3, r5, r5
 8005d72:	eb46 0406 	adc.w	r4, r6, r6
 8005d76:	461a      	mov	r2, r3
 8005d78:	4623      	mov	r3, r4
 8005d7a:	f7fa fa29 	bl	80001d0 <__aeabi_uldivmod>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	460c      	mov	r4, r1
 8005d82:	461a      	mov	r2, r3
 8005d84:	4ba5      	ldr	r3, [pc, #660]	; (800601c <UART_SetConfig+0x384>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	461d      	mov	r5, r3
 8005d94:	f04f 0600 	mov.w	r6, #0
 8005d98:	46a9      	mov	r9, r5
 8005d9a:	46b2      	mov	sl, r6
 8005d9c:	eb19 0309 	adds.w	r3, r9, r9
 8005da0:	eb4a 040a 	adc.w	r4, sl, sl
 8005da4:	4699      	mov	r9, r3
 8005da6:	46a2      	mov	sl, r4
 8005da8:	eb19 0905 	adds.w	r9, r9, r5
 8005dac:	eb4a 0a06 	adc.w	sl, sl, r6
 8005db0:	f04f 0100 	mov.w	r1, #0
 8005db4:	f04f 0200 	mov.w	r2, #0
 8005db8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005dc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005dc4:	4689      	mov	r9, r1
 8005dc6:	4692      	mov	sl, r2
 8005dc8:	eb19 0005 	adds.w	r0, r9, r5
 8005dcc:	eb4a 0106 	adc.w	r1, sl, r6
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	461d      	mov	r5, r3
 8005dd6:	f04f 0600 	mov.w	r6, #0
 8005dda:	196b      	adds	r3, r5, r5
 8005ddc:	eb46 0406 	adc.w	r4, r6, r6
 8005de0:	461a      	mov	r2, r3
 8005de2:	4623      	mov	r3, r4
 8005de4:	f7fa f9f4 	bl	80001d0 <__aeabi_uldivmod>
 8005de8:	4603      	mov	r3, r0
 8005dea:	460c      	mov	r4, r1
 8005dec:	461a      	mov	r2, r3
 8005dee:	4b8b      	ldr	r3, [pc, #556]	; (800601c <UART_SetConfig+0x384>)
 8005df0:	fba3 1302 	umull	r1, r3, r3, r2
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	2164      	movs	r1, #100	; 0x64
 8005df8:	fb01 f303 	mul.w	r3, r1, r3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	3332      	adds	r3, #50	; 0x32
 8005e02:	4a86      	ldr	r2, [pc, #536]	; (800601c <UART_SetConfig+0x384>)
 8005e04:	fba2 2303 	umull	r2, r3, r2, r3
 8005e08:	095b      	lsrs	r3, r3, #5
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e10:	4498      	add	r8, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	461d      	mov	r5, r3
 8005e16:	f04f 0600 	mov.w	r6, #0
 8005e1a:	46a9      	mov	r9, r5
 8005e1c:	46b2      	mov	sl, r6
 8005e1e:	eb19 0309 	adds.w	r3, r9, r9
 8005e22:	eb4a 040a 	adc.w	r4, sl, sl
 8005e26:	4699      	mov	r9, r3
 8005e28:	46a2      	mov	sl, r4
 8005e2a:	eb19 0905 	adds.w	r9, r9, r5
 8005e2e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005e32:	f04f 0100 	mov.w	r1, #0
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e46:	4689      	mov	r9, r1
 8005e48:	4692      	mov	sl, r2
 8005e4a:	eb19 0005 	adds.w	r0, r9, r5
 8005e4e:	eb4a 0106 	adc.w	r1, sl, r6
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	461d      	mov	r5, r3
 8005e58:	f04f 0600 	mov.w	r6, #0
 8005e5c:	196b      	adds	r3, r5, r5
 8005e5e:	eb46 0406 	adc.w	r4, r6, r6
 8005e62:	461a      	mov	r2, r3
 8005e64:	4623      	mov	r3, r4
 8005e66:	f7fa f9b3 	bl	80001d0 <__aeabi_uldivmod>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	461a      	mov	r2, r3
 8005e70:	4b6a      	ldr	r3, [pc, #424]	; (800601c <UART_SetConfig+0x384>)
 8005e72:	fba3 1302 	umull	r1, r3, r3, r2
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	2164      	movs	r1, #100	; 0x64
 8005e7a:	fb01 f303 	mul.w	r3, r1, r3
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	3332      	adds	r3, #50	; 0x32
 8005e84:	4a65      	ldr	r2, [pc, #404]	; (800601c <UART_SetConfig+0x384>)
 8005e86:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	f003 0207 	and.w	r2, r3, #7
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4442      	add	r2, r8
 8005e96:	609a      	str	r2, [r3, #8]
 8005e98:	e26f      	b.n	800637a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e9a:	f7fd fdb9 	bl	8003a10 <HAL_RCC_GetPCLK1Freq>
 8005e9e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	461d      	mov	r5, r3
 8005ea4:	f04f 0600 	mov.w	r6, #0
 8005ea8:	46a8      	mov	r8, r5
 8005eaa:	46b1      	mov	r9, r6
 8005eac:	eb18 0308 	adds.w	r3, r8, r8
 8005eb0:	eb49 0409 	adc.w	r4, r9, r9
 8005eb4:	4698      	mov	r8, r3
 8005eb6:	46a1      	mov	r9, r4
 8005eb8:	eb18 0805 	adds.w	r8, r8, r5
 8005ebc:	eb49 0906 	adc.w	r9, r9, r6
 8005ec0:	f04f 0100 	mov.w	r1, #0
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005ecc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005ed0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ed4:	4688      	mov	r8, r1
 8005ed6:	4691      	mov	r9, r2
 8005ed8:	eb18 0005 	adds.w	r0, r8, r5
 8005edc:	eb49 0106 	adc.w	r1, r9, r6
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	461d      	mov	r5, r3
 8005ee6:	f04f 0600 	mov.w	r6, #0
 8005eea:	196b      	adds	r3, r5, r5
 8005eec:	eb46 0406 	adc.w	r4, r6, r6
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	4623      	mov	r3, r4
 8005ef4:	f7fa f96c 	bl	80001d0 <__aeabi_uldivmod>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	460c      	mov	r4, r1
 8005efc:	461a      	mov	r2, r3
 8005efe:	4b47      	ldr	r3, [pc, #284]	; (800601c <UART_SetConfig+0x384>)
 8005f00:	fba3 2302 	umull	r2, r3, r3, r2
 8005f04:	095b      	lsrs	r3, r3, #5
 8005f06:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	461d      	mov	r5, r3
 8005f0e:	f04f 0600 	mov.w	r6, #0
 8005f12:	46a9      	mov	r9, r5
 8005f14:	46b2      	mov	sl, r6
 8005f16:	eb19 0309 	adds.w	r3, r9, r9
 8005f1a:	eb4a 040a 	adc.w	r4, sl, sl
 8005f1e:	4699      	mov	r9, r3
 8005f20:	46a2      	mov	sl, r4
 8005f22:	eb19 0905 	adds.w	r9, r9, r5
 8005f26:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f2a:	f04f 0100 	mov.w	r1, #0
 8005f2e:	f04f 0200 	mov.w	r2, #0
 8005f32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f3e:	4689      	mov	r9, r1
 8005f40:	4692      	mov	sl, r2
 8005f42:	eb19 0005 	adds.w	r0, r9, r5
 8005f46:	eb4a 0106 	adc.w	r1, sl, r6
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	461d      	mov	r5, r3
 8005f50:	f04f 0600 	mov.w	r6, #0
 8005f54:	196b      	adds	r3, r5, r5
 8005f56:	eb46 0406 	adc.w	r4, r6, r6
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	4623      	mov	r3, r4
 8005f5e:	f7fa f937 	bl	80001d0 <__aeabi_uldivmod>
 8005f62:	4603      	mov	r3, r0
 8005f64:	460c      	mov	r4, r1
 8005f66:	461a      	mov	r2, r3
 8005f68:	4b2c      	ldr	r3, [pc, #176]	; (800601c <UART_SetConfig+0x384>)
 8005f6a:	fba3 1302 	umull	r1, r3, r3, r2
 8005f6e:	095b      	lsrs	r3, r3, #5
 8005f70:	2164      	movs	r1, #100	; 0x64
 8005f72:	fb01 f303 	mul.w	r3, r1, r3
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	00db      	lsls	r3, r3, #3
 8005f7a:	3332      	adds	r3, #50	; 0x32
 8005f7c:	4a27      	ldr	r2, [pc, #156]	; (800601c <UART_SetConfig+0x384>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	095b      	lsrs	r3, r3, #5
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f8a:	4498      	add	r8, r3
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	461d      	mov	r5, r3
 8005f90:	f04f 0600 	mov.w	r6, #0
 8005f94:	46a9      	mov	r9, r5
 8005f96:	46b2      	mov	sl, r6
 8005f98:	eb19 0309 	adds.w	r3, r9, r9
 8005f9c:	eb4a 040a 	adc.w	r4, sl, sl
 8005fa0:	4699      	mov	r9, r3
 8005fa2:	46a2      	mov	sl, r4
 8005fa4:	eb19 0905 	adds.w	r9, r9, r5
 8005fa8:	eb4a 0a06 	adc.w	sl, sl, r6
 8005fac:	f04f 0100 	mov.w	r1, #0
 8005fb0:	f04f 0200 	mov.w	r2, #0
 8005fb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fb8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005fbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fc0:	4689      	mov	r9, r1
 8005fc2:	4692      	mov	sl, r2
 8005fc4:	eb19 0005 	adds.w	r0, r9, r5
 8005fc8:	eb4a 0106 	adc.w	r1, sl, r6
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	461d      	mov	r5, r3
 8005fd2:	f04f 0600 	mov.w	r6, #0
 8005fd6:	196b      	adds	r3, r5, r5
 8005fd8:	eb46 0406 	adc.w	r4, r6, r6
 8005fdc:	461a      	mov	r2, r3
 8005fde:	4623      	mov	r3, r4
 8005fe0:	f7fa f8f6 	bl	80001d0 <__aeabi_uldivmod>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	461a      	mov	r2, r3
 8005fea:	4b0c      	ldr	r3, [pc, #48]	; (800601c <UART_SetConfig+0x384>)
 8005fec:	fba3 1302 	umull	r1, r3, r3, r2
 8005ff0:	095b      	lsrs	r3, r3, #5
 8005ff2:	2164      	movs	r1, #100	; 0x64
 8005ff4:	fb01 f303 	mul.w	r3, r1, r3
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	3332      	adds	r3, #50	; 0x32
 8005ffe:	4a07      	ldr	r2, [pc, #28]	; (800601c <UART_SetConfig+0x384>)
 8006000:	fba2 2303 	umull	r2, r3, r2, r3
 8006004:	095b      	lsrs	r3, r3, #5
 8006006:	f003 0207 	and.w	r2, r3, #7
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4442      	add	r2, r8
 8006010:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006012:	e1b2      	b.n	800637a <UART_SetConfig+0x6e2>
 8006014:	40011000 	.word	0x40011000
 8006018:	40011400 	.word	0x40011400
 800601c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4ad7      	ldr	r2, [pc, #860]	; (8006384 <UART_SetConfig+0x6ec>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d005      	beq.n	8006036 <UART_SetConfig+0x39e>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4ad6      	ldr	r2, [pc, #856]	; (8006388 <UART_SetConfig+0x6f0>)
 8006030:	4293      	cmp	r3, r2
 8006032:	f040 80d1 	bne.w	80061d8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006036:	f7fd fcff 	bl	8003a38 <HAL_RCC_GetPCLK2Freq>
 800603a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	469a      	mov	sl, r3
 8006040:	f04f 0b00 	mov.w	fp, #0
 8006044:	46d0      	mov	r8, sl
 8006046:	46d9      	mov	r9, fp
 8006048:	eb18 0308 	adds.w	r3, r8, r8
 800604c:	eb49 0409 	adc.w	r4, r9, r9
 8006050:	4698      	mov	r8, r3
 8006052:	46a1      	mov	r9, r4
 8006054:	eb18 080a 	adds.w	r8, r8, sl
 8006058:	eb49 090b 	adc.w	r9, r9, fp
 800605c:	f04f 0100 	mov.w	r1, #0
 8006060:	f04f 0200 	mov.w	r2, #0
 8006064:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006068:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800606c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006070:	4688      	mov	r8, r1
 8006072:	4691      	mov	r9, r2
 8006074:	eb1a 0508 	adds.w	r5, sl, r8
 8006078:	eb4b 0609 	adc.w	r6, fp, r9
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	4619      	mov	r1, r3
 8006082:	f04f 0200 	mov.w	r2, #0
 8006086:	f04f 0300 	mov.w	r3, #0
 800608a:	f04f 0400 	mov.w	r4, #0
 800608e:	0094      	lsls	r4, r2, #2
 8006090:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006094:	008b      	lsls	r3, r1, #2
 8006096:	461a      	mov	r2, r3
 8006098:	4623      	mov	r3, r4
 800609a:	4628      	mov	r0, r5
 800609c:	4631      	mov	r1, r6
 800609e:	f7fa f897 	bl	80001d0 <__aeabi_uldivmod>
 80060a2:	4603      	mov	r3, r0
 80060a4:	460c      	mov	r4, r1
 80060a6:	461a      	mov	r2, r3
 80060a8:	4bb8      	ldr	r3, [pc, #736]	; (800638c <UART_SetConfig+0x6f4>)
 80060aa:	fba3 2302 	umull	r2, r3, r3, r2
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	469b      	mov	fp, r3
 80060b8:	f04f 0c00 	mov.w	ip, #0
 80060bc:	46d9      	mov	r9, fp
 80060be:	46e2      	mov	sl, ip
 80060c0:	eb19 0309 	adds.w	r3, r9, r9
 80060c4:	eb4a 040a 	adc.w	r4, sl, sl
 80060c8:	4699      	mov	r9, r3
 80060ca:	46a2      	mov	sl, r4
 80060cc:	eb19 090b 	adds.w	r9, r9, fp
 80060d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80060d4:	f04f 0100 	mov.w	r1, #0
 80060d8:	f04f 0200 	mov.w	r2, #0
 80060dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80060e8:	4689      	mov	r9, r1
 80060ea:	4692      	mov	sl, r2
 80060ec:	eb1b 0509 	adds.w	r5, fp, r9
 80060f0:	eb4c 060a 	adc.w	r6, ip, sl
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	4619      	mov	r1, r3
 80060fa:	f04f 0200 	mov.w	r2, #0
 80060fe:	f04f 0300 	mov.w	r3, #0
 8006102:	f04f 0400 	mov.w	r4, #0
 8006106:	0094      	lsls	r4, r2, #2
 8006108:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800610c:	008b      	lsls	r3, r1, #2
 800610e:	461a      	mov	r2, r3
 8006110:	4623      	mov	r3, r4
 8006112:	4628      	mov	r0, r5
 8006114:	4631      	mov	r1, r6
 8006116:	f7fa f85b 	bl	80001d0 <__aeabi_uldivmod>
 800611a:	4603      	mov	r3, r0
 800611c:	460c      	mov	r4, r1
 800611e:	461a      	mov	r2, r3
 8006120:	4b9a      	ldr	r3, [pc, #616]	; (800638c <UART_SetConfig+0x6f4>)
 8006122:	fba3 1302 	umull	r1, r3, r3, r2
 8006126:	095b      	lsrs	r3, r3, #5
 8006128:	2164      	movs	r1, #100	; 0x64
 800612a:	fb01 f303 	mul.w	r3, r1, r3
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	3332      	adds	r3, #50	; 0x32
 8006134:	4a95      	ldr	r2, [pc, #596]	; (800638c <UART_SetConfig+0x6f4>)
 8006136:	fba2 2303 	umull	r2, r3, r2, r3
 800613a:	095b      	lsrs	r3, r3, #5
 800613c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006140:	4498      	add	r8, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	469b      	mov	fp, r3
 8006146:	f04f 0c00 	mov.w	ip, #0
 800614a:	46d9      	mov	r9, fp
 800614c:	46e2      	mov	sl, ip
 800614e:	eb19 0309 	adds.w	r3, r9, r9
 8006152:	eb4a 040a 	adc.w	r4, sl, sl
 8006156:	4699      	mov	r9, r3
 8006158:	46a2      	mov	sl, r4
 800615a:	eb19 090b 	adds.w	r9, r9, fp
 800615e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006162:	f04f 0100 	mov.w	r1, #0
 8006166:	f04f 0200 	mov.w	r2, #0
 800616a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800616e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006172:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006176:	4689      	mov	r9, r1
 8006178:	4692      	mov	sl, r2
 800617a:	eb1b 0509 	adds.w	r5, fp, r9
 800617e:	eb4c 060a 	adc.w	r6, ip, sl
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	4619      	mov	r1, r3
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	f04f 0300 	mov.w	r3, #0
 8006190:	f04f 0400 	mov.w	r4, #0
 8006194:	0094      	lsls	r4, r2, #2
 8006196:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800619a:	008b      	lsls	r3, r1, #2
 800619c:	461a      	mov	r2, r3
 800619e:	4623      	mov	r3, r4
 80061a0:	4628      	mov	r0, r5
 80061a2:	4631      	mov	r1, r6
 80061a4:	f7fa f814 	bl	80001d0 <__aeabi_uldivmod>
 80061a8:	4603      	mov	r3, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	461a      	mov	r2, r3
 80061ae:	4b77      	ldr	r3, [pc, #476]	; (800638c <UART_SetConfig+0x6f4>)
 80061b0:	fba3 1302 	umull	r1, r3, r3, r2
 80061b4:	095b      	lsrs	r3, r3, #5
 80061b6:	2164      	movs	r1, #100	; 0x64
 80061b8:	fb01 f303 	mul.w	r3, r1, r3
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	011b      	lsls	r3, r3, #4
 80061c0:	3332      	adds	r3, #50	; 0x32
 80061c2:	4a72      	ldr	r2, [pc, #456]	; (800638c <UART_SetConfig+0x6f4>)
 80061c4:	fba2 2303 	umull	r2, r3, r2, r3
 80061c8:	095b      	lsrs	r3, r3, #5
 80061ca:	f003 020f 	and.w	r2, r3, #15
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4442      	add	r2, r8
 80061d4:	609a      	str	r2, [r3, #8]
 80061d6:	e0d0      	b.n	800637a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80061d8:	f7fd fc1a 	bl	8003a10 <HAL_RCC_GetPCLK1Freq>
 80061dc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	469a      	mov	sl, r3
 80061e2:	f04f 0b00 	mov.w	fp, #0
 80061e6:	46d0      	mov	r8, sl
 80061e8:	46d9      	mov	r9, fp
 80061ea:	eb18 0308 	adds.w	r3, r8, r8
 80061ee:	eb49 0409 	adc.w	r4, r9, r9
 80061f2:	4698      	mov	r8, r3
 80061f4:	46a1      	mov	r9, r4
 80061f6:	eb18 080a 	adds.w	r8, r8, sl
 80061fa:	eb49 090b 	adc.w	r9, r9, fp
 80061fe:	f04f 0100 	mov.w	r1, #0
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800620a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800620e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006212:	4688      	mov	r8, r1
 8006214:	4691      	mov	r9, r2
 8006216:	eb1a 0508 	adds.w	r5, sl, r8
 800621a:	eb4b 0609 	adc.w	r6, fp, r9
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	4619      	mov	r1, r3
 8006224:	f04f 0200 	mov.w	r2, #0
 8006228:	f04f 0300 	mov.w	r3, #0
 800622c:	f04f 0400 	mov.w	r4, #0
 8006230:	0094      	lsls	r4, r2, #2
 8006232:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006236:	008b      	lsls	r3, r1, #2
 8006238:	461a      	mov	r2, r3
 800623a:	4623      	mov	r3, r4
 800623c:	4628      	mov	r0, r5
 800623e:	4631      	mov	r1, r6
 8006240:	f7f9 ffc6 	bl	80001d0 <__aeabi_uldivmod>
 8006244:	4603      	mov	r3, r0
 8006246:	460c      	mov	r4, r1
 8006248:	461a      	mov	r2, r3
 800624a:	4b50      	ldr	r3, [pc, #320]	; (800638c <UART_SetConfig+0x6f4>)
 800624c:	fba3 2302 	umull	r2, r3, r3, r2
 8006250:	095b      	lsrs	r3, r3, #5
 8006252:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	469b      	mov	fp, r3
 800625a:	f04f 0c00 	mov.w	ip, #0
 800625e:	46d9      	mov	r9, fp
 8006260:	46e2      	mov	sl, ip
 8006262:	eb19 0309 	adds.w	r3, r9, r9
 8006266:	eb4a 040a 	adc.w	r4, sl, sl
 800626a:	4699      	mov	r9, r3
 800626c:	46a2      	mov	sl, r4
 800626e:	eb19 090b 	adds.w	r9, r9, fp
 8006272:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006276:	f04f 0100 	mov.w	r1, #0
 800627a:	f04f 0200 	mov.w	r2, #0
 800627e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006282:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006286:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800628a:	4689      	mov	r9, r1
 800628c:	4692      	mov	sl, r2
 800628e:	eb1b 0509 	adds.w	r5, fp, r9
 8006292:	eb4c 060a 	adc.w	r6, ip, sl
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	4619      	mov	r1, r3
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	f04f 0400 	mov.w	r4, #0
 80062a8:	0094      	lsls	r4, r2, #2
 80062aa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062ae:	008b      	lsls	r3, r1, #2
 80062b0:	461a      	mov	r2, r3
 80062b2:	4623      	mov	r3, r4
 80062b4:	4628      	mov	r0, r5
 80062b6:	4631      	mov	r1, r6
 80062b8:	f7f9 ff8a 	bl	80001d0 <__aeabi_uldivmod>
 80062bc:	4603      	mov	r3, r0
 80062be:	460c      	mov	r4, r1
 80062c0:	461a      	mov	r2, r3
 80062c2:	4b32      	ldr	r3, [pc, #200]	; (800638c <UART_SetConfig+0x6f4>)
 80062c4:	fba3 1302 	umull	r1, r3, r3, r2
 80062c8:	095b      	lsrs	r3, r3, #5
 80062ca:	2164      	movs	r1, #100	; 0x64
 80062cc:	fb01 f303 	mul.w	r3, r1, r3
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	3332      	adds	r3, #50	; 0x32
 80062d6:	4a2d      	ldr	r2, [pc, #180]	; (800638c <UART_SetConfig+0x6f4>)
 80062d8:	fba2 2303 	umull	r2, r3, r2, r3
 80062dc:	095b      	lsrs	r3, r3, #5
 80062de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062e2:	4498      	add	r8, r3
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	469b      	mov	fp, r3
 80062e8:	f04f 0c00 	mov.w	ip, #0
 80062ec:	46d9      	mov	r9, fp
 80062ee:	46e2      	mov	sl, ip
 80062f0:	eb19 0309 	adds.w	r3, r9, r9
 80062f4:	eb4a 040a 	adc.w	r4, sl, sl
 80062f8:	4699      	mov	r9, r3
 80062fa:	46a2      	mov	sl, r4
 80062fc:	eb19 090b 	adds.w	r9, r9, fp
 8006300:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006304:	f04f 0100 	mov.w	r1, #0
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006310:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006314:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006318:	4689      	mov	r9, r1
 800631a:	4692      	mov	sl, r2
 800631c:	eb1b 0509 	adds.w	r5, fp, r9
 8006320:	eb4c 060a 	adc.w	r6, ip, sl
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	4619      	mov	r1, r3
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	f04f 0300 	mov.w	r3, #0
 8006332:	f04f 0400 	mov.w	r4, #0
 8006336:	0094      	lsls	r4, r2, #2
 8006338:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800633c:	008b      	lsls	r3, r1, #2
 800633e:	461a      	mov	r2, r3
 8006340:	4623      	mov	r3, r4
 8006342:	4628      	mov	r0, r5
 8006344:	4631      	mov	r1, r6
 8006346:	f7f9 ff43 	bl	80001d0 <__aeabi_uldivmod>
 800634a:	4603      	mov	r3, r0
 800634c:	460c      	mov	r4, r1
 800634e:	461a      	mov	r2, r3
 8006350:	4b0e      	ldr	r3, [pc, #56]	; (800638c <UART_SetConfig+0x6f4>)
 8006352:	fba3 1302 	umull	r1, r3, r3, r2
 8006356:	095b      	lsrs	r3, r3, #5
 8006358:	2164      	movs	r1, #100	; 0x64
 800635a:	fb01 f303 	mul.w	r3, r1, r3
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	011b      	lsls	r3, r3, #4
 8006362:	3332      	adds	r3, #50	; 0x32
 8006364:	4a09      	ldr	r2, [pc, #36]	; (800638c <UART_SetConfig+0x6f4>)
 8006366:	fba2 2303 	umull	r2, r3, r2, r3
 800636a:	095b      	lsrs	r3, r3, #5
 800636c:	f003 020f 	and.w	r2, r3, #15
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4442      	add	r2, r8
 8006376:	609a      	str	r2, [r3, #8]
}
 8006378:	e7ff      	b.n	800637a <UART_SetConfig+0x6e2>
 800637a:	bf00      	nop
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006384:	40011000 	.word	0x40011000
 8006388:	40011400 	.word	0x40011400
 800638c:	51eb851f 	.word	0x51eb851f

08006390 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006390:	b084      	sub	sp, #16
 8006392:	b480      	push	{r7}
 8006394:	b085      	sub	sp, #20
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
 800639a:	f107 001c 	add.w	r0, r7, #28
 800639e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80063a6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80063a8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80063aa:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80063ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80063ae:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80063b2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80063b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80063b6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80063b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80063ba:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4313      	orrs	r3, r2
 80063c0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80063ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3714      	adds	r7, #20
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	b004      	add	sp, #16
 80063e4:	4770      	bx	lr

080063e6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b083      	sub	sp, #12
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006422:	b580      	push	{r7, lr}
 8006424:	b082      	sub	sp, #8
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2203      	movs	r2, #3
 800642e:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8006430:	2002      	movs	r0, #2
 8006432:	f7fb fbfb 	bl	8001c2c <HAL_Delay>
  
  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0303 	and.w	r3, r3, #3
}
 8006450:	4618      	mov	r0, r3
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800647a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006480:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006486:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	4313      	orrs	r3, r2
 800648c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006496:	f023 030f 	bic.w	r3, r3, #15
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	431a      	orrs	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3714      	adds	r7, #20
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	b2db      	uxtb	r3, r3
}
 80064be:	4618      	mov	r0, r3
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b085      	sub	sp, #20
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
 80064d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	3314      	adds	r3, #20
 80064d8:	461a      	mov	r2, r3
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	4413      	add	r3, r2
 80064de:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
}  
 80064e4:	4618      	mov	r0, r3
 80064e6:	3714      	adds	r7, #20
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80064fa:	2300      	movs	r3, #0
 80064fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006516:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800651c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006522:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	431a      	orrs	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800653a:	2300      	movs	r3, #0

}
 800653c:	4618      	mov	r0, r3
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b088      	sub	sp, #32
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006556:	2310      	movs	r3, #16
 8006558:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800655a:	2340      	movs	r3, #64	; 0x40
 800655c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800655e:	2300      	movs	r3, #0
 8006560:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006566:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006568:	f107 0308 	add.w	r3, r7, #8
 800656c:	4619      	mov	r1, r3
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7ff ff74 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006574:	f241 3288 	movw	r2, #5000	; 0x1388
 8006578:	2110      	movs	r1, #16
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 fa40 	bl	8006a00 <SDMMC_GetCmdResp1>
 8006580:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006582:	69fb      	ldr	r3, [r7, #28]
}
 8006584:	4618      	mov	r0, r3
 8006586:	3720      	adds	r7, #32
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b088      	sub	sp, #32
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800659a:	2311      	movs	r3, #17
 800659c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800659e:	2340      	movs	r3, #64	; 0x40
 80065a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065a2:	2300      	movs	r3, #0
 80065a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065ac:	f107 0308 	add.w	r3, r7, #8
 80065b0:	4619      	mov	r1, r3
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7ff ff52 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80065b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80065bc:	2111      	movs	r1, #17
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 fa1e 	bl	8006a00 <SDMMC_GetCmdResp1>
 80065c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065c6:	69fb      	ldr	r3, [r7, #28]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3720      	adds	r7, #32
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b088      	sub	sp, #32
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80065de:	2312      	movs	r3, #18
 80065e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065e2:	2340      	movs	r3, #64	; 0x40
 80065e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065f0:	f107 0308 	add.w	r3, r7, #8
 80065f4:	4619      	mov	r1, r3
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7ff ff30 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80065fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006600:	2112      	movs	r1, #18
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f9fc 	bl	8006a00 <SDMMC_GetCmdResp1>
 8006608:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800660a:	69fb      	ldr	r3, [r7, #28]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3720      	adds	r7, #32
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b088      	sub	sp, #32
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006622:	2318      	movs	r3, #24
 8006624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006626:	2340      	movs	r3, #64	; 0x40
 8006628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800662a:	2300      	movs	r3, #0
 800662c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800662e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006632:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006634:	f107 0308 	add.w	r3, r7, #8
 8006638:	4619      	mov	r1, r3
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7ff ff0e 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006640:	f241 3288 	movw	r2, #5000	; 0x1388
 8006644:	2118      	movs	r1, #24
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f9da 	bl	8006a00 <SDMMC_GetCmdResp1>
 800664c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800664e:	69fb      	ldr	r3, [r7, #28]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3720      	adds	r7, #32
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006666:	2319      	movs	r3, #25
 8006668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800666a:	2340      	movs	r3, #64	; 0x40
 800666c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800666e:	2300      	movs	r3, #0
 8006670:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006672:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006676:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006678:	f107 0308 	add.w	r3, r7, #8
 800667c:	4619      	mov	r1, r3
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7ff feec 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006684:	f241 3288 	movw	r2, #5000	; 0x1388
 8006688:	2119      	movs	r1, #25
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f9b8 	bl	8006a00 <SDMMC_GetCmdResp1>
 8006690:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006692:	69fb      	ldr	r3, [r7, #28]
}
 8006694:	4618      	mov	r0, r3
 8006696:	3720      	adds	r7, #32
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b088      	sub	sp, #32
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80066a4:	2300      	movs	r3, #0
 80066a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80066a8:	230c      	movs	r3, #12
 80066aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80066ac:	2340      	movs	r3, #64	; 0x40
 80066ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80066b0:	2300      	movs	r3, #0
 80066b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80066b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80066ba:	f107 0308 	add.w	r3, r7, #8
 80066be:	4619      	mov	r1, r3
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7ff fecb 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80066c6:	4a05      	ldr	r2, [pc, #20]	; (80066dc <SDMMC_CmdStopTransfer+0x40>)
 80066c8:	210c      	movs	r1, #12
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f998 	bl	8006a00 <SDMMC_GetCmdResp1>
 80066d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80066d2:	69fb      	ldr	r3, [r7, #28]
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3720      	adds	r7, #32
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	05f5e100 	.word	0x05f5e100

080066e0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08a      	sub	sp, #40	; 0x28
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80066f0:	2307      	movs	r3, #7
 80066f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80066f4:	2340      	movs	r3, #64	; 0x40
 80066f6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80066f8:	2300      	movs	r3, #0
 80066fa:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80066fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006700:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006702:	f107 0310 	add.w	r3, r7, #16
 8006706:	4619      	mov	r1, r3
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f7ff fea7 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800670e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006712:	2107      	movs	r1, #7
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 f973 	bl	8006a00 <SDMMC_GetCmdResp1>
 800671a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800671e:	4618      	mov	r0, r3
 8006720:	3728      	adds	r7, #40	; 0x28
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}

08006726 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006726:	b580      	push	{r7, lr}
 8006728:	b088      	sub	sp, #32
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800672e:	2300      	movs	r3, #0
 8006730:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006732:	2300      	movs	r3, #0
 8006734:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006736:	2300      	movs	r3, #0
 8006738:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800673a:	2300      	movs	r3, #0
 800673c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800673e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006742:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006744:	f107 0308 	add.w	r3, r7, #8
 8006748:	4619      	mov	r1, r3
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f7ff fe86 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f92d 	bl	80069b0 <SDMMC_GetCmdError>
 8006756:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006758:	69fb      	ldr	r3, [r7, #28]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3720      	adds	r7, #32
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b088      	sub	sp, #32
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800676a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800676e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006770:	2308      	movs	r3, #8
 8006772:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006774:	2340      	movs	r3, #64	; 0x40
 8006776:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006778:	2300      	movs	r3, #0
 800677a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800677c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006780:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006782:	f107 0308 	add.w	r3, r7, #8
 8006786:	4619      	mov	r1, r3
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7ff fe67 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fb16 	bl	8006dc0 <SDMMC_GetCmdResp7>
 8006794:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006796:	69fb      	ldr	r3, [r7, #28]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3720      	adds	r7, #32
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80067ae:	2337      	movs	r3, #55	; 0x37
 80067b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80067b2:	2340      	movs	r3, #64	; 0x40
 80067b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80067b6:	2300      	movs	r3, #0
 80067b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80067ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067be:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80067c0:	f107 0308 	add.w	r3, r7, #8
 80067c4:	4619      	mov	r1, r3
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7ff fe48 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80067cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80067d0:	2137      	movs	r1, #55	; 0x37
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f914 	bl	8006a00 <SDMMC_GetCmdResp1>
 80067d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80067da:	69fb      	ldr	r3, [r7, #28]
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3720      	adds	r7, #32
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b088      	sub	sp, #32
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80067fa:	2329      	movs	r3, #41	; 0x29
 80067fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80067fe:	2340      	movs	r3, #64	; 0x40
 8006800:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006802:	2300      	movs	r3, #0
 8006804:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800680a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800680c:	f107 0308 	add.w	r3, r7, #8
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff fe22 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 fa23 	bl	8006c64 <SDMMC_GetCmdResp3>
 800681e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006820:	69fb      	ldr	r3, [r7, #28]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3720      	adds	r7, #32
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b088      	sub	sp, #32
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006838:	2306      	movs	r3, #6
 800683a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800683c:	2340      	movs	r3, #64	; 0x40
 800683e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006840:	2300      	movs	r3, #0
 8006842:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006844:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006848:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800684a:	f107 0308 	add.w	r3, r7, #8
 800684e:	4619      	mov	r1, r3
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f7ff fe03 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006856:	f241 3288 	movw	r2, #5000	; 0x1388
 800685a:	2106      	movs	r1, #6
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 f8cf 	bl	8006a00 <SDMMC_GetCmdResp1>
 8006862:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006864:	69fb      	ldr	r3, [r7, #28]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3720      	adds	r7, #32
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b088      	sub	sp, #32
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006876:	2300      	movs	r3, #0
 8006878:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800687a:	2333      	movs	r3, #51	; 0x33
 800687c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800687e:	2340      	movs	r3, #64	; 0x40
 8006880:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006882:	2300      	movs	r3, #0
 8006884:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006886:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800688a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800688c:	f107 0308 	add.w	r3, r7, #8
 8006890:	4619      	mov	r1, r3
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7ff fde2 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006898:	f241 3288 	movw	r2, #5000	; 0x1388
 800689c:	2133      	movs	r1, #51	; 0x33
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 f8ae 	bl	8006a00 <SDMMC_GetCmdResp1>
 80068a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068a6:	69fb      	ldr	r3, [r7, #28]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3720      	adds	r7, #32
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80068bc:	2302      	movs	r3, #2
 80068be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80068c0:	23c0      	movs	r3, #192	; 0xc0
 80068c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068ce:	f107 0308 	add.w	r3, r7, #8
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f7ff fdc1 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f97c 	bl	8006bd8 <SDMMC_GetCmdResp2>
 80068e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80068e2:	69fb      	ldr	r3, [r7, #28]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3720      	adds	r7, #32
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80068fa:	2309      	movs	r3, #9
 80068fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80068fe:	23c0      	movs	r3, #192	; 0xc0
 8006900:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800690a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800690c:	f107 0308 	add.w	r3, r7, #8
 8006910:	4619      	mov	r1, r3
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7ff fda2 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f95d 	bl	8006bd8 <SDMMC_GetCmdResp2>
 800691e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006920:	69fb      	ldr	r3, [r7, #28]
}
 8006922:	4618      	mov	r0, r3
 8006924:	3720      	adds	r7, #32
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b088      	sub	sp, #32
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
 8006932:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006938:	2303      	movs	r3, #3
 800693a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800693c:	2340      	movs	r3, #64	; 0x40
 800693e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006940:	2300      	movs	r3, #0
 8006942:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006944:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006948:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800694a:	f107 0308 	add.w	r3, r7, #8
 800694e:	4619      	mov	r1, r3
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f7ff fd83 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	2103      	movs	r1, #3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f9bc 	bl	8006cd8 <SDMMC_GetCmdResp6>
 8006960:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006962:	69fb      	ldr	r3, [r7, #28]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3720      	adds	r7, #32
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b088      	sub	sp, #32
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800697a:	230d      	movs	r3, #13
 800697c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800697e:	2340      	movs	r3, #64	; 0x40
 8006980:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006982:	2300      	movs	r3, #0
 8006984:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800698a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800698c:	f107 0308 	add.w	r3, r7, #8
 8006990:	4619      	mov	r1, r3
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7ff fd62 	bl	800645c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006998:	f241 3288 	movw	r2, #5000	; 0x1388
 800699c:	210d      	movs	r1, #13
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f82e 	bl	8006a00 <SDMMC_GetCmdResp1>
 80069a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069a6:	69fb      	ldr	r3, [r7, #28]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3720      	adds	r7, #32
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80069b0:	b490      	push	{r4, r7}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80069b8:	4b0f      	ldr	r3, [pc, #60]	; (80069f8 <SDMMC_GetCmdError+0x48>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a0f      	ldr	r2, [pc, #60]	; (80069fc <SDMMC_GetCmdError+0x4c>)
 80069be:	fba2 2303 	umull	r2, r3, r2, r3
 80069c2:	0a5b      	lsrs	r3, r3, #9
 80069c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80069c8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80069cc:	4623      	mov	r3, r4
 80069ce:	1e5c      	subs	r4, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d102      	bne.n	80069da <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80069d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80069d8:	e009      	b.n	80069ee <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d0f2      	beq.n	80069cc <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	22c5      	movs	r2, #197	; 0xc5
 80069ea:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3708      	adds	r7, #8
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc90      	pop	{r4, r7}
 80069f6:	4770      	bx	lr
 80069f8:	20000008 	.word	0x20000008
 80069fc:	10624dd3 	.word	0x10624dd3

08006a00 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006a00:	b590      	push	{r4, r7, lr}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	607a      	str	r2, [r7, #4]
 8006a0c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a0e:	4b6f      	ldr	r3, [pc, #444]	; (8006bcc <SDMMC_GetCmdResp1+0x1cc>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a6f      	ldr	r2, [pc, #444]	; (8006bd0 <SDMMC_GetCmdResp1+0x1d0>)
 8006a14:	fba2 2303 	umull	r2, r3, r2, r3
 8006a18:	0a5b      	lsrs	r3, r3, #9
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006a20:	4623      	mov	r3, r4
 8006a22:	1e5c      	subs	r4, r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d102      	bne.n	8006a2e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a2c:	e0c9      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a32:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0f0      	beq.n	8006a20 <SDMMC_GetCmdResp1+0x20>
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1eb      	bne.n	8006a20 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d004      	beq.n	8006a5e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2204      	movs	r2, #4
 8006a58:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a5a:	2304      	movs	r3, #4
 8006a5c:	e0b1      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d004      	beq.n	8006a74 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e0a6      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	22c5      	movs	r2, #197	; 0xc5
 8006a78:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006a7a:	68f8      	ldr	r0, [r7, #12]
 8006a7c:	f7ff fd18 	bl	80064b0 <SDIO_GetCommandResponse>
 8006a80:	4603      	mov	r3, r0
 8006a82:	461a      	mov	r2, r3
 8006a84:	7afb      	ldrb	r3, [r7, #11]
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d001      	beq.n	8006a8e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e099      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006a8e:	2100      	movs	r1, #0
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f7ff fd1a 	bl	80064ca <SDIO_GetResponse>
 8006a96:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4b4e      	ldr	r3, [pc, #312]	; (8006bd4 <SDMMC_GetCmdResp1+0x1d4>)
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	e08d      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	da02      	bge.n	8006ab2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006aac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ab0:	e087      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006abc:	2340      	movs	r3, #64	; 0x40
 8006abe:	e080      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006aca:	2380      	movs	r3, #128	; 0x80
 8006acc:	e079      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006ad8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006adc:	e071      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d002      	beq.n	8006aee <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006ae8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006aec:	e069      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d002      	beq.n	8006afe <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006af8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006afc:	e061      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d002      	beq.n	8006b0e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006b08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006b0c:	e059      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d002      	beq.n	8006b1e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006b18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b1c:	e051      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d002      	beq.n	8006b2e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006b28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b2c:	e049      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d002      	beq.n	8006b3e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006b38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b3c:	e041      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8006b48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b4c:	e039      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006b58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b5c:	e031      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006b68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b6c:	e029      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d002      	beq.n	8006b7e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006b78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006b7c:	e021      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006b88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b8c:	e019      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d002      	beq.n	8006b9e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006b98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006b9c:	e011      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d002      	beq.n	8006bae <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006ba8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006bac:	e009      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	f003 0308 	and.w	r3, r3, #8
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d002      	beq.n	8006bbe <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006bb8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006bbc:	e001      	b.n	8006bc2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006bbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	371c      	adds	r7, #28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd90      	pop	{r4, r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000008 	.word	0x20000008
 8006bd0:	10624dd3 	.word	0x10624dd3
 8006bd4:	fdffe008 	.word	0xfdffe008

08006bd8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006bd8:	b490      	push	{r4, r7}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006be0:	4b1e      	ldr	r3, [pc, #120]	; (8006c5c <SDMMC_GetCmdResp2+0x84>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a1e      	ldr	r2, [pc, #120]	; (8006c60 <SDMMC_GetCmdResp2+0x88>)
 8006be6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bea:	0a5b      	lsrs	r3, r3, #9
 8006bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006bf4:	4623      	mov	r3, r4
 8006bf6:	1e5c      	subs	r4, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d102      	bne.n	8006c02 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006bfc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006c00:	e026      	b.n	8006c50 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c06:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d0f0      	beq.n	8006bf4 <SDMMC_GetCmdResp2+0x1c>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1eb      	bne.n	8006bf4 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d004      	beq.n	8006c32 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2204      	movs	r2, #4
 8006c2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c2e:	2304      	movs	r3, #4
 8006c30:	e00e      	b.n	8006c50 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c36:	f003 0301 	and.w	r3, r3, #1
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d004      	beq.n	8006c48 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e003      	b.n	8006c50 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	22c5      	movs	r2, #197	; 0xc5
 8006c4c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3710      	adds	r7, #16
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bc90      	pop	{r4, r7}
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	20000008 	.word	0x20000008
 8006c60:	10624dd3 	.word	0x10624dd3

08006c64 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006c64:	b490      	push	{r4, r7}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c6c:	4b18      	ldr	r3, [pc, #96]	; (8006cd0 <SDMMC_GetCmdResp3+0x6c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a18      	ldr	r2, [pc, #96]	; (8006cd4 <SDMMC_GetCmdResp3+0x70>)
 8006c72:	fba2 2303 	umull	r2, r3, r2, r3
 8006c76:	0a5b      	lsrs	r3, r3, #9
 8006c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c7c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006c80:	4623      	mov	r3, r4
 8006c82:	1e5c      	subs	r4, r3, #1
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d102      	bne.n	8006c8e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006c88:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006c8c:	e01b      	b.n	8006cc6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c92:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d0f0      	beq.n	8006c80 <SDMMC_GetCmdResp3+0x1c>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1eb      	bne.n	8006c80 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cac:	f003 0304 	and.w	r3, r3, #4
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d004      	beq.n	8006cbe <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006cba:	2304      	movs	r3, #4
 8006cbc:	e003      	b.n	8006cc6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	22c5      	movs	r2, #197	; 0xc5
 8006cc2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bc90      	pop	{r4, r7}
 8006cce:	4770      	bx	lr
 8006cd0:	20000008 	.word	0x20000008
 8006cd4:	10624dd3 	.word	0x10624dd3

08006cd8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006cd8:	b590      	push	{r4, r7, lr}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	607a      	str	r2, [r7, #4]
 8006ce4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006ce6:	4b34      	ldr	r3, [pc, #208]	; (8006db8 <SDMMC_GetCmdResp6+0xe0>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a34      	ldr	r2, [pc, #208]	; (8006dbc <SDMMC_GetCmdResp6+0xe4>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	0a5b      	lsrs	r3, r3, #9
 8006cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cf6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006cfa:	4623      	mov	r3, r4
 8006cfc:	1e5c      	subs	r4, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d102      	bne.n	8006d08 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006d02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006d06:	e052      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d0c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d0f0      	beq.n	8006cfa <SDMMC_GetCmdResp6+0x22>
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1eb      	bne.n	8006cfa <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d26:	f003 0304 	and.w	r3, r3, #4
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d004      	beq.n	8006d38 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2204      	movs	r2, #4
 8006d32:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d34:	2304      	movs	r3, #4
 8006d36:	e03a      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d3c:	f003 0301 	and.w	r3, r3, #1
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d004      	beq.n	8006d4e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2201      	movs	r2, #1
 8006d48:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e02f      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f7ff fbae 	bl	80064b0 <SDIO_GetCommandResponse>
 8006d54:	4603      	mov	r3, r0
 8006d56:	461a      	mov	r2, r3
 8006d58:	7afb      	ldrb	r3, [r7, #11]
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d001      	beq.n	8006d62 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e025      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	22c5      	movs	r2, #197	; 0xc5
 8006d66:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006d68:	2100      	movs	r1, #0
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7ff fbad 	bl	80064ca <SDIO_GetResponse>
 8006d70:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d106      	bne.n	8006d8a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	0c1b      	lsrs	r3, r3, #16
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006d86:	2300      	movs	r3, #0
 8006d88:	e011      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006d94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d98:	e009      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d002      	beq.n	8006daa <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006da8:	e001      	b.n	8006dae <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd90      	pop	{r4, r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20000008 	.word	0x20000008
 8006dbc:	10624dd3 	.word	0x10624dd3

08006dc0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8006dc0:	b490      	push	{r4, r7}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006dc8:	4b21      	ldr	r3, [pc, #132]	; (8006e50 <SDMMC_GetCmdResp7+0x90>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a21      	ldr	r2, [pc, #132]	; (8006e54 <SDMMC_GetCmdResp7+0x94>)
 8006dce:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd2:	0a5b      	lsrs	r3, r3, #9
 8006dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006ddc:	4623      	mov	r3, r4
 8006dde:	1e5c      	subs	r4, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d102      	bne.n	8006dea <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006de4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006de8:	e02c      	b.n	8006e44 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dee:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d0f0      	beq.n	8006ddc <SDMMC_GetCmdResp7+0x1c>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1eb      	bne.n	8006ddc <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d004      	beq.n	8006e1a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2204      	movs	r2, #4
 8006e14:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e16:	2304      	movs	r3, #4
 8006e18:	e014      	b.n	8006e44 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d004      	beq.n	8006e30 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e009      	b.n	8006e44 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2240      	movs	r2, #64	; 0x40
 8006e40:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006e42:	2300      	movs	r3, #0
  
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bc90      	pop	{r4, r7}
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	20000008 	.word	0x20000008
 8006e54:	10624dd3 	.word	0x10624dd3

08006e58 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006e5c:	4904      	ldr	r1, [pc, #16]	; (8006e70 <MX_FATFS_Init+0x18>)
 8006e5e:	4805      	ldr	r0, [pc, #20]	; (8006e74 <MX_FATFS_Init+0x1c>)
 8006e60:	f000 faa4 	bl	80073ac <FATFS_LinkDriver>
 8006e64:	4603      	mov	r3, r0
 8006e66:	461a      	mov	r2, r3
 8006e68:	4b03      	ldr	r3, [pc, #12]	; (8006e78 <MX_FATFS_Init+0x20>)
 8006e6a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006e6c:	bf00      	nop
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	2000448c 	.word	0x2000448c
 8006e74:	0800a414 	.word	0x0800a414
 8006e78:	20004488 	.word	0x20004488

08006e7c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006e86:	f000 f896 	bl	8006fb6 <BSP_SD_IsDetected>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d001      	beq.n	8006e94 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e012      	b.n	8006eba <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8006e94:	480b      	ldr	r0, [pc, #44]	; (8006ec4 <BSP_SD_Init+0x48>)
 8006e96:	f7fc fe15 	bl	8003ac4 <HAL_SD_Init>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8006e9e:	79fb      	ldrb	r3, [r7, #7]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d109      	bne.n	8006eb8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8006ea4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006ea8:	4806      	ldr	r0, [pc, #24]	; (8006ec4 <BSP_SD_Init+0x48>)
 8006eaa:	f7fd fbd5 	bl	8004658 <HAL_SD_ConfigWideBusOperation>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d001      	beq.n	8006eb8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	200042a8 	.word	0x200042a8

08006ec8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b086      	sub	sp, #24
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68ba      	ldr	r2, [r7, #8]
 8006edc:	68f9      	ldr	r1, [r7, #12]
 8006ede:	4806      	ldr	r0, [pc, #24]	; (8006ef8 <BSP_SD_ReadBlocks_DMA+0x30>)
 8006ee0:	f7fc fe80 	bl	8003be4 <HAL_SD_ReadBlocks_DMA>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8006eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3718      	adds	r7, #24
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	200042a8 	.word	0x200042a8

08006efc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	68f9      	ldr	r1, [r7, #12]
 8006f12:	4806      	ldr	r0, [pc, #24]	; (8006f2c <BSP_SD_WriteBlocks_DMA+0x30>)
 8006f14:	f7fc ff50 	bl	8003db8 <HAL_SD_WriteBlocks_DMA>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8006f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	200042a8 	.word	0x200042a8

08006f30 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006f34:	4805      	ldr	r0, [pc, #20]	; (8006f4c <BSP_SD_GetCardState+0x1c>)
 8006f36:	f7fd fc0b 	bl	8004750 <HAL_SD_GetCardState>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b04      	cmp	r3, #4
 8006f3e:	bf14      	ite	ne
 8006f40:	2301      	movne	r3, #1
 8006f42:	2300      	moveq	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	200042a8 	.word	0x200042a8

08006f50 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4803      	ldr	r0, [pc, #12]	; (8006f68 <BSP_SD_GetCardInfo+0x18>)
 8006f5c:	f7fd fb50 	bl	8004600 <HAL_SD_GetCardInfo>
}
 8006f60:	bf00      	nop
 8006f62:	3708      	adds	r7, #8
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	200042a8 	.word	0x200042a8

08006f6c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006f74:	f000 f818 	bl	8006fa8 <BSP_SD_AbortCallback>
}
 8006f78:	bf00      	nop
 8006f7a:	3708      	adds	r7, #8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b082      	sub	sp, #8
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8006f88:	f000 f9a8 	bl	80072dc <BSP_SD_WriteCpltCallback>
}
 8006f8c:	bf00      	nop
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8006f9c:	f000 f9ac 	bl	80072f8 <BSP_SD_ReadCpltCallback>
}
 8006fa0:	bf00      	nop
 8006fa2:	3708      	adds	r7, #8
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	af00      	add	r7, sp, #0

}
 8006fac:	bf00      	nop
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr

08006fb6 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8006fc0:	79fb      	ldrb	r3, [r7, #7]
 8006fc2:	b2db      	uxtb	r3, r3
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripherial is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8006fd8:	f000 fa34 	bl	8007444 <osKernelSysTick>
 8006fdc:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8006fde:	e006      	b.n	8006fee <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006fe0:	f7ff ffa6 	bl	8006f30 <BSP_SD_GetCardState>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8006fea:	2300      	movs	r3, #0
 8006fec:	e009      	b.n	8007002 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8006fee:	f000 fa29 	bl	8007444 <osKernelSysTick>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d8f0      	bhi.n	8006fe0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8006ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
	...

0800700c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	4603      	mov	r3, r0
 8007014:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007016:	4b0b      	ldr	r3, [pc, #44]	; (8007044 <SD_CheckStatus+0x38>)
 8007018:	2201      	movs	r2, #1
 800701a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800701c:	f7ff ff88 	bl	8006f30 <BSP_SD_GetCardState>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d107      	bne.n	8007036 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007026:	4b07      	ldr	r3, [pc, #28]	; (8007044 <SD_CheckStatus+0x38>)
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	b2db      	uxtb	r3, r3
 800702c:	f023 0301 	bic.w	r3, r3, #1
 8007030:	b2da      	uxtb	r2, r3
 8007032:	4b04      	ldr	r3, [pc, #16]	; (8007044 <SD_CheckStatus+0x38>)
 8007034:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007036:	4b03      	ldr	r3, [pc, #12]	; (8007044 <SD_CheckStatus+0x38>)
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	b2db      	uxtb	r3, r3
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	20000011 	.word	0x20000011

08007048 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8007048:	b590      	push	{r4, r7, lr}
 800704a:	b087      	sub	sp, #28
 800704c:	af00      	add	r7, sp, #0
 800704e:	4603      	mov	r3, r0
 8007050:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT; 
 8007052:	4b20      	ldr	r3, [pc, #128]	; (80070d4 <SD_initialize+0x8c>)
 8007054:	2201      	movs	r2, #1
 8007056:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8007058:	f000 f9e8 	bl	800742c <osKernelRunning>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d030      	beq.n	80070c4 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8007062:	f7ff ff0b 	bl	8006e7c <BSP_SD_Init>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	4618      	mov	r0, r3
 8007070:	f7ff ffcc 	bl	800700c <SD_CheckStatus>
 8007074:	4603      	mov	r3, r0
 8007076:	461a      	mov	r2, r3
 8007078:	4b16      	ldr	r3, [pc, #88]	; (80070d4 <SD_initialize+0x8c>)
 800707a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800707c:	4b15      	ldr	r3, [pc, #84]	; (80070d4 <SD_initialize+0x8c>)
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b01      	cmp	r3, #1
 8007084:	d01e      	beq.n	80070c4 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8007086:	4b14      	ldr	r3, [pc, #80]	; (80070d8 <SD_initialize+0x90>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10e      	bne.n	80070ac <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800708e:	4b13      	ldr	r3, [pc, #76]	; (80070dc <SD_initialize+0x94>)
 8007090:	f107 0408 	add.w	r4, r7, #8
 8007094:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007096:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800709a:	f107 0308 	add.w	r3, r7, #8
 800709e:	2100      	movs	r1, #0
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 fae3 	bl	800766c <osMessageCreate>
 80070a6:	4602      	mov	r2, r0
 80070a8:	4b0b      	ldr	r3, [pc, #44]	; (80070d8 <SD_initialize+0x90>)
 80070aa:	601a      	str	r2, [r3, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80070ac:	4b0a      	ldr	r3, [pc, #40]	; (80070d8 <SD_initialize+0x90>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d107      	bne.n	80070c4 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80070b4:	4b07      	ldr	r3, [pc, #28]	; (80070d4 <SD_initialize+0x8c>)
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	f043 0301 	orr.w	r3, r3, #1
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	4b04      	ldr	r3, [pc, #16]	; (80070d4 <SD_initialize+0x8c>)
 80070c2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 80070c4:	4b03      	ldr	r3, [pc, #12]	; (80070d4 <SD_initialize+0x8c>)
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	b2db      	uxtb	r3, r3
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd90      	pop	{r4, r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000011 	.word	0x20000011
 80070d8:	20000440 	.word	0x20000440
 80070dc:	0800a3dc 	.word	0x0800a3dc

080070e0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	4603      	mov	r3, r0
 80070e8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80070ea:	79fb      	ldrb	r3, [r7, #7]
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff ff8d 	bl	800700c <SD_CheckStatus>
 80070f2:	4603      	mov	r3, r0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3708      	adds	r7, #8
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
   
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08a      	sub	sp, #40	; 0x28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	607a      	str	r2, [r7, #4]
 8007106:	603b      	str	r3, [r7, #0]
 8007108:	4603      	mov	r3, r0
 800710a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8007112:	f247 5030 	movw	r0, #30000	; 0x7530
 8007116:	f7ff ff5b 	bl	8006fd0 <SD_CheckStatusWithTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	da02      	bge.n	8007126 <SD_read+0x2a>
  {
    return res;
 8007120:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007124:	e032      	b.n	800718c <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8007126:	683a      	ldr	r2, [r7, #0]
 8007128:	6879      	ldr	r1, [r7, #4]
 800712a:	68b8      	ldr	r0, [r7, #8]
 800712c:	f7ff fecc 	bl	8006ec8 <BSP_SD_ReadBlocks_DMA>
 8007130:	4603      	mov	r3, r0
 8007132:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (ret == MSD_OK) {
 8007136:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800713a:	2b00      	cmp	r3, #0
 800713c:	d124      	bne.n	8007188 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800713e:	4b15      	ldr	r3, [pc, #84]	; (8007194 <SD_read+0x98>)
 8007140:	6819      	ldr	r1, [r3, #0]
 8007142:	f107 0314 	add.w	r3, r7, #20
 8007146:	f247 5230 	movw	r2, #30000	; 0x7530
 800714a:	4618      	mov	r0, r3
 800714c:	f000 faf8 	bl	8007740 <osMessageGet>

    if (event.status == osEventMessage)
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2b10      	cmp	r3, #16
 8007154:	d118      	bne.n	8007188 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d115      	bne.n	8007188 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800715c:	f000 f972 	bl	8007444 <osKernelSysTick>
 8007160:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8007162:	e008      	b.n	8007176 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007164:	f7ff fee4 	bl	8006f30 <BSP_SD_GetCardState>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d103      	bne.n	8007176 <SD_read+0x7a>
              {
                res = RES_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8007174:	e008      	b.n	8007188 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8007176:	f000 f965 	bl	8007444 <osKernelSysTick>
 800717a:	4602      	mov	r2, r0
 800717c:	6a3b      	ldr	r3, [r7, #32]
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	f247 522f 	movw	r2, #29999	; 0x752f
 8007184:	4293      	cmp	r3, r2
 8007186:	d9ed      	bls.n	8007164 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8007188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800718c:	4618      	mov	r0, r3
 800718e:	3728      	adds	r7, #40	; 0x28
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	20000440 	.word	0x20000440

08007198 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
   
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b08a      	sub	sp, #40	; 0x28
 800719c:	af00      	add	r7, sp, #0
 800719e:	60b9      	str	r1, [r7, #8]
 80071a0:	607a      	str	r2, [r7, #4]
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	4603      	mov	r3, r0
 80071a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80071ae:	f247 5030 	movw	r0, #30000	; 0x7530
 80071b2:	f7ff ff0d 	bl	8006fd0 <SD_CheckStatusWithTimeout>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	da02      	bge.n	80071c2 <SD_write+0x2a>
  {
    return res;
 80071bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071c0:	e02e      	b.n	8007220 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	6879      	ldr	r1, [r7, #4]
 80071c6:	68b8      	ldr	r0, [r7, #8]
 80071c8:	f7ff fe98 	bl	8006efc <BSP_SD_WriteBlocks_DMA>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d124      	bne.n	800721c <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80071d2:	4b15      	ldr	r3, [pc, #84]	; (8007228 <SD_write+0x90>)
 80071d4:	6819      	ldr	r1, [r3, #0]
 80071d6:	f107 0314 	add.w	r3, r7, #20
 80071da:	f247 5230 	movw	r2, #30000	; 0x7530
 80071de:	4618      	mov	r0, r3
 80071e0:	f000 faae 	bl	8007740 <osMessageGet>

    if (event.status == osEventMessage)
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2b10      	cmp	r3, #16
 80071e8:	d118      	bne.n	800721c <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	d115      	bne.n	800721c <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 80071f0:	f000 f928 	bl	8007444 <osKernelSysTick>
 80071f4:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80071f6:	e008      	b.n	800720a <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80071f8:	f7ff fe9a 	bl	8006f30 <BSP_SD_GetCardState>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d103      	bne.n	800720a <SD_write+0x72>
          {
            res = RES_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8007208:	e008      	b.n	800721c <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800720a:	f000 f91b 	bl	8007444 <osKernelSysTick>
 800720e:	4602      	mov	r2, r0
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	f247 522f 	movw	r2, #29999	; 0x752f
 8007218:	4293      	cmp	r3, r2
 800721a:	d9ed      	bls.n	80071f8 <SD_write+0x60>
    }

  }
#endif

  return res;
 800721c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007220:	4618      	mov	r0, r3
 8007222:	3728      	adds	r7, #40	; 0x28
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	20000440 	.word	0x20000440

0800722c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b08c      	sub	sp, #48	; 0x30
 8007230:	af00      	add	r7, sp, #0
 8007232:	4603      	mov	r3, r0
 8007234:	603a      	str	r2, [r7, #0]
 8007236:	71fb      	strb	r3, [r7, #7]
 8007238:	460b      	mov	r3, r1
 800723a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007242:	4b25      	ldr	r3, [pc, #148]	; (80072d8 <SD_ioctl+0xac>)
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	b2db      	uxtb	r3, r3
 8007248:	f003 0301 	and.w	r3, r3, #1
 800724c:	2b00      	cmp	r3, #0
 800724e:	d001      	beq.n	8007254 <SD_ioctl+0x28>
 8007250:	2303      	movs	r3, #3
 8007252:	e03c      	b.n	80072ce <SD_ioctl+0xa2>

  switch (cmd)
 8007254:	79bb      	ldrb	r3, [r7, #6]
 8007256:	2b03      	cmp	r3, #3
 8007258:	d834      	bhi.n	80072c4 <SD_ioctl+0x98>
 800725a:	a201      	add	r2, pc, #4	; (adr r2, 8007260 <SD_ioctl+0x34>)
 800725c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007260:	08007271 	.word	0x08007271
 8007264:	08007279 	.word	0x08007279
 8007268:	08007291 	.word	0x08007291
 800726c:	080072ab 	.word	0x080072ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007270:	2300      	movs	r3, #0
 8007272:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8007276:	e028      	b.n	80072ca <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007278:	f107 030c 	add.w	r3, r7, #12
 800727c:	4618      	mov	r0, r3
 800727e:	f7ff fe67 	bl	8006f50 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007288:	2300      	movs	r3, #0
 800728a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800728e:	e01c      	b.n	80072ca <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007290:	f107 030c 	add.w	r3, r7, #12
 8007294:	4618      	mov	r0, r3
 8007296:	f7ff fe5b 	bl	8006f50 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800729a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800729c:	b29a      	uxth	r2, r3
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80072a2:	2300      	movs	r3, #0
 80072a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80072a8:	e00f      	b.n	80072ca <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80072aa:	f107 030c 	add.w	r3, r7, #12
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7ff fe4e 	bl	8006f50 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80072b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b6:	0a5a      	lsrs	r2, r3, #9
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80072bc:	2300      	movs	r3, #0
 80072be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80072c2:	e002      	b.n	80072ca <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80072c4:	2304      	movs	r3, #4
 80072c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80072ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3730      	adds	r7, #48	; 0x30
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20000011 	.word	0x20000011

080072dc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 80072e0:	4b04      	ldr	r3, [pc, #16]	; (80072f4 <BSP_SD_WriteCpltCallback+0x18>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2200      	movs	r2, #0
 80072e6:	2102      	movs	r1, #2
 80072e8:	4618      	mov	r0, r3
 80072ea:	f000 f9e9 	bl	80076c0 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 80072ee:	bf00      	nop
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	20000440 	.word	0x20000440

080072f8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 80072fc:	4b04      	ldr	r3, [pc, #16]	; (8007310 <BSP_SD_ReadCpltCallback+0x18>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2200      	movs	r2, #0
 8007302:	2101      	movs	r1, #1
 8007304:	4618      	mov	r0, r3
 8007306:	f000 f9db 	bl	80076c0 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 800730a:	bf00      	nop
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	20000440 	.word	0x20000440

08007314 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	4613      	mov	r3, r2
 8007320:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007322:	2301      	movs	r3, #1
 8007324:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007326:	2300      	movs	r3, #0
 8007328:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800732a:	4b1f      	ldr	r3, [pc, #124]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 800732c:	7a5b      	ldrb	r3, [r3, #9]
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b00      	cmp	r3, #0
 8007332:	d131      	bne.n	8007398 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007334:	4b1c      	ldr	r3, [pc, #112]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 8007336:	7a5b      	ldrb	r3, [r3, #9]
 8007338:	b2db      	uxtb	r3, r3
 800733a:	461a      	mov	r2, r3
 800733c:	4b1a      	ldr	r3, [pc, #104]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 800733e:	2100      	movs	r1, #0
 8007340:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007342:	4b19      	ldr	r3, [pc, #100]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 8007344:	7a5b      	ldrb	r3, [r3, #9]
 8007346:	b2db      	uxtb	r3, r3
 8007348:	4a17      	ldr	r2, [pc, #92]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007352:	4b15      	ldr	r3, [pc, #84]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 8007354:	7a5b      	ldrb	r3, [r3, #9]
 8007356:	b2db      	uxtb	r3, r3
 8007358:	461a      	mov	r2, r3
 800735a:	4b13      	ldr	r3, [pc, #76]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 800735c:	4413      	add	r3, r2
 800735e:	79fa      	ldrb	r2, [r7, #7]
 8007360:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007362:	4b11      	ldr	r3, [pc, #68]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 8007364:	7a5b      	ldrb	r3, [r3, #9]
 8007366:	b2db      	uxtb	r3, r3
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	b2d1      	uxtb	r1, r2
 800736c:	4a0e      	ldr	r2, [pc, #56]	; (80073a8 <FATFS_LinkDriverEx+0x94>)
 800736e:	7251      	strb	r1, [r2, #9]
 8007370:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007372:	7dbb      	ldrb	r3, [r7, #22]
 8007374:	3330      	adds	r3, #48	; 0x30
 8007376:	b2da      	uxtb	r2, r3
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	3301      	adds	r3, #1
 8007380:	223a      	movs	r2, #58	; 0x3a
 8007382:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	3302      	adds	r3, #2
 8007388:	222f      	movs	r2, #47	; 0x2f
 800738a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	3303      	adds	r3, #3
 8007390:	2200      	movs	r2, #0
 8007392:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007394:	2300      	movs	r3, #0
 8007396:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007398:	7dfb      	ldrb	r3, [r7, #23]
}
 800739a:	4618      	mov	r0, r3
 800739c:	371c      	adds	r7, #28
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	20000444 	.word	0x20000444

080073ac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80073b6:	2200      	movs	r2, #0
 80073b8:	6839      	ldr	r1, [r7, #0]
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7ff ffaa 	bl	8007314 <FATFS_LinkDriverEx>
 80073c0:	4603      	mov	r3, r0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3708      	adds	r7, #8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80073ca:	b480      	push	{r7}
 80073cc:	b085      	sub	sp, #20
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	4603      	mov	r3, r0
 80073d2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80073d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073dc:	2b84      	cmp	r3, #132	; 0x84
 80073de:	d005      	beq.n	80073ec <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80073e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	4413      	add	r3, r2
 80073e8:	3303      	adds	r3, #3
 80073ea:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80073ec:	68fb      	ldr	r3, [r7, #12]
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007400:	f3ef 8305 	mrs	r3, IPSR
 8007404:	607b      	str	r3, [r7, #4]
  return(result);
 8007406:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007408:	2b00      	cmp	r3, #0
 800740a:	bf14      	ite	ne
 800740c:	2301      	movne	r3, #1
 800740e:	2300      	moveq	r3, #0
 8007410:	b2db      	uxtb	r3, r3
}
 8007412:	4618      	mov	r0, r3
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007422:	f001 fb9f 	bl	8008b64 <vTaskStartScheduler>
  
  return osOK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	bd80      	pop	{r7, pc}

0800742c <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8007430:	f001 ffbe 	bl	80093b0 <xTaskGetSchedulerState>
 8007434:	4603      	mov	r3, r0
 8007436:	2b01      	cmp	r3, #1
 8007438:	d101      	bne.n	800743e <osKernelRunning+0x12>
    return 0;
 800743a:	2300      	movs	r3, #0
 800743c:	e000      	b.n	8007440 <osKernelRunning+0x14>
  else
    return 1;
 800743e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8007440:	4618      	mov	r0, r3
 8007442:	bd80      	pop	{r7, pc}

08007444 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8007448:	f7ff ffd7 	bl	80073fa <inHandlerMode>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8007452:	f001 fc9f 	bl	8008d94 <xTaskGetTickCountFromISR>
 8007456:	4603      	mov	r3, r0
 8007458:	e002      	b.n	8007460 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800745a:	f001 fc8b 	bl	8008d74 <xTaskGetTickCount>
 800745e:	4603      	mov	r3, r0
  }
}
 8007460:	4618      	mov	r0, r3
 8007462:	bd80      	pop	{r7, pc}

08007464 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007466:	b089      	sub	sp, #36	; 0x24
 8007468:	af04      	add	r7, sp, #16
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d020      	beq.n	80074b8 <osThreadCreate+0x54>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d01c      	beq.n	80074b8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685c      	ldr	r4, [r3, #4]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681d      	ldr	r5, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	691e      	ldr	r6, [r3, #16]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007490:	4618      	mov	r0, r3
 8007492:	f7ff ff9a 	bl	80073ca <makeFreeRtosPriority>
 8007496:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	695b      	ldr	r3, [r3, #20]
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80074a0:	9202      	str	r2, [sp, #8]
 80074a2:	9301      	str	r3, [sp, #4]
 80074a4:	9100      	str	r1, [sp, #0]
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	4632      	mov	r2, r6
 80074aa:	4629      	mov	r1, r5
 80074ac:	4620      	mov	r0, r4
 80074ae:	f001 f996 	bl	80087de <xTaskCreateStatic>
 80074b2:	4603      	mov	r3, r0
 80074b4:	60fb      	str	r3, [r7, #12]
 80074b6:	e01c      	b.n	80074f2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685c      	ldr	r4, [r3, #4]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80074c4:	b29e      	uxth	r6, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80074cc:	4618      	mov	r0, r3
 80074ce:	f7ff ff7c 	bl	80073ca <makeFreeRtosPriority>
 80074d2:	4602      	mov	r2, r0
 80074d4:	f107 030c 	add.w	r3, r7, #12
 80074d8:	9301      	str	r3, [sp, #4]
 80074da:	9200      	str	r2, [sp, #0]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	4632      	mov	r2, r6
 80074e0:	4629      	mov	r1, r5
 80074e2:	4620      	mov	r0, r4
 80074e4:	f001 f9d5 	bl	8008892 <xTaskCreate>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d001      	beq.n	80074f2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	e000      	b.n	80074f4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080074fc <osThreadGetId>:
* @brief  Return the thread ID of the current running thread.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadGetId shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadGetId (void)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )
  return xTaskGetCurrentTaskHandle();
 8007500:	f001 ff46 	bl	8009390 <xTaskGetCurrentTaskHandle>
 8007504:	4603      	mov	r3, r0
#else
	return NULL;
#endif
}
 8007506:	4618      	mov	r0, r3
 8007508:	bd80      	pop	{r7, pc}

0800750a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <osDelay+0x16>
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	e000      	b.n	8007522 <osDelay+0x18>
 8007520:	2301      	movs	r3, #1
 8007522:	4618      	mov	r0, r3
 8007524:	f001 faea 	bl	8008afc <vTaskDelay>
  
  return osOK;
 8007528:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b082      	sub	sp, #8
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d007      	beq.n	8007552 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	4619      	mov	r1, r3
 8007548:	2001      	movs	r0, #1
 800754a:	f000 fb8c 	bl	8007c66 <xQueueCreateMutexStatic>
 800754e:	4603      	mov	r3, r0
 8007550:	e003      	b.n	800755a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8007552:	2001      	movs	r0, #1
 8007554:	f000 fb6f 	bl	8007c36 <xQueueCreateMutex>
 8007558:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800756e:	2300      	movs	r3, #0
 8007570:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d101      	bne.n	800757c <osMutexWait+0x18>
    return osErrorParameter;
 8007578:	2380      	movs	r3, #128	; 0x80
 800757a:	e03a      	b.n	80075f2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800757c:	2300      	movs	r3, #0
 800757e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007586:	d103      	bne.n	8007590 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8007588:	f04f 33ff 	mov.w	r3, #4294967295
 800758c:	60fb      	str	r3, [r7, #12]
 800758e:	e009      	b.n	80075a4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d006      	beq.n	80075a4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d101      	bne.n	80075a4 <osMutexWait+0x40>
      ticks = 1;
 80075a0:	2301      	movs	r3, #1
 80075a2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80075a4:	f7ff ff29 	bl	80073fa <inHandlerMode>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d017      	beq.n	80075de <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80075ae:	f107 0308 	add.w	r3, r7, #8
 80075b2:	461a      	mov	r2, r3
 80075b4:	2100      	movs	r1, #0
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 ff6c 	bl	8008494 <xQueueReceiveFromISR>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d001      	beq.n	80075c6 <osMutexWait+0x62>
      return osErrorOS;
 80075c2:	23ff      	movs	r3, #255	; 0xff
 80075c4:	e015      	b.n	80075f2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d011      	beq.n	80075f0 <osMutexWait+0x8c>
 80075cc:	4b0b      	ldr	r3, [pc, #44]	; (80075fc <osMutexWait+0x98>)
 80075ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	f3bf 8f4f 	dsb	sy
 80075d8:	f3bf 8f6f 	isb	sy
 80075dc:	e008      	b.n	80075f0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80075de:	68f9      	ldr	r1, [r7, #12]
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 fe4f 	bl	8008284 <xQueueSemaphoreTake>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d001      	beq.n	80075f0 <osMutexWait+0x8c>
    return osErrorOS;
 80075ec:	23ff      	movs	r3, #255	; 0xff
 80075ee:	e000      	b.n	80075f2 <osMutexWait+0x8e>
  }
  
  return osOK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	e000ed04 	.word	0xe000ed04

08007600 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007608:	2300      	movs	r3, #0
 800760a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800760c:	2300      	movs	r3, #0
 800760e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8007610:	f7ff fef3 	bl	80073fa <inHandlerMode>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d016      	beq.n	8007648 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800761a:	f107 0308 	add.w	r3, r7, #8
 800761e:	4619      	mov	r1, r3
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 fcc9 	bl	8007fb8 <xQueueGiveFromISR>
 8007626:	4603      	mov	r3, r0
 8007628:	2b01      	cmp	r3, #1
 800762a:	d001      	beq.n	8007630 <osMutexRelease+0x30>
      return osErrorOS;
 800762c:	23ff      	movs	r3, #255	; 0xff
 800762e:	e017      	b.n	8007660 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d013      	beq.n	800765e <osMutexRelease+0x5e>
 8007636:	4b0c      	ldr	r3, [pc, #48]	; (8007668 <osMutexRelease+0x68>)
 8007638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800763c:	601a      	str	r2, [r3, #0]
 800763e:	f3bf 8f4f 	dsb	sy
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	e00a      	b.n	800765e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8007648:	2300      	movs	r3, #0
 800764a:	2200      	movs	r2, #0
 800764c:	2100      	movs	r1, #0
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 fb24 	bl	8007c9c <xQueueGenericSend>
 8007654:	4603      	mov	r3, r0
 8007656:	2b01      	cmp	r3, #1
 8007658:	d001      	beq.n	800765e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800765a:	23ff      	movs	r3, #255	; 0xff
 800765c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800765e:	68fb      	ldr	r3, [r7, #12]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800766c:	b590      	push	{r4, r7, lr}
 800766e:	b085      	sub	sp, #20
 8007670:	af02      	add	r7, sp, #8
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d012      	beq.n	80076a4 <osMessageCreate+0x38>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00e      	beq.n	80076a4 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6859      	ldr	r1, [r3, #4]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	689a      	ldr	r2, [r3, #8]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68dc      	ldr	r4, [r3, #12]
 8007696:	2300      	movs	r3, #0
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	4623      	mov	r3, r4
 800769c:	f000 f9e0 	bl	8007a60 <xQueueGenericCreateStatic>
 80076a0:	4603      	mov	r3, r0
 80076a2:	e008      	b.n	80076b6 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	4619      	mov	r1, r3
 80076b0:	f000 fa49 	bl	8007b46 <xQueueGenericCreate>
 80076b4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd90      	pop	{r4, r7, pc}
	...

080076c0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b086      	sub	sp, #24
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80076cc:	2300      	movs	r3, #0
 80076ce:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d101      	bne.n	80076de <osMessagePut+0x1e>
    ticks = 1;
 80076da:	2301      	movs	r3, #1
 80076dc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80076de:	f7ff fe8c 	bl	80073fa <inHandlerMode>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d018      	beq.n	800771a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80076e8:	f107 0210 	add.w	r2, r7, #16
 80076ec:	f107 0108 	add.w	r1, r7, #8
 80076f0:	2300      	movs	r3, #0
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 fbcc 	bl	8007e90 <xQueueGenericSendFromISR>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d001      	beq.n	8007702 <osMessagePut+0x42>
      return osErrorOS;
 80076fe:	23ff      	movs	r3, #255	; 0xff
 8007700:	e018      	b.n	8007734 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d014      	beq.n	8007732 <osMessagePut+0x72>
 8007708:	4b0c      	ldr	r3, [pc, #48]	; (800773c <osMessagePut+0x7c>)
 800770a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800770e:	601a      	str	r2, [r3, #0]
 8007710:	f3bf 8f4f 	dsb	sy
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	e00b      	b.n	8007732 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800771a:	f107 0108 	add.w	r1, r7, #8
 800771e:	2300      	movs	r3, #0
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	68f8      	ldr	r0, [r7, #12]
 8007724:	f000 faba 	bl	8007c9c <xQueueGenericSend>
 8007728:	4603      	mov	r3, r0
 800772a:	2b01      	cmp	r3, #1
 800772c:	d001      	beq.n	8007732 <osMessagePut+0x72>
      return osErrorOS;
 800772e:	23ff      	movs	r3, #255	; 0xff
 8007730:	e000      	b.n	8007734 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	e000ed04 	.word	0xe000ed04

08007740 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007740:	b590      	push	{r4, r7, lr}
 8007742:	b08b      	sub	sp, #44	; 0x2c
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007750:	2300      	movs	r3, #0
 8007752:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10a      	bne.n	8007770 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800775a:	2380      	movs	r3, #128	; 0x80
 800775c:	617b      	str	r3, [r7, #20]
    return event;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	461c      	mov	r4, r3
 8007762:	f107 0314 	add.w	r3, r7, #20
 8007766:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800776a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800776e:	e054      	b.n	800781a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007770:	2300      	movs	r3, #0
 8007772:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007774:	2300      	movs	r3, #0
 8007776:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800777e:	d103      	bne.n	8007788 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8007780:	f04f 33ff 	mov.w	r3, #4294967295
 8007784:	627b      	str	r3, [r7, #36]	; 0x24
 8007786:	e009      	b.n	800779c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d006      	beq.n	800779c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	2b00      	cmp	r3, #0
 8007796:	d101      	bne.n	800779c <osMessageGet+0x5c>
      ticks = 1;
 8007798:	2301      	movs	r3, #1
 800779a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800779c:	f7ff fe2d 	bl	80073fa <inHandlerMode>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d01c      	beq.n	80077e0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80077a6:	f107 0220 	add.w	r2, r7, #32
 80077aa:	f107 0314 	add.w	r3, r7, #20
 80077ae:	3304      	adds	r3, #4
 80077b0:	4619      	mov	r1, r3
 80077b2:	68b8      	ldr	r0, [r7, #8]
 80077b4:	f000 fe6e 	bl	8008494 <xQueueReceiveFromISR>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d102      	bne.n	80077c4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80077be:	2310      	movs	r3, #16
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	e001      	b.n	80077c8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d01d      	beq.n	800780a <osMessageGet+0xca>
 80077ce:	4b15      	ldr	r3, [pc, #84]	; (8007824 <osMessageGet+0xe4>)
 80077d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	e014      	b.n	800780a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80077e0:	f107 0314 	add.w	r3, r7, #20
 80077e4:	3304      	adds	r3, #4
 80077e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077e8:	4619      	mov	r1, r3
 80077ea:	68b8      	ldr	r0, [r7, #8]
 80077ec:	f000 fc6e 	bl	80080cc <xQueueReceive>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d102      	bne.n	80077fc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80077f6:	2310      	movs	r3, #16
 80077f8:	617b      	str	r3, [r7, #20]
 80077fa:	e006      	b.n	800780a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80077fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d101      	bne.n	8007806 <osMessageGet+0xc6>
 8007802:	2300      	movs	r3, #0
 8007804:	e000      	b.n	8007808 <osMessageGet+0xc8>
 8007806:	2340      	movs	r3, #64	; 0x40
 8007808:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	461c      	mov	r4, r3
 800780e:	f107 0314 	add.w	r3, r7, #20
 8007812:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007816:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	372c      	adds	r7, #44	; 0x2c
 800781e:	46bd      	mov	sp, r7
 8007820:	bd90      	pop	{r4, r7, pc}
 8007822:	bf00      	nop
 8007824:	e000ed04 	.word	0xe000ed04

08007828 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f103 0208 	add.w	r2, r3, #8
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f04f 32ff 	mov.w	r2, #4294967295
 8007840:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f103 0208 	add.w	r2, r3, #8
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f103 0208 	add.w	r2, r3, #8
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007876:	bf00      	nop
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007882:	b480      	push	{r7}
 8007884:	b085      	sub	sp, #20
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68fa      	ldr	r2, [r7, #12]
 8007896:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	689a      	ldr	r2, [r3, #8]
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	601a      	str	r2, [r3, #0]
}
 80078be:	bf00      	nop
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e0:	d103      	bne.n	80078ea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	e00c      	b.n	8007904 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	3308      	adds	r3, #8
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	e002      	b.n	80078f8 <vListInsert+0x2e>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	60fb      	str	r3, [r7, #12]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	429a      	cmp	r2, r3
 8007902:	d2f6      	bcs.n	80078f2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	685a      	ldr	r2, [r3, #4]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	683a      	ldr	r2, [r7, #0]
 8007912:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	683a      	ldr	r2, [r7, #0]
 800791e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	1c5a      	adds	r2, r3, #1
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	601a      	str	r2, [r3, #0]
}
 8007930:	bf00      	nop
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800793c:	b480      	push	{r7}
 800793e:	b085      	sub	sp, #20
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6892      	ldr	r2, [r2, #8]
 8007952:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	6852      	ldr	r2, [r2, #4]
 800795c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	429a      	cmp	r2, r3
 8007966:	d103      	bne.n	8007970 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689a      	ldr	r2, [r3, #8]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	1e5a      	subs	r2, r3, #1
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3714      	adds	r7, #20
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d109      	bne.n	80079b8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a8:	f383 8811 	msr	BASEPRI, r3
 80079ac:	f3bf 8f6f 	isb	sy
 80079b0:	f3bf 8f4f 	dsb	sy
 80079b4:	60bb      	str	r3, [r7, #8]
 80079b6:	e7fe      	b.n	80079b6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80079b8:	f002 f928 	bl	8009c0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681a      	ldr	r2, [r3, #0]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079c4:	68f9      	ldr	r1, [r7, #12]
 80079c6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80079c8:	fb01 f303 	mul.w	r3, r1, r3
 80079cc:	441a      	add	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079e8:	3b01      	subs	r3, #1
 80079ea:	68f9      	ldr	r1, [r7, #12]
 80079ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80079ee:	fb01 f303 	mul.w	r3, r1, r3
 80079f2:	441a      	add	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	22ff      	movs	r2, #255	; 0xff
 80079fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	22ff      	movs	r2, #255	; 0xff
 8007a04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d114      	bne.n	8007a38 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d01a      	beq.n	8007a4c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3310      	adds	r3, #16
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f001 fb02 	bl	8009024 <xTaskRemoveFromEventList>
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d012      	beq.n	8007a4c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007a26:	4b0d      	ldr	r3, [pc, #52]	; (8007a5c <xQueueGenericReset+0xcc>)
 8007a28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	f3bf 8f4f 	dsb	sy
 8007a32:	f3bf 8f6f 	isb	sy
 8007a36:	e009      	b.n	8007a4c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	3310      	adds	r3, #16
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f7ff fef3 	bl	8007828 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	3324      	adds	r3, #36	; 0x24
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7ff feee 	bl	8007828 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007a4c:	f002 f90c 	bl	8009c68 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007a50:	2301      	movs	r3, #1
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	e000ed04 	.word	0xe000ed04

08007a60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b08e      	sub	sp, #56	; 0x38
 8007a64:	af02      	add	r7, sp, #8
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d109      	bne.n	8007a88 <xQueueGenericCreateStatic+0x28>
 8007a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a86:	e7fe      	b.n	8007a86 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d109      	bne.n	8007aa2 <xQueueGenericCreateStatic+0x42>
 8007a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8007aa0:	e7fe      	b.n	8007aa0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d002      	beq.n	8007aae <xQueueGenericCreateStatic+0x4e>
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <xQueueGenericCreateStatic+0x52>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <xQueueGenericCreateStatic+0x54>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d109      	bne.n	8007acc <xQueueGenericCreateStatic+0x6c>
 8007ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	623b      	str	r3, [r7, #32]
 8007aca:	e7fe      	b.n	8007aca <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d102      	bne.n	8007ad8 <xQueueGenericCreateStatic+0x78>
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d101      	bne.n	8007adc <xQueueGenericCreateStatic+0x7c>
 8007ad8:	2301      	movs	r3, #1
 8007ada:	e000      	b.n	8007ade <xQueueGenericCreateStatic+0x7e>
 8007adc:	2300      	movs	r3, #0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d109      	bne.n	8007af6 <xQueueGenericCreateStatic+0x96>
 8007ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae6:	f383 8811 	msr	BASEPRI, r3
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	61fb      	str	r3, [r7, #28]
 8007af4:	e7fe      	b.n	8007af4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007af6:	2348      	movs	r3, #72	; 0x48
 8007af8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b48      	cmp	r3, #72	; 0x48
 8007afe:	d009      	beq.n	8007b14 <xQueueGenericCreateStatic+0xb4>
 8007b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	61bb      	str	r3, [r7, #24]
 8007b12:	e7fe      	b.n	8007b12 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007b14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00d      	beq.n	8007b3c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b28:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	68b9      	ldr	r1, [r7, #8]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 f844 	bl	8007bc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3730      	adds	r7, #48	; 0x30
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b08a      	sub	sp, #40	; 0x28
 8007b4a:	af02      	add	r7, sp, #8
 8007b4c:	60f8      	str	r0, [r7, #12]
 8007b4e:	60b9      	str	r1, [r7, #8]
 8007b50:	4613      	mov	r3, r2
 8007b52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d109      	bne.n	8007b6e <xQueueGenericCreate+0x28>
 8007b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	613b      	str	r3, [r7, #16]
 8007b6c:	e7fe      	b.n	8007b6c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d102      	bne.n	8007b7a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007b74:	2300      	movs	r3, #0
 8007b76:	61fb      	str	r3, [r7, #28]
 8007b78:	e004      	b.n	8007b84 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	fb02 f303 	mul.w	r3, r2, r3
 8007b82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	3348      	adds	r3, #72	; 0x48
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f002 f959 	bl	8009e40 <pvPortMalloc>
 8007b8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007b90:	69bb      	ldr	r3, [r7, #24]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d011      	beq.n	8007bba <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	3348      	adds	r3, #72	; 0x48
 8007b9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ba8:	79fa      	ldrb	r2, [r7, #7]
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	9300      	str	r3, [sp, #0]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	68b9      	ldr	r1, [r7, #8]
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 f805 	bl	8007bc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007bba:	69bb      	ldr	r3, [r7, #24]
	}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3720      	adds	r7, #32
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d103      	bne.n	8007be0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	69ba      	ldr	r2, [r7, #24]
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	e002      	b.n	8007be6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	68ba      	ldr	r2, [r7, #8]
 8007bf0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007bf2:	2101      	movs	r1, #1
 8007bf4:	69b8      	ldr	r0, [r7, #24]
 8007bf6:	f7ff fecb 	bl	8007990 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007bfa:	bf00      	nop
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b082      	sub	sp, #8
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00e      	beq.n	8007c2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007c22:	2300      	movs	r3, #0
 8007c24:	2200      	movs	r2, #0
 8007c26:	2100      	movs	r1, #0
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f837 	bl	8007c9c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007c2e:	bf00      	nop
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b086      	sub	sp, #24
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007c40:	2301      	movs	r3, #1
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	2300      	movs	r3, #0
 8007c46:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007c48:	79fb      	ldrb	r3, [r7, #7]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	6939      	ldr	r1, [r7, #16]
 8007c4e:	6978      	ldr	r0, [r7, #20]
 8007c50:	f7ff ff79 	bl	8007b46 <xQueueGenericCreate>
 8007c54:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f7ff ffd3 	bl	8007c02 <prvInitialiseMutex>

		return xNewQueue;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
	}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3718      	adds	r7, #24
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b088      	sub	sp, #32
 8007c6a:	af02      	add	r7, sp, #8
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	6039      	str	r1, [r7, #0]
 8007c70:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007c72:	2301      	movs	r3, #1
 8007c74:	617b      	str	r3, [r7, #20]
 8007c76:	2300      	movs	r3, #0
 8007c78:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007c7a:	79fb      	ldrb	r3, [r7, #7]
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2200      	movs	r2, #0
 8007c82:	6939      	ldr	r1, [r7, #16]
 8007c84:	6978      	ldr	r0, [r7, #20]
 8007c86:	f7ff feeb 	bl	8007a60 <xQueueGenericCreateStatic>
 8007c8a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f7ff ffb8 	bl	8007c02 <prvInitialiseMutex>

		return xNewQueue;
 8007c92:	68fb      	ldr	r3, [r7, #12]
	}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b08e      	sub	sp, #56	; 0x38
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]
 8007ca8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007caa:	2300      	movs	r3, #0
 8007cac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d109      	bne.n	8007ccc <xQueueGenericSend+0x30>
 8007cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cbc:	f383 8811 	msr	BASEPRI, r3
 8007cc0:	f3bf 8f6f 	isb	sy
 8007cc4:	f3bf 8f4f 	dsb	sy
 8007cc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cca:	e7fe      	b.n	8007cca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d103      	bne.n	8007cda <xQueueGenericSend+0x3e>
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d101      	bne.n	8007cde <xQueueGenericSend+0x42>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e000      	b.n	8007ce0 <xQueueGenericSend+0x44>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d109      	bne.n	8007cf8 <xQueueGenericSend+0x5c>
 8007ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce8:	f383 8811 	msr	BASEPRI, r3
 8007cec:	f3bf 8f6f 	isb	sy
 8007cf0:	f3bf 8f4f 	dsb	sy
 8007cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8007cf6:	e7fe      	b.n	8007cf6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d103      	bne.n	8007d06 <xQueueGenericSend+0x6a>
 8007cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d101      	bne.n	8007d0a <xQueueGenericSend+0x6e>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <xQueueGenericSend+0x70>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d109      	bne.n	8007d24 <xQueueGenericSend+0x88>
 8007d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	623b      	str	r3, [r7, #32]
 8007d22:	e7fe      	b.n	8007d22 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d24:	f001 fb44 	bl	80093b0 <xTaskGetSchedulerState>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d102      	bne.n	8007d34 <xQueueGenericSend+0x98>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <xQueueGenericSend+0x9c>
 8007d34:	2301      	movs	r3, #1
 8007d36:	e000      	b.n	8007d3a <xQueueGenericSend+0x9e>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <xQueueGenericSend+0xb6>
 8007d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d42:	f383 8811 	msr	BASEPRI, r3
 8007d46:	f3bf 8f6f 	isb	sy
 8007d4a:	f3bf 8f4f 	dsb	sy
 8007d4e:	61fb      	str	r3, [r7, #28]
 8007d50:	e7fe      	b.n	8007d50 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d52:	f001 ff5b 	bl	8009c0c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d302      	bcc.n	8007d68 <xQueueGenericSend+0xcc>
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d129      	bne.n	8007dbc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	68b9      	ldr	r1, [r7, #8]
 8007d6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d6e:	f000 fc26 	bl	80085be <prvCopyDataToQueue>
 8007d72:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d010      	beq.n	8007d9e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7e:	3324      	adds	r3, #36	; 0x24
 8007d80:	4618      	mov	r0, r3
 8007d82:	f001 f94f 	bl	8009024 <xTaskRemoveFromEventList>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d013      	beq.n	8007db4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d8c:	4b3f      	ldr	r3, [pc, #252]	; (8007e8c <xQueueGenericSend+0x1f0>)
 8007d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d92:	601a      	str	r2, [r3, #0]
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	f3bf 8f6f 	isb	sy
 8007d9c:	e00a      	b.n	8007db4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d007      	beq.n	8007db4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007da4:	4b39      	ldr	r3, [pc, #228]	; (8007e8c <xQueueGenericSend+0x1f0>)
 8007da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007daa:	601a      	str	r2, [r3, #0]
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007db4:	f001 ff58 	bl	8009c68 <vPortExitCritical>
				return pdPASS;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e063      	b.n	8007e84 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d103      	bne.n	8007dca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007dc2:	f001 ff51 	bl	8009c68 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	e05c      	b.n	8007e84 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d106      	bne.n	8007dde <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dd0:	f107 0314 	add.w	r3, r7, #20
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f001 f987 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dde:	f001 ff43 	bl	8009c68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007de2:	f000 ff1d 	bl	8008c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007de6:	f001 ff11 	bl	8009c0c <vPortEnterCritical>
 8007dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007df0:	b25b      	sxtb	r3, r3
 8007df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df6:	d103      	bne.n	8007e00 <xQueueGenericSend+0x164>
 8007df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e06:	b25b      	sxtb	r3, r3
 8007e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e0c:	d103      	bne.n	8007e16 <xQueueGenericSend+0x17a>
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e16:	f001 ff27 	bl	8009c68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e1a:	1d3a      	adds	r2, r7, #4
 8007e1c:	f107 0314 	add.w	r3, r7, #20
 8007e20:	4611      	mov	r1, r2
 8007e22:	4618      	mov	r0, r3
 8007e24:	f001 f976 	bl	8009114 <xTaskCheckForTimeOut>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d124      	bne.n	8007e78 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e30:	f000 fcbd 	bl	80087ae <prvIsQueueFull>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d018      	beq.n	8007e6c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e3c:	3310      	adds	r3, #16
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	4611      	mov	r1, r2
 8007e42:	4618      	mov	r0, r3
 8007e44:	f001 f8ca 	bl	8008fdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e4a:	f000 fc48 	bl	80086de <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e4e:	f000 fef5 	bl	8008c3c <xTaskResumeAll>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f47f af7c 	bne.w	8007d52 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e5a:	4b0c      	ldr	r3, [pc, #48]	; (8007e8c <xQueueGenericSend+0x1f0>)
 8007e5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	e772      	b.n	8007d52 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e6e:	f000 fc36 	bl	80086de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e72:	f000 fee3 	bl	8008c3c <xTaskResumeAll>
 8007e76:	e76c      	b.n	8007d52 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e7a:	f000 fc30 	bl	80086de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e7e:	f000 fedd 	bl	8008c3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e82:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3738      	adds	r7, #56	; 0x38
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	e000ed04 	.word	0xe000ed04

08007e90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b08e      	sub	sp, #56	; 0x38
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
 8007e9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d109      	bne.n	8007ebc <xQueueGenericSendFromISR+0x2c>
 8007ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8007eba:	e7fe      	b.n	8007eba <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d103      	bne.n	8007eca <xQueueGenericSendFromISR+0x3a>
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <xQueueGenericSendFromISR+0x3e>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e000      	b.n	8007ed0 <xQueueGenericSendFromISR+0x40>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d109      	bne.n	8007ee8 <xQueueGenericSendFromISR+0x58>
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	623b      	str	r3, [r7, #32]
 8007ee6:	e7fe      	b.n	8007ee6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d103      	bne.n	8007ef6 <xQueueGenericSendFromISR+0x66>
 8007eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d101      	bne.n	8007efa <xQueueGenericSendFromISR+0x6a>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e000      	b.n	8007efc <xQueueGenericSendFromISR+0x6c>
 8007efa:	2300      	movs	r3, #0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d109      	bne.n	8007f14 <xQueueGenericSendFromISR+0x84>
 8007f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	61fb      	str	r3, [r7, #28]
 8007f12:	e7fe      	b.n	8007f12 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f14:	f001 ff56 	bl	8009dc4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f18:	f3ef 8211 	mrs	r2, BASEPRI
 8007f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	61ba      	str	r2, [r7, #24]
 8007f2e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f30:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f32:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d302      	bcc.n	8007f46 <xQueueGenericSendFromISR+0xb6>
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	2b02      	cmp	r3, #2
 8007f44:	d12c      	bne.n	8007fa0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f50:	683a      	ldr	r2, [r7, #0]
 8007f52:	68b9      	ldr	r1, [r7, #8]
 8007f54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f56:	f000 fb32 	bl	80085be <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f5a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f62:	d112      	bne.n	8007f8a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d016      	beq.n	8007f9a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6e:	3324      	adds	r3, #36	; 0x24
 8007f70:	4618      	mov	r0, r3
 8007f72:	f001 f857 	bl	8009024 <xTaskRemoveFromEventList>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00e      	beq.n	8007f9a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00b      	beq.n	8007f9a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	601a      	str	r2, [r3, #0]
 8007f88:	e007      	b.n	8007f9a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f8e:	3301      	adds	r3, #1
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	b25a      	sxtb	r2, r3
 8007f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007f9e:	e001      	b.n	8007fa4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	637b      	str	r3, [r7, #52]	; 0x34
 8007fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3738      	adds	r7, #56	; 0x38
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b08e      	sub	sp, #56	; 0x38
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d109      	bne.n	8007fe0 <xQueueGiveFromISR+0x28>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	623b      	str	r3, [r7, #32]
 8007fde:	e7fe      	b.n	8007fde <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d009      	beq.n	8007ffc <xQueueGiveFromISR+0x44>
 8007fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fec:	f383 8811 	msr	BASEPRI, r3
 8007ff0:	f3bf 8f6f 	isb	sy
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	61fb      	str	r3, [r7, #28]
 8007ffa:	e7fe      	b.n	8007ffa <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d103      	bne.n	800800c <xQueueGiveFromISR+0x54>
 8008004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d101      	bne.n	8008010 <xQueueGiveFromISR+0x58>
 800800c:	2301      	movs	r3, #1
 800800e:	e000      	b.n	8008012 <xQueueGiveFromISR+0x5a>
 8008010:	2300      	movs	r3, #0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d109      	bne.n	800802a <xQueueGiveFromISR+0x72>
 8008016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801a:	f383 8811 	msr	BASEPRI, r3
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f3bf 8f4f 	dsb	sy
 8008026:	61bb      	str	r3, [r7, #24]
 8008028:	e7fe      	b.n	8008028 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800802a:	f001 fecb 	bl	8009dc4 <vPortValidateInterruptPriority>
	__asm volatile
 800802e:	f3ef 8211 	mrs	r2, BASEPRI
 8008032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008036:	f383 8811 	msr	BASEPRI, r3
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	f3bf 8f4f 	dsb	sy
 8008042:	617a      	str	r2, [r7, #20]
 8008044:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008046:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008048:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800804a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008056:	429a      	cmp	r2, r3
 8008058:	d22b      	bcs.n	80080b2 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800805a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008066:	1c5a      	adds	r2, r3, #1
 8008068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800806a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800806c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008074:	d112      	bne.n	800809c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800807a:	2b00      	cmp	r3, #0
 800807c:	d016      	beq.n	80080ac <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800807e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008080:	3324      	adds	r3, #36	; 0x24
 8008082:	4618      	mov	r0, r3
 8008084:	f000 ffce 	bl	8009024 <xTaskRemoveFromEventList>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00e      	beq.n	80080ac <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00b      	beq.n	80080ac <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	2201      	movs	r2, #1
 8008098:	601a      	str	r2, [r3, #0]
 800809a:	e007      	b.n	80080ac <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800809c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80080a0:	3301      	adds	r3, #1
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	b25a      	sxtb	r2, r3
 80080a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80080ac:	2301      	movs	r3, #1
 80080ae:	637b      	str	r3, [r7, #52]	; 0x34
 80080b0:	e001      	b.n	80080b6 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	637b      	str	r3, [r7, #52]	; 0x34
 80080b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3738      	adds	r7, #56	; 0x38
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
	...

080080cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b08c      	sub	sp, #48	; 0x30
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080d8:	2300      	movs	r3, #0
 80080da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80080e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d109      	bne.n	80080fa <xQueueReceive+0x2e>
	__asm volatile
 80080e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	623b      	str	r3, [r7, #32]
 80080f8:	e7fe      	b.n	80080f8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d103      	bne.n	8008108 <xQueueReceive+0x3c>
 8008100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <xQueueReceive+0x40>
 8008108:	2301      	movs	r3, #1
 800810a:	e000      	b.n	800810e <xQueueReceive+0x42>
 800810c:	2300      	movs	r3, #0
 800810e:	2b00      	cmp	r3, #0
 8008110:	d109      	bne.n	8008126 <xQueueReceive+0x5a>
 8008112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	61fb      	str	r3, [r7, #28]
 8008124:	e7fe      	b.n	8008124 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008126:	f001 f943 	bl	80093b0 <xTaskGetSchedulerState>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d102      	bne.n	8008136 <xQueueReceive+0x6a>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d101      	bne.n	800813a <xQueueReceive+0x6e>
 8008136:	2301      	movs	r3, #1
 8008138:	e000      	b.n	800813c <xQueueReceive+0x70>
 800813a:	2300      	movs	r3, #0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d109      	bne.n	8008154 <xQueueReceive+0x88>
 8008140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008144:	f383 8811 	msr	BASEPRI, r3
 8008148:	f3bf 8f6f 	isb	sy
 800814c:	f3bf 8f4f 	dsb	sy
 8008150:	61bb      	str	r3, [r7, #24]
 8008152:	e7fe      	b.n	8008152 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008154:	f001 fd5a 	bl	8009c0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800815e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008160:	2b00      	cmp	r3, #0
 8008162:	d01f      	beq.n	80081a4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008164:	68b9      	ldr	r1, [r7, #8]
 8008166:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008168:	f000 fa93 	bl	8008692 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800816c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816e:	1e5a      	subs	r2, r3, #1
 8008170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008172:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008176:	691b      	ldr	r3, [r3, #16]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d00f      	beq.n	800819c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800817c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800817e:	3310      	adds	r3, #16
 8008180:	4618      	mov	r0, r3
 8008182:	f000 ff4f 	bl	8009024 <xTaskRemoveFromEventList>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d007      	beq.n	800819c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800818c:	4b3c      	ldr	r3, [pc, #240]	; (8008280 <xQueueReceive+0x1b4>)
 800818e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008192:	601a      	str	r2, [r3, #0]
 8008194:	f3bf 8f4f 	dsb	sy
 8008198:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800819c:	f001 fd64 	bl	8009c68 <vPortExitCritical>
				return pdPASS;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e069      	b.n	8008278 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d103      	bne.n	80081b2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081aa:	f001 fd5d 	bl	8009c68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081ae:	2300      	movs	r3, #0
 80081b0:	e062      	b.n	8008278 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d106      	bne.n	80081c6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081b8:	f107 0310 	add.w	r3, r7, #16
 80081bc:	4618      	mov	r0, r3
 80081be:	f000 ff93 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081c2:	2301      	movs	r3, #1
 80081c4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081c6:	f001 fd4f 	bl	8009c68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081ca:	f000 fd29 	bl	8008c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081ce:	f001 fd1d 	bl	8009c0c <vPortEnterCritical>
 80081d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081d8:	b25b      	sxtb	r3, r3
 80081da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081de:	d103      	bne.n	80081e8 <xQueueReceive+0x11c>
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081ee:	b25b      	sxtb	r3, r3
 80081f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f4:	d103      	bne.n	80081fe <xQueueReceive+0x132>
 80081f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f8:	2200      	movs	r2, #0
 80081fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081fe:	f001 fd33 	bl	8009c68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008202:	1d3a      	adds	r2, r7, #4
 8008204:	f107 0310 	add.w	r3, r7, #16
 8008208:	4611      	mov	r1, r2
 800820a:	4618      	mov	r0, r3
 800820c:	f000 ff82 	bl	8009114 <xTaskCheckForTimeOut>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d123      	bne.n	800825e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008216:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008218:	f000 fab3 	bl	8008782 <prvIsQueueEmpty>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d017      	beq.n	8008252 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008224:	3324      	adds	r3, #36	; 0x24
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	4611      	mov	r1, r2
 800822a:	4618      	mov	r0, r3
 800822c:	f000 fed6 	bl	8008fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008232:	f000 fa54 	bl	80086de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008236:	f000 fd01 	bl	8008c3c <xTaskResumeAll>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d189      	bne.n	8008154 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8008240:	4b0f      	ldr	r3, [pc, #60]	; (8008280 <xQueueReceive+0x1b4>)
 8008242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008246:	601a      	str	r2, [r3, #0]
 8008248:	f3bf 8f4f 	dsb	sy
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	e780      	b.n	8008154 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008254:	f000 fa43 	bl	80086de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008258:	f000 fcf0 	bl	8008c3c <xTaskResumeAll>
 800825c:	e77a      	b.n	8008154 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800825e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008260:	f000 fa3d 	bl	80086de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008264:	f000 fcea 	bl	8008c3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008268:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800826a:	f000 fa8a 	bl	8008782 <prvIsQueueEmpty>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	f43f af6f 	beq.w	8008154 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008276:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008278:	4618      	mov	r0, r3
 800827a:	3730      	adds	r7, #48	; 0x30
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	e000ed04 	.word	0xe000ed04

08008284 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08e      	sub	sp, #56	; 0x38
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800828e:	2300      	movs	r3, #0
 8008290:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008296:	2300      	movs	r3, #0
 8008298:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800829a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800829c:	2b00      	cmp	r3, #0
 800829e:	d109      	bne.n	80082b4 <xQueueSemaphoreTake+0x30>
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	623b      	str	r3, [r7, #32]
 80082b2:	e7fe      	b.n	80082b2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80082b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d009      	beq.n	80082d0 <xQueueSemaphoreTake+0x4c>
 80082bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61fb      	str	r3, [r7, #28]
 80082ce:	e7fe      	b.n	80082ce <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082d0:	f001 f86e 	bl	80093b0 <xTaskGetSchedulerState>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d102      	bne.n	80082e0 <xQueueSemaphoreTake+0x5c>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <xQueueSemaphoreTake+0x60>
 80082e0:	2301      	movs	r3, #1
 80082e2:	e000      	b.n	80082e6 <xQueueSemaphoreTake+0x62>
 80082e4:	2300      	movs	r3, #0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d109      	bne.n	80082fe <xQueueSemaphoreTake+0x7a>
 80082ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ee:	f383 8811 	msr	BASEPRI, r3
 80082f2:	f3bf 8f6f 	isb	sy
 80082f6:	f3bf 8f4f 	dsb	sy
 80082fa:	61bb      	str	r3, [r7, #24]
 80082fc:	e7fe      	b.n	80082fc <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80082fe:	f001 fc85 	bl	8009c0c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008306:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800830a:	2b00      	cmp	r3, #0
 800830c:	d024      	beq.n	8008358 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800830e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008310:	1e5a      	subs	r2, r3, #1
 8008312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008314:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d104      	bne.n	8008328 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800831e:	f001 fa01 	bl	8009724 <pvTaskIncrementMutexHeldCount>
 8008322:	4602      	mov	r2, r0
 8008324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008326:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00f      	beq.n	8008350 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008332:	3310      	adds	r3, #16
 8008334:	4618      	mov	r0, r3
 8008336:	f000 fe75 	bl	8009024 <xTaskRemoveFromEventList>
 800833a:	4603      	mov	r3, r0
 800833c:	2b00      	cmp	r3, #0
 800833e:	d007      	beq.n	8008350 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008340:	4b53      	ldr	r3, [pc, #332]	; (8008490 <xQueueSemaphoreTake+0x20c>)
 8008342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	f3bf 8f4f 	dsb	sy
 800834c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008350:	f001 fc8a 	bl	8009c68 <vPortExitCritical>
				return pdPASS;
 8008354:	2301      	movs	r3, #1
 8008356:	e096      	b.n	8008486 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d110      	bne.n	8008380 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800835e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008360:	2b00      	cmp	r3, #0
 8008362:	d009      	beq.n	8008378 <xQueueSemaphoreTake+0xf4>
 8008364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008368:	f383 8811 	msr	BASEPRI, r3
 800836c:	f3bf 8f6f 	isb	sy
 8008370:	f3bf 8f4f 	dsb	sy
 8008374:	617b      	str	r3, [r7, #20]
 8008376:	e7fe      	b.n	8008376 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008378:	f001 fc76 	bl	8009c68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800837c:	2300      	movs	r3, #0
 800837e:	e082      	b.n	8008486 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008382:	2b00      	cmp	r3, #0
 8008384:	d106      	bne.n	8008394 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008386:	f107 030c 	add.w	r3, r7, #12
 800838a:	4618      	mov	r0, r3
 800838c:	f000 feac 	bl	80090e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008390:	2301      	movs	r3, #1
 8008392:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008394:	f001 fc68 	bl	8009c68 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008398:	f000 fc42 	bl	8008c20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800839c:	f001 fc36 	bl	8009c0c <vPortEnterCritical>
 80083a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083a6:	b25b      	sxtb	r3, r3
 80083a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ac:	d103      	bne.n	80083b6 <xQueueSemaphoreTake+0x132>
 80083ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083bc:	b25b      	sxtb	r3, r3
 80083be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c2:	d103      	bne.n	80083cc <xQueueSemaphoreTake+0x148>
 80083c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c6:	2200      	movs	r2, #0
 80083c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083cc:	f001 fc4c 	bl	8009c68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083d0:	463a      	mov	r2, r7
 80083d2:	f107 030c 	add.w	r3, r7, #12
 80083d6:	4611      	mov	r1, r2
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 fe9b 	bl	8009114 <xTaskCheckForTimeOut>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d132      	bne.n	800844a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80083e6:	f000 f9cc 	bl	8008782 <prvIsQueueEmpty>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d026      	beq.n	800843e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d109      	bne.n	800840c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80083f8:	f001 fc08 	bl	8009c0c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80083fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	4618      	mov	r0, r3
 8008402:	f000 fff3 	bl	80093ec <xTaskPriorityInherit>
 8008406:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008408:	f001 fc2e 	bl	8009c68 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800840c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800840e:	3324      	adds	r3, #36	; 0x24
 8008410:	683a      	ldr	r2, [r7, #0]
 8008412:	4611      	mov	r1, r2
 8008414:	4618      	mov	r0, r3
 8008416:	f000 fde1 	bl	8008fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800841a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800841c:	f000 f95f 	bl	80086de <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008420:	f000 fc0c 	bl	8008c3c <xTaskResumeAll>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	f47f af69 	bne.w	80082fe <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800842c:	4b18      	ldr	r3, [pc, #96]	; (8008490 <xQueueSemaphoreTake+0x20c>)
 800842e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008432:	601a      	str	r2, [r3, #0]
 8008434:	f3bf 8f4f 	dsb	sy
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	e75f      	b.n	80082fe <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800843e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008440:	f000 f94d 	bl	80086de <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008444:	f000 fbfa 	bl	8008c3c <xTaskResumeAll>
 8008448:	e759      	b.n	80082fe <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800844a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800844c:	f000 f947 	bl	80086de <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008450:	f000 fbf4 	bl	8008c3c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008454:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008456:	f000 f994 	bl	8008782 <prvIsQueueEmpty>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	f43f af4e 	beq.w	80082fe <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008464:	2b00      	cmp	r3, #0
 8008466:	d00d      	beq.n	8008484 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8008468:	f001 fbd0 	bl	8009c0c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800846c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800846e:	f000 f88e 	bl	800858e <prvGetDisinheritPriorityAfterTimeout>
 8008472:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800847a:	4618      	mov	r0, r3
 800847c:	f001 f8ba 	bl	80095f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008480:	f001 fbf2 	bl	8009c68 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008484:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008486:	4618      	mov	r0, r3
 8008488:	3738      	adds	r7, #56	; 0x38
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	e000ed04 	.word	0xe000ed04

08008494 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b08e      	sub	sp, #56	; 0x38
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80084a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d109      	bne.n	80084be <xQueueReceiveFromISR+0x2a>
 80084aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ae:	f383 8811 	msr	BASEPRI, r3
 80084b2:	f3bf 8f6f 	isb	sy
 80084b6:	f3bf 8f4f 	dsb	sy
 80084ba:	623b      	str	r3, [r7, #32]
 80084bc:	e7fe      	b.n	80084bc <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d103      	bne.n	80084cc <xQueueReceiveFromISR+0x38>
 80084c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d101      	bne.n	80084d0 <xQueueReceiveFromISR+0x3c>
 80084cc:	2301      	movs	r3, #1
 80084ce:	e000      	b.n	80084d2 <xQueueReceiveFromISR+0x3e>
 80084d0:	2300      	movs	r3, #0
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d109      	bne.n	80084ea <xQueueReceiveFromISR+0x56>
 80084d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084da:	f383 8811 	msr	BASEPRI, r3
 80084de:	f3bf 8f6f 	isb	sy
 80084e2:	f3bf 8f4f 	dsb	sy
 80084e6:	61fb      	str	r3, [r7, #28]
 80084e8:	e7fe      	b.n	80084e8 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80084ea:	f001 fc6b 	bl	8009dc4 <vPortValidateInterruptPriority>
	__asm volatile
 80084ee:	f3ef 8211 	mrs	r2, BASEPRI
 80084f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	61ba      	str	r2, [r7, #24]
 8008504:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008506:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008508:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800850a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800850c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008512:	2b00      	cmp	r3, #0
 8008514:	d02f      	beq.n	8008576 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008518:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800851c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008520:	68b9      	ldr	r1, [r7, #8]
 8008522:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008524:	f000 f8b5 	bl	8008692 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852a:	1e5a      	subs	r2, r3, #1
 800852c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800852e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008530:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008538:	d112      	bne.n	8008560 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800853a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d016      	beq.n	8008570 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008544:	3310      	adds	r3, #16
 8008546:	4618      	mov	r0, r3
 8008548:	f000 fd6c 	bl	8009024 <xTaskRemoveFromEventList>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00e      	beq.n	8008570 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d00b      	beq.n	8008570 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	e007      	b.n	8008570 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008560:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008564:	3301      	adds	r3, #1
 8008566:	b2db      	uxtb	r3, r3
 8008568:	b25a      	sxtb	r2, r3
 800856a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008570:	2301      	movs	r3, #1
 8008572:	637b      	str	r3, [r7, #52]	; 0x34
 8008574:	e001      	b.n	800857a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8008576:	2300      	movs	r3, #0
 8008578:	637b      	str	r3, [r7, #52]	; 0x34
 800857a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800857c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008586:	4618      	mov	r0, r3
 8008588:	3738      	adds	r7, #56	; 0x38
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800858e:	b480      	push	{r7}
 8008590:	b085      	sub	sp, #20
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800859a:	2b00      	cmp	r3, #0
 800859c:	d006      	beq.n	80085ac <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f1c3 0307 	rsb	r3, r3, #7
 80085a8:	60fb      	str	r3, [r7, #12]
 80085aa:	e001      	b.n	80085b0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80085ac:	2300      	movs	r3, #0
 80085ae:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80085b0:	68fb      	ldr	r3, [r7, #12]
	}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3714      	adds	r7, #20
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr

080085be <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b086      	sub	sp, #24
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	60b9      	str	r1, [r7, #8]
 80085c8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80085ca:	2300      	movs	r3, #0
 80085cc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d10d      	bne.n	80085f8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d14d      	bne.n	8008680 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f000 ff7f 	bl	80094ec <xTaskPriorityDisinherit>
 80085ee:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	609a      	str	r2, [r3, #8]
 80085f6:	e043      	b.n	8008680 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d119      	bne.n	8008632 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6858      	ldr	r0, [r3, #4]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008606:	461a      	mov	r2, r3
 8008608:	68b9      	ldr	r1, [r7, #8]
 800860a:	f001 fe13 	bl	800a234 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	685a      	ldr	r2, [r3, #4]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008616:	441a      	add	r2, r3
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	685a      	ldr	r2, [r3, #4]
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	429a      	cmp	r2, r3
 8008626:	d32b      	bcc.n	8008680 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	605a      	str	r2, [r3, #4]
 8008630:	e026      	b.n	8008680 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	68d8      	ldr	r0, [r3, #12]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863a:	461a      	mov	r2, r3
 800863c:	68b9      	ldr	r1, [r7, #8]
 800863e:	f001 fdf9 	bl	800a234 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	68da      	ldr	r2, [r3, #12]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864a:	425b      	negs	r3, r3
 800864c:	441a      	add	r2, r3
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	68da      	ldr	r2, [r3, #12]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	429a      	cmp	r2, r3
 800865c:	d207      	bcs.n	800866e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008666:	425b      	negs	r3, r3
 8008668:	441a      	add	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b02      	cmp	r3, #2
 8008672:	d105      	bne.n	8008680 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d002      	beq.n	8008680 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	3b01      	subs	r3, #1
 800867e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	1c5a      	adds	r2, r3, #1
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008688:	697b      	ldr	r3, [r7, #20]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3718      	adds	r7, #24
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008692:	b580      	push	{r7, lr}
 8008694:	b082      	sub	sp, #8
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d018      	beq.n	80086d6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	68da      	ldr	r2, [r3, #12]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ac:	441a      	add	r2, r3
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68da      	ldr	r2, [r3, #12]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d303      	bcc.n	80086c6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	68d9      	ldr	r1, [r3, #12]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	461a      	mov	r2, r3
 80086d0:	6838      	ldr	r0, [r7, #0]
 80086d2:	f001 fdaf 	bl	800a234 <memcpy>
	}
}
 80086d6:	bf00      	nop
 80086d8:	3708      	adds	r7, #8
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b084      	sub	sp, #16
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80086e6:	f001 fa91 	bl	8009c0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086f0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086f2:	e011      	b.n	8008718 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d012      	beq.n	8008722 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	3324      	adds	r3, #36	; 0x24
 8008700:	4618      	mov	r0, r3
 8008702:	f000 fc8f 	bl	8009024 <xTaskRemoveFromEventList>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800870c:	f000 fd62 	bl	80091d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008710:	7bfb      	ldrb	r3, [r7, #15]
 8008712:	3b01      	subs	r3, #1
 8008714:	b2db      	uxtb	r3, r3
 8008716:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800871c:	2b00      	cmp	r3, #0
 800871e:	dce9      	bgt.n	80086f4 <prvUnlockQueue+0x16>
 8008720:	e000      	b.n	8008724 <prvUnlockQueue+0x46>
					break;
 8008722:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	22ff      	movs	r2, #255	; 0xff
 8008728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800872c:	f001 fa9c 	bl	8009c68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008730:	f001 fa6c 	bl	8009c0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800873a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800873c:	e011      	b.n	8008762 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d012      	beq.n	800876c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	3310      	adds	r3, #16
 800874a:	4618      	mov	r0, r3
 800874c:	f000 fc6a 	bl	8009024 <xTaskRemoveFromEventList>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d001      	beq.n	800875a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008756:	f000 fd3d 	bl	80091d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800875a:	7bbb      	ldrb	r3, [r7, #14]
 800875c:	3b01      	subs	r3, #1
 800875e:	b2db      	uxtb	r3, r3
 8008760:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008762:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008766:	2b00      	cmp	r3, #0
 8008768:	dce9      	bgt.n	800873e <prvUnlockQueue+0x60>
 800876a:	e000      	b.n	800876e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800876c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	22ff      	movs	r2, #255	; 0xff
 8008772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008776:	f001 fa77 	bl	8009c68 <vPortExitCritical>
}
 800877a:	bf00      	nop
 800877c:	3710      	adds	r7, #16
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b084      	sub	sp, #16
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800878a:	f001 fa3f 	bl	8009c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008792:	2b00      	cmp	r3, #0
 8008794:	d102      	bne.n	800879c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008796:	2301      	movs	r3, #1
 8008798:	60fb      	str	r3, [r7, #12]
 800879a:	e001      	b.n	80087a0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800879c:	2300      	movs	r3, #0
 800879e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087a0:	f001 fa62 	bl	8009c68 <vPortExitCritical>

	return xReturn;
 80087a4:	68fb      	ldr	r3, [r7, #12]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3710      	adds	r7, #16
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b084      	sub	sp, #16
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80087b6:	f001 fa29 	bl	8009c0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d102      	bne.n	80087cc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80087c6:	2301      	movs	r3, #1
 80087c8:	60fb      	str	r3, [r7, #12]
 80087ca:	e001      	b.n	80087d0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80087cc:	2300      	movs	r3, #0
 80087ce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087d0:	f001 fa4a 	bl	8009c68 <vPortExitCritical>

	return xReturn;
 80087d4:	68fb      	ldr	r3, [r7, #12]
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3710      	adds	r7, #16
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}

080087de <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b08e      	sub	sp, #56	; 0x38
 80087e2:	af04      	add	r7, sp, #16
 80087e4:	60f8      	str	r0, [r7, #12]
 80087e6:	60b9      	str	r1, [r7, #8]
 80087e8:	607a      	str	r2, [r7, #4]
 80087ea:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80087ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d109      	bne.n	8008806 <xTaskCreateStatic+0x28>
	__asm volatile
 80087f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f6:	f383 8811 	msr	BASEPRI, r3
 80087fa:	f3bf 8f6f 	isb	sy
 80087fe:	f3bf 8f4f 	dsb	sy
 8008802:	623b      	str	r3, [r7, #32]
 8008804:	e7fe      	b.n	8008804 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008808:	2b00      	cmp	r3, #0
 800880a:	d109      	bne.n	8008820 <xTaskCreateStatic+0x42>
 800880c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008810:	f383 8811 	msr	BASEPRI, r3
 8008814:	f3bf 8f6f 	isb	sy
 8008818:	f3bf 8f4f 	dsb	sy
 800881c:	61fb      	str	r3, [r7, #28]
 800881e:	e7fe      	b.n	800881e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008820:	2354      	movs	r3, #84	; 0x54
 8008822:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	2b54      	cmp	r3, #84	; 0x54
 8008828:	d009      	beq.n	800883e <xTaskCreateStatic+0x60>
 800882a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882e:	f383 8811 	msr	BASEPRI, r3
 8008832:	f3bf 8f6f 	isb	sy
 8008836:	f3bf 8f4f 	dsb	sy
 800883a:	61bb      	str	r3, [r7, #24]
 800883c:	e7fe      	b.n	800883c <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800883e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008842:	2b00      	cmp	r3, #0
 8008844:	d01e      	beq.n	8008884 <xTaskCreateStatic+0xa6>
 8008846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008848:	2b00      	cmp	r3, #0
 800884a:	d01b      	beq.n	8008884 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800884c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008852:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008854:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008858:	2202      	movs	r2, #2
 800885a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800885e:	2300      	movs	r3, #0
 8008860:	9303      	str	r3, [sp, #12]
 8008862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008864:	9302      	str	r3, [sp, #8]
 8008866:	f107 0314 	add.w	r3, r7, #20
 800886a:	9301      	str	r3, [sp, #4]
 800886c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886e:	9300      	str	r3, [sp, #0]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	68b9      	ldr	r1, [r7, #8]
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 f850 	bl	800891c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800887c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800887e:	f000 f8d3 	bl	8008a28 <prvAddNewTaskToReadyList>
 8008882:	e001      	b.n	8008888 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8008884:	2300      	movs	r3, #0
 8008886:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008888:	697b      	ldr	r3, [r7, #20]
	}
 800888a:	4618      	mov	r0, r3
 800888c:	3728      	adds	r7, #40	; 0x28
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008892:	b580      	push	{r7, lr}
 8008894:	b08c      	sub	sp, #48	; 0x30
 8008896:	af04      	add	r7, sp, #16
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	603b      	str	r3, [r7, #0]
 800889e:	4613      	mov	r3, r2
 80088a0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80088a2:	88fb      	ldrh	r3, [r7, #6]
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4618      	mov	r0, r3
 80088a8:	f001 faca 	bl	8009e40 <pvPortMalloc>
 80088ac:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00e      	beq.n	80088d2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80088b4:	2054      	movs	r0, #84	; 0x54
 80088b6:	f001 fac3 	bl	8009e40 <pvPortMalloc>
 80088ba:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d003      	beq.n	80088ca <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	631a      	str	r2, [r3, #48]	; 0x30
 80088c8:	e005      	b.n	80088d6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80088ca:	6978      	ldr	r0, [r7, #20]
 80088cc:	f001 fb7a 	bl	8009fc4 <vPortFree>
 80088d0:	e001      	b.n	80088d6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80088d2:	2300      	movs	r3, #0
 80088d4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d017      	beq.n	800890c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80088e4:	88fa      	ldrh	r2, [r7, #6]
 80088e6:	2300      	movs	r3, #0
 80088e8:	9303      	str	r3, [sp, #12]
 80088ea:	69fb      	ldr	r3, [r7, #28]
 80088ec:	9302      	str	r3, [sp, #8]
 80088ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f4:	9300      	str	r3, [sp, #0]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68b9      	ldr	r1, [r7, #8]
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f000 f80e 	bl	800891c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008900:	69f8      	ldr	r0, [r7, #28]
 8008902:	f000 f891 	bl	8008a28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008906:	2301      	movs	r3, #1
 8008908:	61bb      	str	r3, [r7, #24]
 800890a:	e002      	b.n	8008912 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800890c:	f04f 33ff 	mov.w	r3, #4294967295
 8008910:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008912:	69bb      	ldr	r3, [r7, #24]
	}
 8008914:	4618      	mov	r0, r3
 8008916:	3720      	adds	r7, #32
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b088      	sub	sp, #32
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
 8008928:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800892a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800892c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008934:	3b01      	subs	r3, #1
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	4413      	add	r3, r2
 800893a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	f023 0307 	bic.w	r3, r3, #7
 8008942:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	f003 0307 	and.w	r3, r3, #7
 800894a:	2b00      	cmp	r3, #0
 800894c:	d009      	beq.n	8008962 <prvInitialiseNewTask+0x46>
 800894e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	617b      	str	r3, [r7, #20]
 8008960:	e7fe      	b.n	8008960 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d01f      	beq.n	80089a8 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008968:	2300      	movs	r3, #0
 800896a:	61fb      	str	r3, [r7, #28]
 800896c:	e012      	b.n	8008994 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	4413      	add	r3, r2
 8008974:	7819      	ldrb	r1, [r3, #0]
 8008976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	4413      	add	r3, r2
 800897c:	3334      	adds	r3, #52	; 0x34
 800897e:	460a      	mov	r2, r1
 8008980:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	4413      	add	r3, r2
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d006      	beq.n	800899c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	3301      	adds	r3, #1
 8008992:	61fb      	str	r3, [r7, #28]
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	2b0f      	cmp	r3, #15
 8008998:	d9e9      	bls.n	800896e <prvInitialiseNewTask+0x52>
 800899a:	e000      	b.n	800899e <prvInitialiseNewTask+0x82>
			{
				break;
 800899c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800899e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80089a6:	e003      	b.n	80089b0 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80089a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089aa:	2200      	movs	r2, #0
 80089ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80089b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b2:	2b06      	cmp	r3, #6
 80089b4:	d901      	bls.n	80089ba <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80089b6:	2306      	movs	r3, #6
 80089b8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80089ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089be:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80089c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089c4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80089c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c8:	2200      	movs	r2, #0
 80089ca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80089cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ce:	3304      	adds	r3, #4
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fe ff49 	bl	8007868 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80089d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d8:	3318      	adds	r3, #24
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fe ff44 	bl	8007868 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80089e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e8:	f1c3 0207 	rsb	r2, r3, #7
 80089ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80089f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089f4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80089f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f8:	2200      	movs	r2, #0
 80089fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80089fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089fe:	2200      	movs	r2, #0
 8008a00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008a04:	683a      	ldr	r2, [r7, #0]
 8008a06:	68f9      	ldr	r1, [r7, #12]
 8008a08:	69b8      	ldr	r0, [r7, #24]
 8008a0a:	f000 ffdb 	bl	80099c4 <pxPortInitialiseStack>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a12:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d002      	beq.n	8008a20 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a20:	bf00      	nop
 8008a22:	3720      	adds	r7, #32
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008a30:	f001 f8ec 	bl	8009c0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008a34:	4b2a      	ldr	r3, [pc, #168]	; (8008ae0 <prvAddNewTaskToReadyList+0xb8>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	4a29      	ldr	r2, [pc, #164]	; (8008ae0 <prvAddNewTaskToReadyList+0xb8>)
 8008a3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008a3e:	4b29      	ldr	r3, [pc, #164]	; (8008ae4 <prvAddNewTaskToReadyList+0xbc>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d109      	bne.n	8008a5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008a46:	4a27      	ldr	r2, [pc, #156]	; (8008ae4 <prvAddNewTaskToReadyList+0xbc>)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a4c:	4b24      	ldr	r3, [pc, #144]	; (8008ae0 <prvAddNewTaskToReadyList+0xb8>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2b01      	cmp	r3, #1
 8008a52:	d110      	bne.n	8008a76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008a54:	f000 fbe2 	bl	800921c <prvInitialiseTaskLists>
 8008a58:	e00d      	b.n	8008a76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008a5a:	4b23      	ldr	r3, [pc, #140]	; (8008ae8 <prvAddNewTaskToReadyList+0xc0>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d109      	bne.n	8008a76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a62:	4b20      	ldr	r3, [pc, #128]	; (8008ae4 <prvAddNewTaskToReadyList+0xbc>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d802      	bhi.n	8008a76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a70:	4a1c      	ldr	r2, [pc, #112]	; (8008ae4 <prvAddNewTaskToReadyList+0xbc>)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a76:	4b1d      	ldr	r3, [pc, #116]	; (8008aec <prvAddNewTaskToReadyList+0xc4>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	4a1b      	ldr	r2, [pc, #108]	; (8008aec <prvAddNewTaskToReadyList+0xc4>)
 8008a7e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a84:	2201      	movs	r2, #1
 8008a86:	409a      	lsls	r2, r3
 8008a88:	4b19      	ldr	r3, [pc, #100]	; (8008af0 <prvAddNewTaskToReadyList+0xc8>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	4a18      	ldr	r2, [pc, #96]	; (8008af0 <prvAddNewTaskToReadyList+0xc8>)
 8008a90:	6013      	str	r3, [r2, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a96:	4613      	mov	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4a15      	ldr	r2, [pc, #84]	; (8008af4 <prvAddNewTaskToReadyList+0xcc>)
 8008aa0:	441a      	add	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	4619      	mov	r1, r3
 8008aa8:	4610      	mov	r0, r2
 8008aaa:	f7fe feea 	bl	8007882 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008aae:	f001 f8db 	bl	8009c68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ab2:	4b0d      	ldr	r3, [pc, #52]	; (8008ae8 <prvAddNewTaskToReadyList+0xc0>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00e      	beq.n	8008ad8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008aba:	4b0a      	ldr	r3, [pc, #40]	; (8008ae4 <prvAddNewTaskToReadyList+0xbc>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d207      	bcs.n	8008ad8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ac8:	4b0b      	ldr	r3, [pc, #44]	; (8008af8 <prvAddNewTaskToReadyList+0xd0>)
 8008aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ace:	601a      	str	r2, [r3, #0]
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ad8:	bf00      	nop
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	20000550 	.word	0x20000550
 8008ae4:	20000450 	.word	0x20000450
 8008ae8:	2000055c 	.word	0x2000055c
 8008aec:	2000056c 	.word	0x2000056c
 8008af0:	20000558 	.word	0x20000558
 8008af4:	20000454 	.word	0x20000454
 8008af8:	e000ed04 	.word	0xe000ed04

08008afc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d016      	beq.n	8008b3c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008b0e:	4b13      	ldr	r3, [pc, #76]	; (8008b5c <vTaskDelay+0x60>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d009      	beq.n	8008b2a <vTaskDelay+0x2e>
 8008b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60bb      	str	r3, [r7, #8]
 8008b28:	e7fe      	b.n	8008b28 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008b2a:	f000 f879 	bl	8008c20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b2e:	2100      	movs	r1, #0
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f000 fee1 	bl	80098f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b36:	f000 f881 	bl	8008c3c <xTaskResumeAll>
 8008b3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d107      	bne.n	8008b52 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008b42:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <vTaskDelay+0x64>)
 8008b44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b48:	601a      	str	r2, [r3, #0]
 8008b4a:	f3bf 8f4f 	dsb	sy
 8008b4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	20000578 	.word	0x20000578
 8008b60:	e000ed04 	.word	0xe000ed04

08008b64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b08a      	sub	sp, #40	; 0x28
 8008b68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b72:	463a      	mov	r2, r7
 8008b74:	1d39      	adds	r1, r7, #4
 8008b76:	f107 0308 	add.w	r3, r7, #8
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7f7 fca8 	bl	80004d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b80:	6839      	ldr	r1, [r7, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	9202      	str	r2, [sp, #8]
 8008b88:	9301      	str	r3, [sp, #4]
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	9300      	str	r3, [sp, #0]
 8008b8e:	2300      	movs	r3, #0
 8008b90:	460a      	mov	r2, r1
 8008b92:	491d      	ldr	r1, [pc, #116]	; (8008c08 <vTaskStartScheduler+0xa4>)
 8008b94:	481d      	ldr	r0, [pc, #116]	; (8008c0c <vTaskStartScheduler+0xa8>)
 8008b96:	f7ff fe22 	bl	80087de <xTaskCreateStatic>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	4b1c      	ldr	r3, [pc, #112]	; (8008c10 <vTaskStartScheduler+0xac>)
 8008b9e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008ba0:	4b1b      	ldr	r3, [pc, #108]	; (8008c10 <vTaskStartScheduler+0xac>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d002      	beq.n	8008bae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	e001      	b.n	8008bb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d115      	bne.n	8008be4 <vTaskStartScheduler+0x80>
 8008bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bbc:	f383 8811 	msr	BASEPRI, r3
 8008bc0:	f3bf 8f6f 	isb	sy
 8008bc4:	f3bf 8f4f 	dsb	sy
 8008bc8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008bca:	4b12      	ldr	r3, [pc, #72]	; (8008c14 <vTaskStartScheduler+0xb0>)
 8008bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008bd2:	4b11      	ldr	r3, [pc, #68]	; (8008c18 <vTaskStartScheduler+0xb4>)
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008bd8:	4b10      	ldr	r3, [pc, #64]	; (8008c1c <vTaskStartScheduler+0xb8>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008bde:	f000 ff77 	bl	8009ad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008be2:	e00d      	b.n	8008c00 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bea:	d109      	bne.n	8008c00 <vTaskStartScheduler+0x9c>
 8008bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	60fb      	str	r3, [r7, #12]
 8008bfe:	e7fe      	b.n	8008bfe <vTaskStartScheduler+0x9a>
}
 8008c00:	bf00      	nop
 8008c02:	3718      	adds	r7, #24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	0800a3ec 	.word	0x0800a3ec
 8008c0c:	080091ed 	.word	0x080091ed
 8008c10:	20000574 	.word	0x20000574
 8008c14:	20000570 	.word	0x20000570
 8008c18:	2000055c 	.word	0x2000055c
 8008c1c:	20000554 	.word	0x20000554

08008c20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c20:	b480      	push	{r7}
 8008c22:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008c24:	4b04      	ldr	r3, [pc, #16]	; (8008c38 <vTaskSuspendAll+0x18>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	4a03      	ldr	r2, [pc, #12]	; (8008c38 <vTaskSuspendAll+0x18>)
 8008c2c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008c2e:	bf00      	nop
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr
 8008c38:	20000578 	.word	0x20000578

08008c3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008c42:	2300      	movs	r3, #0
 8008c44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c46:	2300      	movs	r3, #0
 8008c48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c4a:	4b41      	ldr	r3, [pc, #260]	; (8008d50 <xTaskResumeAll+0x114>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d109      	bne.n	8008c66 <xTaskResumeAll+0x2a>
 8008c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c56:	f383 8811 	msr	BASEPRI, r3
 8008c5a:	f3bf 8f6f 	isb	sy
 8008c5e:	f3bf 8f4f 	dsb	sy
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	e7fe      	b.n	8008c64 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c66:	f000 ffd1 	bl	8009c0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c6a:	4b39      	ldr	r3, [pc, #228]	; (8008d50 <xTaskResumeAll+0x114>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	4a37      	ldr	r2, [pc, #220]	; (8008d50 <xTaskResumeAll+0x114>)
 8008c72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c74:	4b36      	ldr	r3, [pc, #216]	; (8008d50 <xTaskResumeAll+0x114>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d161      	bne.n	8008d40 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c7c:	4b35      	ldr	r3, [pc, #212]	; (8008d54 <xTaskResumeAll+0x118>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d05d      	beq.n	8008d40 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c84:	e02e      	b.n	8008ce4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c86:	4b34      	ldr	r3, [pc, #208]	; (8008d58 <xTaskResumeAll+0x11c>)
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	3318      	adds	r3, #24
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7fe fe52 	bl	800793c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7fe fe4d 	bl	800793c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	409a      	lsls	r2, r3
 8008caa:	4b2c      	ldr	r3, [pc, #176]	; (8008d5c <xTaskResumeAll+0x120>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	4a2a      	ldr	r2, [pc, #168]	; (8008d5c <xTaskResumeAll+0x120>)
 8008cb2:	6013      	str	r3, [r2, #0]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb8:	4613      	mov	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	4413      	add	r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	4a27      	ldr	r2, [pc, #156]	; (8008d60 <xTaskResumeAll+0x124>)
 8008cc2:	441a      	add	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	3304      	adds	r3, #4
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4610      	mov	r0, r2
 8008ccc:	f7fe fdd9 	bl	8007882 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd4:	4b23      	ldr	r3, [pc, #140]	; (8008d64 <xTaskResumeAll+0x128>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d302      	bcc.n	8008ce4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8008cde:	4b22      	ldr	r3, [pc, #136]	; (8008d68 <xTaskResumeAll+0x12c>)
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ce4:	4b1c      	ldr	r3, [pc, #112]	; (8008d58 <xTaskResumeAll+0x11c>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1cc      	bne.n	8008c86 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008cf2:	f000 fb2d 	bl	8009350 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008cf6:	4b1d      	ldr	r3, [pc, #116]	; (8008d6c <xTaskResumeAll+0x130>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d010      	beq.n	8008d24 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008d02:	f000 f859 	bl	8008db8 <xTaskIncrementTick>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d002      	beq.n	8008d12 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008d0c:	4b16      	ldr	r3, [pc, #88]	; (8008d68 <xTaskResumeAll+0x12c>)
 8008d0e:	2201      	movs	r2, #1
 8008d10:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1f1      	bne.n	8008d02 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8008d1e:	4b13      	ldr	r3, [pc, #76]	; (8008d6c <xTaskResumeAll+0x130>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008d24:	4b10      	ldr	r3, [pc, #64]	; (8008d68 <xTaskResumeAll+0x12c>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d009      	beq.n	8008d40 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008d30:	4b0f      	ldr	r3, [pc, #60]	; (8008d70 <xTaskResumeAll+0x134>)
 8008d32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d36:	601a      	str	r2, [r3, #0]
 8008d38:	f3bf 8f4f 	dsb	sy
 8008d3c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d40:	f000 ff92 	bl	8009c68 <vPortExitCritical>

	return xAlreadyYielded;
 8008d44:	68bb      	ldr	r3, [r7, #8]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3710      	adds	r7, #16
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	bf00      	nop
 8008d50:	20000578 	.word	0x20000578
 8008d54:	20000550 	.word	0x20000550
 8008d58:	20000510 	.word	0x20000510
 8008d5c:	20000558 	.word	0x20000558
 8008d60:	20000454 	.word	0x20000454
 8008d64:	20000450 	.word	0x20000450
 8008d68:	20000564 	.word	0x20000564
 8008d6c:	20000560 	.word	0x20000560
 8008d70:	e000ed04 	.word	0xe000ed04

08008d74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d7a:	4b05      	ldr	r3, [pc, #20]	; (8008d90 <xTaskGetTickCount+0x1c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d80:	687b      	ldr	r3, [r7, #4]
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	20000554 	.word	0x20000554

08008d94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d9a:	f001 f813 	bl	8009dc4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008d9e:	2300      	movs	r3, #0
 8008da0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008da2:	4b04      	ldr	r3, [pc, #16]	; (8008db4 <xTaskGetTickCountFromISR+0x20>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008da8:	683b      	ldr	r3, [r7, #0]
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	20000554 	.word	0x20000554

08008db8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b086      	sub	sp, #24
 8008dbc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dc2:	4b4e      	ldr	r3, [pc, #312]	; (8008efc <xTaskIncrementTick+0x144>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	f040 8087 	bne.w	8008eda <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008dcc:	4b4c      	ldr	r3, [pc, #304]	; (8008f00 <xTaskIncrementTick+0x148>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008dd4:	4a4a      	ldr	r2, [pc, #296]	; (8008f00 <xTaskIncrementTick+0x148>)
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d11f      	bne.n	8008e20 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008de0:	4b48      	ldr	r3, [pc, #288]	; (8008f04 <xTaskIncrementTick+0x14c>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d009      	beq.n	8008dfe <xTaskIncrementTick+0x46>
 8008dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dee:	f383 8811 	msr	BASEPRI, r3
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	f3bf 8f4f 	dsb	sy
 8008dfa:	603b      	str	r3, [r7, #0]
 8008dfc:	e7fe      	b.n	8008dfc <xTaskIncrementTick+0x44>
 8008dfe:	4b41      	ldr	r3, [pc, #260]	; (8008f04 <xTaskIncrementTick+0x14c>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	60fb      	str	r3, [r7, #12]
 8008e04:	4b40      	ldr	r3, [pc, #256]	; (8008f08 <xTaskIncrementTick+0x150>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a3e      	ldr	r2, [pc, #248]	; (8008f04 <xTaskIncrementTick+0x14c>)
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	4a3e      	ldr	r2, [pc, #248]	; (8008f08 <xTaskIncrementTick+0x150>)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6013      	str	r3, [r2, #0]
 8008e12:	4b3e      	ldr	r3, [pc, #248]	; (8008f0c <xTaskIncrementTick+0x154>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	3301      	adds	r3, #1
 8008e18:	4a3c      	ldr	r2, [pc, #240]	; (8008f0c <xTaskIncrementTick+0x154>)
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	f000 fa98 	bl	8009350 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008e20:	4b3b      	ldr	r3, [pc, #236]	; (8008f10 <xTaskIncrementTick+0x158>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	693a      	ldr	r2, [r7, #16]
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d348      	bcc.n	8008ebc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e2a:	4b36      	ldr	r3, [pc, #216]	; (8008f04 <xTaskIncrementTick+0x14c>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d104      	bne.n	8008e3e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e34:	4b36      	ldr	r3, [pc, #216]	; (8008f10 <xTaskIncrementTick+0x158>)
 8008e36:	f04f 32ff 	mov.w	r2, #4294967295
 8008e3a:	601a      	str	r2, [r3, #0]
					break;
 8008e3c:	e03e      	b.n	8008ebc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e3e:	4b31      	ldr	r3, [pc, #196]	; (8008f04 <xTaskIncrementTick+0x14c>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e4e:	693a      	ldr	r2, [r7, #16]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d203      	bcs.n	8008e5e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e56:	4a2e      	ldr	r2, [pc, #184]	; (8008f10 <xTaskIncrementTick+0x158>)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e5c:	e02e      	b.n	8008ebc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	3304      	adds	r3, #4
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7fe fd6a 	bl	800793c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d004      	beq.n	8008e7a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	3318      	adds	r3, #24
 8008e74:	4618      	mov	r0, r3
 8008e76:	f7fe fd61 	bl	800793c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e7e:	2201      	movs	r2, #1
 8008e80:	409a      	lsls	r2, r3
 8008e82:	4b24      	ldr	r3, [pc, #144]	; (8008f14 <xTaskIncrementTick+0x15c>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	4a22      	ldr	r2, [pc, #136]	; (8008f14 <xTaskIncrementTick+0x15c>)
 8008e8a:	6013      	str	r3, [r2, #0]
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e90:	4613      	mov	r3, r2
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	4413      	add	r3, r2
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	4a1f      	ldr	r2, [pc, #124]	; (8008f18 <xTaskIncrementTick+0x160>)
 8008e9a:	441a      	add	r2, r3
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	3304      	adds	r3, #4
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	4610      	mov	r0, r2
 8008ea4:	f7fe fced 	bl	8007882 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eac:	4b1b      	ldr	r3, [pc, #108]	; (8008f1c <xTaskIncrementTick+0x164>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d3b9      	bcc.n	8008e2a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008eba:	e7b6      	b.n	8008e2a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ebc:	4b17      	ldr	r3, [pc, #92]	; (8008f1c <xTaskIncrementTick+0x164>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ec2:	4915      	ldr	r1, [pc, #84]	; (8008f18 <xTaskIncrementTick+0x160>)
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	009b      	lsls	r3, r3, #2
 8008ec8:	4413      	add	r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	440b      	add	r3, r1
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d907      	bls.n	8008ee4 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	617b      	str	r3, [r7, #20]
 8008ed8:	e004      	b.n	8008ee4 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008eda:	4b11      	ldr	r3, [pc, #68]	; (8008f20 <xTaskIncrementTick+0x168>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	4a0f      	ldr	r2, [pc, #60]	; (8008f20 <xTaskIncrementTick+0x168>)
 8008ee2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008ee4:	4b0f      	ldr	r3, [pc, #60]	; (8008f24 <xTaskIncrementTick+0x16c>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d001      	beq.n	8008ef0 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8008eec:	2301      	movs	r3, #1
 8008eee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008ef0:	697b      	ldr	r3, [r7, #20]
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3718      	adds	r7, #24
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	20000578 	.word	0x20000578
 8008f00:	20000554 	.word	0x20000554
 8008f04:	20000508 	.word	0x20000508
 8008f08:	2000050c 	.word	0x2000050c
 8008f0c:	20000568 	.word	0x20000568
 8008f10:	20000570 	.word	0x20000570
 8008f14:	20000558 	.word	0x20000558
 8008f18:	20000454 	.word	0x20000454
 8008f1c:	20000450 	.word	0x20000450
 8008f20:	20000560 	.word	0x20000560
 8008f24:	20000564 	.word	0x20000564

08008f28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b087      	sub	sp, #28
 8008f2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008f2e:	4b26      	ldr	r3, [pc, #152]	; (8008fc8 <vTaskSwitchContext+0xa0>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f36:	4b25      	ldr	r3, [pc, #148]	; (8008fcc <vTaskSwitchContext+0xa4>)
 8008f38:	2201      	movs	r2, #1
 8008f3a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f3c:	e03e      	b.n	8008fbc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008f3e:	4b23      	ldr	r3, [pc, #140]	; (8008fcc <vTaskSwitchContext+0xa4>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f44:	4b22      	ldr	r3, [pc, #136]	; (8008fd0 <vTaskSwitchContext+0xa8>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	fab3 f383 	clz	r3, r3
 8008f50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008f52:	7afb      	ldrb	r3, [r7, #11]
 8008f54:	f1c3 031f 	rsb	r3, r3, #31
 8008f58:	617b      	str	r3, [r7, #20]
 8008f5a:	491e      	ldr	r1, [pc, #120]	; (8008fd4 <vTaskSwitchContext+0xac>)
 8008f5c:	697a      	ldr	r2, [r7, #20]
 8008f5e:	4613      	mov	r3, r2
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	4413      	add	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	440b      	add	r3, r1
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d109      	bne.n	8008f82 <vTaskSwitchContext+0x5a>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	607b      	str	r3, [r7, #4]
 8008f80:	e7fe      	b.n	8008f80 <vTaskSwitchContext+0x58>
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	4613      	mov	r3, r2
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	4413      	add	r3, r2
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4a11      	ldr	r2, [pc, #68]	; (8008fd4 <vTaskSwitchContext+0xac>)
 8008f8e:	4413      	add	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	685a      	ldr	r2, [r3, #4]
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	605a      	str	r2, [r3, #4]
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	685a      	ldr	r2, [r3, #4]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	3308      	adds	r3, #8
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d104      	bne.n	8008fb2 <vTaskSwitchContext+0x8a>
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	605a      	str	r2, [r3, #4]
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	4a07      	ldr	r2, [pc, #28]	; (8008fd8 <vTaskSwitchContext+0xb0>)
 8008fba:	6013      	str	r3, [r2, #0]
}
 8008fbc:	bf00      	nop
 8008fbe:	371c      	adds	r7, #28
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc6:	4770      	bx	lr
 8008fc8:	20000578 	.word	0x20000578
 8008fcc:	20000564 	.word	0x20000564
 8008fd0:	20000558 	.word	0x20000558
 8008fd4:	20000454 	.word	0x20000454
 8008fd8:	20000450 	.word	0x20000450

08008fdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b084      	sub	sp, #16
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d109      	bne.n	8009000 <vTaskPlaceOnEventList+0x24>
 8008fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff0:	f383 8811 	msr	BASEPRI, r3
 8008ff4:	f3bf 8f6f 	isb	sy
 8008ff8:	f3bf 8f4f 	dsb	sy
 8008ffc:	60fb      	str	r3, [r7, #12]
 8008ffe:	e7fe      	b.n	8008ffe <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009000:	4b07      	ldr	r3, [pc, #28]	; (8009020 <vTaskPlaceOnEventList+0x44>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3318      	adds	r3, #24
 8009006:	4619      	mov	r1, r3
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f7fe fc5e 	bl	80078ca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800900e:	2101      	movs	r1, #1
 8009010:	6838      	ldr	r0, [r7, #0]
 8009012:	f000 fc71 	bl	80098f8 <prvAddCurrentTaskToDelayedList>
}
 8009016:	bf00      	nop
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000450 	.word	0x20000450

08009024 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d109      	bne.n	800904e <xTaskRemoveFromEventList+0x2a>
 800903a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903e:	f383 8811 	msr	BASEPRI, r3
 8009042:	f3bf 8f6f 	isb	sy
 8009046:	f3bf 8f4f 	dsb	sy
 800904a:	60fb      	str	r3, [r7, #12]
 800904c:	e7fe      	b.n	800904c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	3318      	adds	r3, #24
 8009052:	4618      	mov	r0, r3
 8009054:	f7fe fc72 	bl	800793c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009058:	4b1d      	ldr	r3, [pc, #116]	; (80090d0 <xTaskRemoveFromEventList+0xac>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d11c      	bne.n	800909a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	3304      	adds	r3, #4
 8009064:	4618      	mov	r0, r3
 8009066:	f7fe fc69 	bl	800793c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800906e:	2201      	movs	r2, #1
 8009070:	409a      	lsls	r2, r3
 8009072:	4b18      	ldr	r3, [pc, #96]	; (80090d4 <xTaskRemoveFromEventList+0xb0>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4313      	orrs	r3, r2
 8009078:	4a16      	ldr	r2, [pc, #88]	; (80090d4 <xTaskRemoveFromEventList+0xb0>)
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	4a13      	ldr	r2, [pc, #76]	; (80090d8 <xTaskRemoveFromEventList+0xb4>)
 800908a:	441a      	add	r2, r3
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	3304      	adds	r3, #4
 8009090:	4619      	mov	r1, r3
 8009092:	4610      	mov	r0, r2
 8009094:	f7fe fbf5 	bl	8007882 <vListInsertEnd>
 8009098:	e005      	b.n	80090a6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	3318      	adds	r3, #24
 800909e:	4619      	mov	r1, r3
 80090a0:	480e      	ldr	r0, [pc, #56]	; (80090dc <xTaskRemoveFromEventList+0xb8>)
 80090a2:	f7fe fbee 	bl	8007882 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090aa:	4b0d      	ldr	r3, [pc, #52]	; (80090e0 <xTaskRemoveFromEventList+0xbc>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d905      	bls.n	80090c0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090b4:	2301      	movs	r3, #1
 80090b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80090b8:	4b0a      	ldr	r3, [pc, #40]	; (80090e4 <xTaskRemoveFromEventList+0xc0>)
 80090ba:	2201      	movs	r2, #1
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e001      	b.n	80090c4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80090c0:	2300      	movs	r3, #0
 80090c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80090c4:	697b      	ldr	r3, [r7, #20]
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3718      	adds	r7, #24
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	20000578 	.word	0x20000578
 80090d4:	20000558 	.word	0x20000558
 80090d8:	20000454 	.word	0x20000454
 80090dc:	20000510 	.word	0x20000510
 80090e0:	20000450 	.word	0x20000450
 80090e4:	20000564 	.word	0x20000564

080090e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80090f0:	4b06      	ldr	r3, [pc, #24]	; (800910c <vTaskInternalSetTimeOutState+0x24>)
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090f8:	4b05      	ldr	r3, [pc, #20]	; (8009110 <vTaskInternalSetTimeOutState+0x28>)
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	605a      	str	r2, [r3, #4]
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	20000568 	.word	0x20000568
 8009110:	20000554 	.word	0x20000554

08009114 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b088      	sub	sp, #32
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d109      	bne.n	8009138 <xTaskCheckForTimeOut+0x24>
 8009124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009128:	f383 8811 	msr	BASEPRI, r3
 800912c:	f3bf 8f6f 	isb	sy
 8009130:	f3bf 8f4f 	dsb	sy
 8009134:	613b      	str	r3, [r7, #16]
 8009136:	e7fe      	b.n	8009136 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d109      	bne.n	8009152 <xTaskCheckForTimeOut+0x3e>
 800913e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009142:	f383 8811 	msr	BASEPRI, r3
 8009146:	f3bf 8f6f 	isb	sy
 800914a:	f3bf 8f4f 	dsb	sy
 800914e:	60fb      	str	r3, [r7, #12]
 8009150:	e7fe      	b.n	8009150 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8009152:	f000 fd5b 	bl	8009c0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009156:	4b1d      	ldr	r3, [pc, #116]	; (80091cc <xTaskCheckForTimeOut+0xb8>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	69ba      	ldr	r2, [r7, #24]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916e:	d102      	bne.n	8009176 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009170:	2300      	movs	r3, #0
 8009172:	61fb      	str	r3, [r7, #28]
 8009174:	e023      	b.n	80091be <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	4b15      	ldr	r3, [pc, #84]	; (80091d0 <xTaskCheckForTimeOut+0xbc>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	429a      	cmp	r2, r3
 8009180:	d007      	beq.n	8009192 <xTaskCheckForTimeOut+0x7e>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	69ba      	ldr	r2, [r7, #24]
 8009188:	429a      	cmp	r2, r3
 800918a:	d302      	bcc.n	8009192 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800918c:	2301      	movs	r3, #1
 800918e:	61fb      	str	r3, [r7, #28]
 8009190:	e015      	b.n	80091be <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	429a      	cmp	r2, r3
 800919a:	d20b      	bcs.n	80091b4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	1ad2      	subs	r2, r2, r3
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f7ff ff9d 	bl	80090e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091ae:	2300      	movs	r3, #0
 80091b0:	61fb      	str	r3, [r7, #28]
 80091b2:	e004      	b.n	80091be <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	2200      	movs	r2, #0
 80091b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80091ba:	2301      	movs	r3, #1
 80091bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80091be:	f000 fd53 	bl	8009c68 <vPortExitCritical>

	return xReturn;
 80091c2:	69fb      	ldr	r3, [r7, #28]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3720      	adds	r7, #32
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20000554 	.word	0x20000554
 80091d0:	20000568 	.word	0x20000568

080091d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80091d8:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <vTaskMissedYield+0x14>)
 80091da:	2201      	movs	r2, #1
 80091dc:	601a      	str	r2, [r3, #0]
}
 80091de:	bf00      	nop
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	20000564 	.word	0x20000564

080091ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80091f4:	f000 f852 	bl	800929c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091f8:	4b06      	ldr	r3, [pc, #24]	; (8009214 <prvIdleTask+0x28>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d9f9      	bls.n	80091f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009200:	4b05      	ldr	r3, [pc, #20]	; (8009218 <prvIdleTask+0x2c>)
 8009202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009210:	e7f0      	b.n	80091f4 <prvIdleTask+0x8>
 8009212:	bf00      	nop
 8009214:	20000454 	.word	0x20000454
 8009218:	e000ed04 	.word	0xe000ed04

0800921c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009222:	2300      	movs	r3, #0
 8009224:	607b      	str	r3, [r7, #4]
 8009226:	e00c      	b.n	8009242 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	4613      	mov	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	4a12      	ldr	r2, [pc, #72]	; (800927c <prvInitialiseTaskLists+0x60>)
 8009234:	4413      	add	r3, r2
 8009236:	4618      	mov	r0, r3
 8009238:	f7fe faf6 	bl	8007828 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	3301      	adds	r3, #1
 8009240:	607b      	str	r3, [r7, #4]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2b06      	cmp	r3, #6
 8009246:	d9ef      	bls.n	8009228 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009248:	480d      	ldr	r0, [pc, #52]	; (8009280 <prvInitialiseTaskLists+0x64>)
 800924a:	f7fe faed 	bl	8007828 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800924e:	480d      	ldr	r0, [pc, #52]	; (8009284 <prvInitialiseTaskLists+0x68>)
 8009250:	f7fe faea 	bl	8007828 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009254:	480c      	ldr	r0, [pc, #48]	; (8009288 <prvInitialiseTaskLists+0x6c>)
 8009256:	f7fe fae7 	bl	8007828 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800925a:	480c      	ldr	r0, [pc, #48]	; (800928c <prvInitialiseTaskLists+0x70>)
 800925c:	f7fe fae4 	bl	8007828 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009260:	480b      	ldr	r0, [pc, #44]	; (8009290 <prvInitialiseTaskLists+0x74>)
 8009262:	f7fe fae1 	bl	8007828 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009266:	4b0b      	ldr	r3, [pc, #44]	; (8009294 <prvInitialiseTaskLists+0x78>)
 8009268:	4a05      	ldr	r2, [pc, #20]	; (8009280 <prvInitialiseTaskLists+0x64>)
 800926a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800926c:	4b0a      	ldr	r3, [pc, #40]	; (8009298 <prvInitialiseTaskLists+0x7c>)
 800926e:	4a05      	ldr	r2, [pc, #20]	; (8009284 <prvInitialiseTaskLists+0x68>)
 8009270:	601a      	str	r2, [r3, #0]
}
 8009272:	bf00      	nop
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000454 	.word	0x20000454
 8009280:	200004e0 	.word	0x200004e0
 8009284:	200004f4 	.word	0x200004f4
 8009288:	20000510 	.word	0x20000510
 800928c:	20000524 	.word	0x20000524
 8009290:	2000053c 	.word	0x2000053c
 8009294:	20000508 	.word	0x20000508
 8009298:	2000050c 	.word	0x2000050c

0800929c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092a2:	e019      	b.n	80092d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80092a4:	f000 fcb2 	bl	8009c0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a8:	4b0f      	ldr	r3, [pc, #60]	; (80092e8 <prvCheckTasksWaitingTermination+0x4c>)
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	3304      	adds	r3, #4
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7fe fb41 	bl	800793c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80092ba:	4b0c      	ldr	r3, [pc, #48]	; (80092ec <prvCheckTasksWaitingTermination+0x50>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	3b01      	subs	r3, #1
 80092c0:	4a0a      	ldr	r2, [pc, #40]	; (80092ec <prvCheckTasksWaitingTermination+0x50>)
 80092c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80092c4:	4b0a      	ldr	r3, [pc, #40]	; (80092f0 <prvCheckTasksWaitingTermination+0x54>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	4a09      	ldr	r2, [pc, #36]	; (80092f0 <prvCheckTasksWaitingTermination+0x54>)
 80092cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80092ce:	f000 fccb 	bl	8009c68 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f80e 	bl	80092f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092d8:	4b05      	ldr	r3, [pc, #20]	; (80092f0 <prvCheckTasksWaitingTermination+0x54>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1e1      	bne.n	80092a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80092e0:	bf00      	nop
 80092e2:	3708      	adds	r7, #8
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	20000524 	.word	0x20000524
 80092ec:	20000550 	.word	0x20000550
 80092f0:	20000538 	.word	0x20000538

080092f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009302:	2b00      	cmp	r3, #0
 8009304:	d108      	bne.n	8009318 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800930a:	4618      	mov	r0, r3
 800930c:	f000 fe5a 	bl	8009fc4 <vPortFree>
				vPortFree( pxTCB );
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 fe57 	bl	8009fc4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009316:	e017      	b.n	8009348 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800931e:	2b01      	cmp	r3, #1
 8009320:	d103      	bne.n	800932a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fe4e 	bl	8009fc4 <vPortFree>
	}
 8009328:	e00e      	b.n	8009348 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009330:	2b02      	cmp	r3, #2
 8009332:	d009      	beq.n	8009348 <prvDeleteTCB+0x54>
 8009334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	60fb      	str	r3, [r7, #12]
 8009346:	e7fe      	b.n	8009346 <prvDeleteTCB+0x52>
	}
 8009348:	bf00      	nop
 800934a:	3710      	adds	r7, #16
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009356:	4b0c      	ldr	r3, [pc, #48]	; (8009388 <prvResetNextTaskUnblockTime+0x38>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d104      	bne.n	800936a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009360:	4b0a      	ldr	r3, [pc, #40]	; (800938c <prvResetNextTaskUnblockTime+0x3c>)
 8009362:	f04f 32ff 	mov.w	r2, #4294967295
 8009366:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009368:	e008      	b.n	800937c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800936a:	4b07      	ldr	r3, [pc, #28]	; (8009388 <prvResetNextTaskUnblockTime+0x38>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	4a04      	ldr	r2, [pc, #16]	; (800938c <prvResetNextTaskUnblockTime+0x3c>)
 800937a:	6013      	str	r3, [r2, #0]
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr
 8009388:	20000508 	.word	0x20000508
 800938c:	20000570 	.word	0x20000570

08009390 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009396:	4b05      	ldr	r3, [pc, #20]	; (80093ac <xTaskGetCurrentTaskHandle+0x1c>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800939c:	687b      	ldr	r3, [r7, #4]
	}
 800939e:	4618      	mov	r0, r3
 80093a0:	370c      	adds	r7, #12
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	20000450 	.word	0x20000450

080093b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80093b6:	4b0b      	ldr	r3, [pc, #44]	; (80093e4 <xTaskGetSchedulerState+0x34>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80093be:	2301      	movs	r3, #1
 80093c0:	607b      	str	r3, [r7, #4]
 80093c2:	e008      	b.n	80093d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093c4:	4b08      	ldr	r3, [pc, #32]	; (80093e8 <xTaskGetSchedulerState+0x38>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d102      	bne.n	80093d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80093cc:	2302      	movs	r3, #2
 80093ce:	607b      	str	r3, [r7, #4]
 80093d0:	e001      	b.n	80093d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80093d2:	2300      	movs	r3, #0
 80093d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80093d6:	687b      	ldr	r3, [r7, #4]
	}
 80093d8:	4618      	mov	r0, r3
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr
 80093e4:	2000055c 	.word	0x2000055c
 80093e8:	20000578 	.word	0x20000578

080093ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80093f8:	2300      	movs	r3, #0
 80093fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d069      	beq.n	80094d6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009406:	4b36      	ldr	r3, [pc, #216]	; (80094e0 <xTaskPriorityInherit+0xf4>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800940c:	429a      	cmp	r2, r3
 800940e:	d259      	bcs.n	80094c4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	699b      	ldr	r3, [r3, #24]
 8009414:	2b00      	cmp	r3, #0
 8009416:	db06      	blt.n	8009426 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009418:	4b31      	ldr	r3, [pc, #196]	; (80094e0 <xTaskPriorityInherit+0xf4>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800941e:	f1c3 0207 	rsb	r2, r3, #7
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	6959      	ldr	r1, [r3, #20]
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800942e:	4613      	mov	r3, r2
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	4413      	add	r3, r2
 8009434:	009b      	lsls	r3, r3, #2
 8009436:	4a2b      	ldr	r2, [pc, #172]	; (80094e4 <xTaskPriorityInherit+0xf8>)
 8009438:	4413      	add	r3, r2
 800943a:	4299      	cmp	r1, r3
 800943c:	d13a      	bne.n	80094b4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3304      	adds	r3, #4
 8009442:	4618      	mov	r0, r3
 8009444:	f7fe fa7a 	bl	800793c <uxListRemove>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d115      	bne.n	800947a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009452:	4924      	ldr	r1, [pc, #144]	; (80094e4 <xTaskPriorityInherit+0xf8>)
 8009454:	4613      	mov	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4413      	add	r3, r2
 800945a:	009b      	lsls	r3, r3, #2
 800945c:	440b      	add	r3, r1
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10a      	bne.n	800947a <xTaskPriorityInherit+0x8e>
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009468:	2201      	movs	r2, #1
 800946a:	fa02 f303 	lsl.w	r3, r2, r3
 800946e:	43da      	mvns	r2, r3
 8009470:	4b1d      	ldr	r3, [pc, #116]	; (80094e8 <xTaskPriorityInherit+0xfc>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4013      	ands	r3, r2
 8009476:	4a1c      	ldr	r2, [pc, #112]	; (80094e8 <xTaskPriorityInherit+0xfc>)
 8009478:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800947a:	4b19      	ldr	r3, [pc, #100]	; (80094e0 <xTaskPriorityInherit+0xf4>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009488:	2201      	movs	r2, #1
 800948a:	409a      	lsls	r2, r3
 800948c:	4b16      	ldr	r3, [pc, #88]	; (80094e8 <xTaskPriorityInherit+0xfc>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4313      	orrs	r3, r2
 8009492:	4a15      	ldr	r2, [pc, #84]	; (80094e8 <xTaskPriorityInherit+0xfc>)
 8009494:	6013      	str	r3, [r2, #0]
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800949a:	4613      	mov	r3, r2
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	4413      	add	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	4a10      	ldr	r2, [pc, #64]	; (80094e4 <xTaskPriorityInherit+0xf8>)
 80094a4:	441a      	add	r2, r3
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	3304      	adds	r3, #4
 80094aa:	4619      	mov	r1, r3
 80094ac:	4610      	mov	r0, r2
 80094ae:	f7fe f9e8 	bl	8007882 <vListInsertEnd>
 80094b2:	e004      	b.n	80094be <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094b4:	4b0a      	ldr	r3, [pc, #40]	; (80094e0 <xTaskPriorityInherit+0xf4>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80094be:	2301      	movs	r3, #1
 80094c0:	60fb      	str	r3, [r7, #12]
 80094c2:	e008      	b.n	80094d6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094c8:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <xTaskPriorityInherit+0xf4>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d201      	bcs.n	80094d6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80094d2:	2301      	movs	r3, #1
 80094d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094d6:	68fb      	ldr	r3, [r7, #12]
	}
 80094d8:	4618      	mov	r0, r3
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	20000450 	.word	0x20000450
 80094e4:	20000454 	.word	0x20000454
 80094e8:	20000558 	.word	0x20000558

080094ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80094f8:	2300      	movs	r3, #0
 80094fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d06c      	beq.n	80095dc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009502:	4b39      	ldr	r3, [pc, #228]	; (80095e8 <xTaskPriorityDisinherit+0xfc>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	429a      	cmp	r2, r3
 800950a:	d009      	beq.n	8009520 <xTaskPriorityDisinherit+0x34>
 800950c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009510:	f383 8811 	msr	BASEPRI, r3
 8009514:	f3bf 8f6f 	isb	sy
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	60fb      	str	r3, [r7, #12]
 800951e:	e7fe      	b.n	800951e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009524:	2b00      	cmp	r3, #0
 8009526:	d109      	bne.n	800953c <xTaskPriorityDisinherit+0x50>
 8009528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800952c:	f383 8811 	msr	BASEPRI, r3
 8009530:	f3bf 8f6f 	isb	sy
 8009534:	f3bf 8f4f 	dsb	sy
 8009538:	60bb      	str	r3, [r7, #8]
 800953a:	e7fe      	b.n	800953a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009540:	1e5a      	subs	r2, r3, #1
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800954e:	429a      	cmp	r2, r3
 8009550:	d044      	beq.n	80095dc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009556:	2b00      	cmp	r3, #0
 8009558:	d140      	bne.n	80095dc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	3304      	adds	r3, #4
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe f9ec 	bl	800793c <uxListRemove>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d115      	bne.n	8009596 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800956e:	491f      	ldr	r1, [pc, #124]	; (80095ec <xTaskPriorityDisinherit+0x100>)
 8009570:	4613      	mov	r3, r2
 8009572:	009b      	lsls	r3, r3, #2
 8009574:	4413      	add	r3, r2
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	440b      	add	r3, r1
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10a      	bne.n	8009596 <xTaskPriorityDisinherit+0xaa>
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009584:	2201      	movs	r2, #1
 8009586:	fa02 f303 	lsl.w	r3, r2, r3
 800958a:	43da      	mvns	r2, r3
 800958c:	4b18      	ldr	r3, [pc, #96]	; (80095f0 <xTaskPriorityDisinherit+0x104>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4013      	ands	r3, r2
 8009592:	4a17      	ldr	r2, [pc, #92]	; (80095f0 <xTaskPriorityDisinherit+0x104>)
 8009594:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095a2:	f1c3 0207 	rsb	r2, r3, #7
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ae:	2201      	movs	r2, #1
 80095b0:	409a      	lsls	r2, r3
 80095b2:	4b0f      	ldr	r3, [pc, #60]	; (80095f0 <xTaskPriorityDisinherit+0x104>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	4a0d      	ldr	r2, [pc, #52]	; (80095f0 <xTaskPriorityDisinherit+0x104>)
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4a08      	ldr	r2, [pc, #32]	; (80095ec <xTaskPriorityDisinherit+0x100>)
 80095ca:	441a      	add	r2, r3
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	3304      	adds	r3, #4
 80095d0:	4619      	mov	r1, r3
 80095d2:	4610      	mov	r0, r2
 80095d4:	f7fe f955 	bl	8007882 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80095d8:	2301      	movs	r3, #1
 80095da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095dc:	697b      	ldr	r3, [r7, #20]
	}
 80095de:	4618      	mov	r0, r3
 80095e0:	3718      	adds	r7, #24
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	20000450 	.word	0x20000450
 80095ec:	20000454 	.word	0x20000454
 80095f0:	20000558 	.word	0x20000558

080095f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b088      	sub	sp, #32
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009602:	2301      	movs	r3, #1
 8009604:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2b00      	cmp	r3, #0
 800960a:	f000 8081 	beq.w	8009710 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009612:	2b00      	cmp	r3, #0
 8009614:	d109      	bne.n	800962a <vTaskPriorityDisinheritAfterTimeout+0x36>
 8009616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961a:	f383 8811 	msr	BASEPRI, r3
 800961e:	f3bf 8f6f 	isb	sy
 8009622:	f3bf 8f4f 	dsb	sy
 8009626:	60fb      	str	r3, [r7, #12]
 8009628:	e7fe      	b.n	8009628 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800962e:	683a      	ldr	r2, [r7, #0]
 8009630:	429a      	cmp	r2, r3
 8009632:	d902      	bls.n	800963a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	61fb      	str	r3, [r7, #28]
 8009638:	e002      	b.n	8009640 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800963e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009644:	69fa      	ldr	r2, [r7, #28]
 8009646:	429a      	cmp	r2, r3
 8009648:	d062      	beq.n	8009710 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	429a      	cmp	r2, r3
 8009652:	d15d      	bne.n	8009710 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009654:	4b30      	ldr	r3, [pc, #192]	; (8009718 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	69ba      	ldr	r2, [r7, #24]
 800965a:	429a      	cmp	r2, r3
 800965c:	d109      	bne.n	8009672 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800965e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	60bb      	str	r3, [r7, #8]
 8009670:	e7fe      	b.n	8009670 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009672:	69bb      	ldr	r3, [r7, #24]
 8009674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009676:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	69fa      	ldr	r2, [r7, #28]
 800967c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	2b00      	cmp	r3, #0
 8009684:	db04      	blt.n	8009690 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009686:	69fb      	ldr	r3, [r7, #28]
 8009688:	f1c3 0207 	rsb	r2, r3, #7
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	6959      	ldr	r1, [r3, #20]
 8009694:	693a      	ldr	r2, [r7, #16]
 8009696:	4613      	mov	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4413      	add	r3, r2
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4a1f      	ldr	r2, [pc, #124]	; (800971c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80096a0:	4413      	add	r3, r2
 80096a2:	4299      	cmp	r1, r3
 80096a4:	d134      	bne.n	8009710 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096a6:	69bb      	ldr	r3, [r7, #24]
 80096a8:	3304      	adds	r3, #4
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe f946 	bl	800793c <uxListRemove>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d115      	bne.n	80096e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ba:	4918      	ldr	r1, [pc, #96]	; (800971c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80096bc:	4613      	mov	r3, r2
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	4413      	add	r3, r2
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	440b      	add	r3, r1
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10a      	bne.n	80096e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
 80096cc:	69bb      	ldr	r3, [r7, #24]
 80096ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d0:	2201      	movs	r2, #1
 80096d2:	fa02 f303 	lsl.w	r3, r2, r3
 80096d6:	43da      	mvns	r2, r3
 80096d8:	4b11      	ldr	r3, [pc, #68]	; (8009720 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4013      	ands	r3, r2
 80096de:	4a10      	ldr	r2, [pc, #64]	; (8009720 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80096e0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096e6:	2201      	movs	r2, #1
 80096e8:	409a      	lsls	r2, r3
 80096ea:	4b0d      	ldr	r3, [pc, #52]	; (8009720 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	4a0b      	ldr	r2, [pc, #44]	; (8009720 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 80096f2:	6013      	str	r3, [r2, #0]
 80096f4:	69bb      	ldr	r3, [r7, #24]
 80096f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f8:	4613      	mov	r3, r2
 80096fa:	009b      	lsls	r3, r3, #2
 80096fc:	4413      	add	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4a06      	ldr	r2, [pc, #24]	; (800971c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8009702:	441a      	add	r2, r3
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	3304      	adds	r3, #4
 8009708:	4619      	mov	r1, r3
 800970a:	4610      	mov	r0, r2
 800970c:	f7fe f8b9 	bl	8007882 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009710:	bf00      	nop
 8009712:	3720      	adds	r7, #32
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	20000450 	.word	0x20000450
 800971c:	20000454 	.word	0x20000454
 8009720:	20000558 	.word	0x20000558

08009724 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009724:	b480      	push	{r7}
 8009726:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009728:	4b07      	ldr	r3, [pc, #28]	; (8009748 <pvTaskIncrementMutexHeldCount+0x24>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d004      	beq.n	800973a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009730:	4b05      	ldr	r3, [pc, #20]	; (8009748 <pvTaskIncrementMutexHeldCount+0x24>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009736:	3201      	adds	r2, #1
 8009738:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800973a:	4b03      	ldr	r3, [pc, #12]	; (8009748 <pvTaskIncrementMutexHeldCount+0x24>)
 800973c:	681b      	ldr	r3, [r3, #0]
	}
 800973e:	4618      	mov	r0, r3
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr
 8009748:	20000450 	.word	0x20000450

0800974c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8009756:	f000 fa59 	bl	8009c0c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800975a:	4b1e      	ldr	r3, [pc, #120]	; (80097d4 <ulTaskNotifyTake+0x88>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009760:	2b00      	cmp	r3, #0
 8009762:	d113      	bne.n	800978c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009764:	4b1b      	ldr	r3, [pc, #108]	; (80097d4 <ulTaskNotifyTake+0x88>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	2201      	movs	r2, #1
 800976a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00b      	beq.n	800978c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009774:	2101      	movs	r1, #1
 8009776:	6838      	ldr	r0, [r7, #0]
 8009778:	f000 f8be 	bl	80098f8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800977c:	4b16      	ldr	r3, [pc, #88]	; (80097d8 <ulTaskNotifyTake+0x8c>)
 800977e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	f3bf 8f4f 	dsb	sy
 8009788:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800978c:	f000 fa6c 	bl	8009c68 <vPortExitCritical>

		taskENTER_CRITICAL();
 8009790:	f000 fa3c 	bl	8009c0c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8009794:	4b0f      	ldr	r3, [pc, #60]	; (80097d4 <ulTaskNotifyTake+0x88>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800979a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00c      	beq.n	80097bc <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d004      	beq.n	80097b2 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80097a8:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <ulTaskNotifyTake+0x88>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2200      	movs	r2, #0
 80097ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80097b0:	e004      	b.n	80097bc <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80097b2:	4b08      	ldr	r3, [pc, #32]	; (80097d4 <ulTaskNotifyTake+0x88>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	3a01      	subs	r2, #1
 80097ba:	64da      	str	r2, [r3, #76]	; 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80097bc:	4b05      	ldr	r3, [pc, #20]	; (80097d4 <ulTaskNotifyTake+0x88>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 80097c6:	f000 fa4f 	bl	8009c68 <vPortExitCritical>

		return ulReturn;
 80097ca:	68fb      	ldr	r3, [r7, #12]
	}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3710      	adds	r7, #16
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}
 80097d4:	20000450 	.word	0x20000450
 80097d8:	e000ed04 	.word	0xe000ed04

080097dc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b08a      	sub	sp, #40	; 0x28
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d109      	bne.n	8009800 <vTaskNotifyGiveFromISR+0x24>
 80097ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f0:	f383 8811 	msr	BASEPRI, r3
 80097f4:	f3bf 8f6f 	isb	sy
 80097f8:	f3bf 8f4f 	dsb	sy
 80097fc:	61bb      	str	r3, [r7, #24]
 80097fe:	e7fe      	b.n	80097fe <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009800:	f000 fae0 	bl	8009dc4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 8009808:	f3ef 8211 	mrs	r2, BASEPRI
 800980c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009810:	f383 8811 	msr	BASEPRI, r3
 8009814:	f3bf 8f6f 	isb	sy
 8009818:	f3bf 8f4f 	dsb	sy
 800981c:	617a      	str	r2, [r7, #20]
 800981e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009820:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009822:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009826:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800982a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800982c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800982e:	2202      	movs	r2, #2
 8009830:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8009834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009838:	1c5a      	adds	r2, r3, #1
 800983a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983c:	64da      	str	r2, [r3, #76]	; 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800983e:	7ffb      	ldrb	r3, [r7, #31]
 8009840:	2b01      	cmp	r3, #1
 8009842:	d144      	bne.n	80098ce <vTaskNotifyGiveFromISR+0xf2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009848:	2b00      	cmp	r3, #0
 800984a:	d009      	beq.n	8009860 <vTaskNotifyGiveFromISR+0x84>
	__asm volatile
 800984c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009850:	f383 8811 	msr	BASEPRI, r3
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	60fb      	str	r3, [r7, #12]
 800985e:	e7fe      	b.n	800985e <vTaskNotifyGiveFromISR+0x82>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009860:	4b1f      	ldr	r3, [pc, #124]	; (80098e0 <vTaskNotifyGiveFromISR+0x104>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d11c      	bne.n	80098a2 <vTaskNotifyGiveFromISR+0xc6>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986a:	3304      	adds	r3, #4
 800986c:	4618      	mov	r0, r3
 800986e:	f7fe f865 	bl	800793c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009876:	2201      	movs	r2, #1
 8009878:	409a      	lsls	r2, r3
 800987a:	4b1a      	ldr	r3, [pc, #104]	; (80098e4 <vTaskNotifyGiveFromISR+0x108>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4313      	orrs	r3, r2
 8009880:	4a18      	ldr	r2, [pc, #96]	; (80098e4 <vTaskNotifyGiveFromISR+0x108>)
 8009882:	6013      	str	r3, [r2, #0]
 8009884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009888:	4613      	mov	r3, r2
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	4a15      	ldr	r2, [pc, #84]	; (80098e8 <vTaskNotifyGiveFromISR+0x10c>)
 8009892:	441a      	add	r2, r3
 8009894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009896:	3304      	adds	r3, #4
 8009898:	4619      	mov	r1, r3
 800989a:	4610      	mov	r0, r2
 800989c:	f7fd fff1 	bl	8007882 <vListInsertEnd>
 80098a0:	e005      	b.n	80098ae <vTaskNotifyGiveFromISR+0xd2>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80098a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a4:	3318      	adds	r3, #24
 80098a6:	4619      	mov	r1, r3
 80098a8:	4810      	ldr	r0, [pc, #64]	; (80098ec <vTaskNotifyGiveFromISR+0x110>)
 80098aa:	f7fd ffea 	bl	8007882 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80098ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098b2:	4b0f      	ldr	r3, [pc, #60]	; (80098f0 <vTaskNotifyGiveFromISR+0x114>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d908      	bls.n	80098ce <vTaskNotifyGiveFromISR+0xf2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d002      	beq.n	80098c8 <vTaskNotifyGiveFromISR+0xec>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	2201      	movs	r2, #1
 80098c6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80098c8:	4b0a      	ldr	r3, [pc, #40]	; (80098f4 <vTaskNotifyGiveFromISR+0x118>)
 80098ca:	2201      	movs	r2, #1
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	6a3b      	ldr	r3, [r7, #32]
 80098d0:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80098d8:	bf00      	nop
 80098da:	3728      	adds	r7, #40	; 0x28
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}
 80098e0:	20000578 	.word	0x20000578
 80098e4:	20000558 	.word	0x20000558
 80098e8:	20000454 	.word	0x20000454
 80098ec:	20000510 	.word	0x20000510
 80098f0:	20000450 	.word	0x20000450
 80098f4:	20000564 	.word	0x20000564

080098f8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009902:	4b29      	ldr	r3, [pc, #164]	; (80099a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009908:	4b28      	ldr	r3, [pc, #160]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	3304      	adds	r3, #4
 800990e:	4618      	mov	r0, r3
 8009910:	f7fe f814 	bl	800793c <uxListRemove>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d10b      	bne.n	8009932 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800991a:	4b24      	ldr	r3, [pc, #144]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009920:	2201      	movs	r2, #1
 8009922:	fa02 f303 	lsl.w	r3, r2, r3
 8009926:	43da      	mvns	r2, r3
 8009928:	4b21      	ldr	r3, [pc, #132]	; (80099b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4013      	ands	r3, r2
 800992e:	4a20      	ldr	r2, [pc, #128]	; (80099b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009930:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009938:	d10a      	bne.n	8009950 <prvAddCurrentTaskToDelayedList+0x58>
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d007      	beq.n	8009950 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009940:	4b1a      	ldr	r3, [pc, #104]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	3304      	adds	r3, #4
 8009946:	4619      	mov	r1, r3
 8009948:	481a      	ldr	r0, [pc, #104]	; (80099b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800994a:	f7fd ff9a 	bl	8007882 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800994e:	e026      	b.n	800999e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4413      	add	r3, r2
 8009956:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009958:	4b14      	ldr	r3, [pc, #80]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	68ba      	ldr	r2, [r7, #8]
 800995e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009960:	68ba      	ldr	r2, [r7, #8]
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	429a      	cmp	r2, r3
 8009966:	d209      	bcs.n	800997c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009968:	4b13      	ldr	r3, [pc, #76]	; (80099b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	4b0f      	ldr	r3, [pc, #60]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	3304      	adds	r3, #4
 8009972:	4619      	mov	r1, r3
 8009974:	4610      	mov	r0, r2
 8009976:	f7fd ffa8 	bl	80078ca <vListInsert>
}
 800997a:	e010      	b.n	800999e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800997c:	4b0f      	ldr	r3, [pc, #60]	; (80099bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	4b0a      	ldr	r3, [pc, #40]	; (80099ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	3304      	adds	r3, #4
 8009986:	4619      	mov	r1, r3
 8009988:	4610      	mov	r0, r2
 800998a:	f7fd ff9e 	bl	80078ca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800998e:	4b0c      	ldr	r3, [pc, #48]	; (80099c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	68ba      	ldr	r2, [r7, #8]
 8009994:	429a      	cmp	r2, r3
 8009996:	d202      	bcs.n	800999e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009998:	4a09      	ldr	r2, [pc, #36]	; (80099c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	6013      	str	r3, [r2, #0]
}
 800999e:	bf00      	nop
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	20000554 	.word	0x20000554
 80099ac:	20000450 	.word	0x20000450
 80099b0:	20000558 	.word	0x20000558
 80099b4:	2000053c 	.word	0x2000053c
 80099b8:	2000050c 	.word	0x2000050c
 80099bc:	20000508 	.word	0x20000508
 80099c0:	20000570 	.word	0x20000570

080099c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80099c4:	b480      	push	{r7}
 80099c6:	b085      	sub	sp, #20
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	60f8      	str	r0, [r7, #12]
 80099cc:	60b9      	str	r1, [r7, #8]
 80099ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	3b04      	subs	r3, #4
 80099d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80099dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3b04      	subs	r3, #4
 80099e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	f023 0201 	bic.w	r2, r3, #1
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	3b04      	subs	r3, #4
 80099f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099f4:	4a0c      	ldr	r2, [pc, #48]	; (8009a28 <pxPortInitialiseStack+0x64>)
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	3b14      	subs	r3, #20
 80099fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	3b04      	subs	r3, #4
 8009a0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f06f 0202 	mvn.w	r2, #2
 8009a12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	3b20      	subs	r3, #32
 8009a18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3714      	adds	r7, #20
 8009a20:	46bd      	mov	sp, r7
 8009a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a26:	4770      	bx	lr
 8009a28:	08009a2d 	.word	0x08009a2d

08009a2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a32:	2300      	movs	r3, #0
 8009a34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a36:	4b11      	ldr	r3, [pc, #68]	; (8009a7c <prvTaskExitError+0x50>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a3e:	d009      	beq.n	8009a54 <prvTaskExitError+0x28>
	__asm volatile
 8009a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a44:	f383 8811 	msr	BASEPRI, r3
 8009a48:	f3bf 8f6f 	isb	sy
 8009a4c:	f3bf 8f4f 	dsb	sy
 8009a50:	60fb      	str	r3, [r7, #12]
 8009a52:	e7fe      	b.n	8009a52 <prvTaskExitError+0x26>
 8009a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a58:	f383 8811 	msr	BASEPRI, r3
 8009a5c:	f3bf 8f6f 	isb	sy
 8009a60:	f3bf 8f4f 	dsb	sy
 8009a64:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a66:	bf00      	nop
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d0fc      	beq.n	8009a68 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a6e:	bf00      	nop
 8009a70:	3714      	adds	r7, #20
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop
 8009a7c:	20000014 	.word	0x20000014

08009a80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a80:	4b07      	ldr	r3, [pc, #28]	; (8009aa0 <pxCurrentTCBConst2>)
 8009a82:	6819      	ldr	r1, [r3, #0]
 8009a84:	6808      	ldr	r0, [r1, #0]
 8009a86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8a:	f380 8809 	msr	PSP, r0
 8009a8e:	f3bf 8f6f 	isb	sy
 8009a92:	f04f 0000 	mov.w	r0, #0
 8009a96:	f380 8811 	msr	BASEPRI, r0
 8009a9a:	4770      	bx	lr
 8009a9c:	f3af 8000 	nop.w

08009aa0 <pxCurrentTCBConst2>:
 8009aa0:	20000450 	.word	0x20000450
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009aa4:	bf00      	nop
 8009aa6:	bf00      	nop

08009aa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009aa8:	4808      	ldr	r0, [pc, #32]	; (8009acc <prvPortStartFirstTask+0x24>)
 8009aaa:	6800      	ldr	r0, [r0, #0]
 8009aac:	6800      	ldr	r0, [r0, #0]
 8009aae:	f380 8808 	msr	MSP, r0
 8009ab2:	f04f 0000 	mov.w	r0, #0
 8009ab6:	f380 8814 	msr	CONTROL, r0
 8009aba:	b662      	cpsie	i
 8009abc:	b661      	cpsie	f
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	df00      	svc	0
 8009ac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009aca:	bf00      	nop
 8009acc:	e000ed08 	.word	0xe000ed08

08009ad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b086      	sub	sp, #24
 8009ad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ad6:	4b44      	ldr	r3, [pc, #272]	; (8009be8 <xPortStartScheduler+0x118>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a44      	ldr	r2, [pc, #272]	; (8009bec <xPortStartScheduler+0x11c>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d109      	bne.n	8009af4 <xPortStartScheduler+0x24>
 8009ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae4:	f383 8811 	msr	BASEPRI, r3
 8009ae8:	f3bf 8f6f 	isb	sy
 8009aec:	f3bf 8f4f 	dsb	sy
 8009af0:	613b      	str	r3, [r7, #16]
 8009af2:	e7fe      	b.n	8009af2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009af4:	4b3c      	ldr	r3, [pc, #240]	; (8009be8 <xPortStartScheduler+0x118>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a3d      	ldr	r2, [pc, #244]	; (8009bf0 <xPortStartScheduler+0x120>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d109      	bne.n	8009b12 <xPortStartScheduler+0x42>
 8009afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b02:	f383 8811 	msr	BASEPRI, r3
 8009b06:	f3bf 8f6f 	isb	sy
 8009b0a:	f3bf 8f4f 	dsb	sy
 8009b0e:	60fb      	str	r3, [r7, #12]
 8009b10:	e7fe      	b.n	8009b10 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b12:	4b38      	ldr	r3, [pc, #224]	; (8009bf4 <xPortStartScheduler+0x124>)
 8009b14:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	22ff      	movs	r2, #255	; 0xff
 8009b22:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	781b      	ldrb	r3, [r3, #0]
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b2c:	78fb      	ldrb	r3, [r7, #3]
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009b34:	b2da      	uxtb	r2, r3
 8009b36:	4b30      	ldr	r3, [pc, #192]	; (8009bf8 <xPortStartScheduler+0x128>)
 8009b38:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b3a:	4b30      	ldr	r3, [pc, #192]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b3c:	2207      	movs	r2, #7
 8009b3e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b40:	e009      	b.n	8009b56 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8009b42:	4b2e      	ldr	r3, [pc, #184]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	3b01      	subs	r3, #1
 8009b48:	4a2c      	ldr	r2, [pc, #176]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b4c:	78fb      	ldrb	r3, [r7, #3]
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	005b      	lsls	r3, r3, #1
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b56:	78fb      	ldrb	r3, [r7, #3]
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b5e:	2b80      	cmp	r3, #128	; 0x80
 8009b60:	d0ef      	beq.n	8009b42 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b62:	4b26      	ldr	r3, [pc, #152]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f1c3 0307 	rsb	r3, r3, #7
 8009b6a:	2b04      	cmp	r3, #4
 8009b6c:	d009      	beq.n	8009b82 <xPortStartScheduler+0xb2>
 8009b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	60bb      	str	r3, [r7, #8]
 8009b80:	e7fe      	b.n	8009b80 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b82:	4b1e      	ldr	r3, [pc, #120]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	021b      	lsls	r3, r3, #8
 8009b88:	4a1c      	ldr	r2, [pc, #112]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b8a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009b8c:	4b1b      	ldr	r3, [pc, #108]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009b94:	4a19      	ldr	r2, [pc, #100]	; (8009bfc <xPortStartScheduler+0x12c>)
 8009b96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	b2da      	uxtb	r2, r3
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009ba0:	4b17      	ldr	r3, [pc, #92]	; (8009c00 <xPortStartScheduler+0x130>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	4a16      	ldr	r2, [pc, #88]	; (8009c00 <xPortStartScheduler+0x130>)
 8009ba6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009baa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009bac:	4b14      	ldr	r3, [pc, #80]	; (8009c00 <xPortStartScheduler+0x130>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a13      	ldr	r2, [pc, #76]	; (8009c00 <xPortStartScheduler+0x130>)
 8009bb2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009bb6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009bb8:	f000 f8d6 	bl	8009d68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009bbc:	4b11      	ldr	r3, [pc, #68]	; (8009c04 <xPortStartScheduler+0x134>)
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bc2:	f000 f8f5 	bl	8009db0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009bc6:	4b10      	ldr	r3, [pc, #64]	; (8009c08 <xPortStartScheduler+0x138>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a0f      	ldr	r2, [pc, #60]	; (8009c08 <xPortStartScheduler+0x138>)
 8009bcc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009bd0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bd2:	f7ff ff69 	bl	8009aa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009bd6:	f7ff f9a7 	bl	8008f28 <vTaskSwitchContext>
	prvTaskExitError();
 8009bda:	f7ff ff27 	bl	8009a2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3718      	adds	r7, #24
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	e000ed00 	.word	0xe000ed00
 8009bec:	410fc271 	.word	0x410fc271
 8009bf0:	410fc270 	.word	0x410fc270
 8009bf4:	e000e400 	.word	0xe000e400
 8009bf8:	2000057c 	.word	0x2000057c
 8009bfc:	20000580 	.word	0x20000580
 8009c00:	e000ed20 	.word	0xe000ed20
 8009c04:	20000014 	.word	0x20000014
 8009c08:	e000ef34 	.word	0xe000ef34

08009c0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c16:	f383 8811 	msr	BASEPRI, r3
 8009c1a:	f3bf 8f6f 	isb	sy
 8009c1e:	f3bf 8f4f 	dsb	sy
 8009c22:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c24:	4b0e      	ldr	r3, [pc, #56]	; (8009c60 <vPortEnterCritical+0x54>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	4a0d      	ldr	r2, [pc, #52]	; (8009c60 <vPortEnterCritical+0x54>)
 8009c2c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c2e:	4b0c      	ldr	r3, [pc, #48]	; (8009c60 <vPortEnterCritical+0x54>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d10e      	bne.n	8009c54 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c36:	4b0b      	ldr	r3, [pc, #44]	; (8009c64 <vPortEnterCritical+0x58>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	b2db      	uxtb	r3, r3
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d009      	beq.n	8009c54 <vPortEnterCritical+0x48>
 8009c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	603b      	str	r3, [r7, #0]
 8009c52:	e7fe      	b.n	8009c52 <vPortEnterCritical+0x46>
	}
}
 8009c54:	bf00      	nop
 8009c56:	370c      	adds	r7, #12
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	20000014 	.word	0x20000014
 8009c64:	e000ed04 	.word	0xe000ed04

08009c68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b083      	sub	sp, #12
 8009c6c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c6e:	4b11      	ldr	r3, [pc, #68]	; (8009cb4 <vPortExitCritical+0x4c>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d109      	bne.n	8009c8a <vPortExitCritical+0x22>
 8009c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c7a:	f383 8811 	msr	BASEPRI, r3
 8009c7e:	f3bf 8f6f 	isb	sy
 8009c82:	f3bf 8f4f 	dsb	sy
 8009c86:	607b      	str	r3, [r7, #4]
 8009c88:	e7fe      	b.n	8009c88 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009c8a:	4b0a      	ldr	r3, [pc, #40]	; (8009cb4 <vPortExitCritical+0x4c>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	3b01      	subs	r3, #1
 8009c90:	4a08      	ldr	r2, [pc, #32]	; (8009cb4 <vPortExitCritical+0x4c>)
 8009c92:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009c94:	4b07      	ldr	r3, [pc, #28]	; (8009cb4 <vPortExitCritical+0x4c>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d104      	bne.n	8009ca6 <vPortExitCritical+0x3e>
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ca6:	bf00      	nop
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	20000014 	.word	0x20000014
	...

08009cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009cc0:	f3ef 8009 	mrs	r0, PSP
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	4b15      	ldr	r3, [pc, #84]	; (8009d20 <pxCurrentTCBConst>)
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	f01e 0f10 	tst.w	lr, #16
 8009cd0:	bf08      	it	eq
 8009cd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cda:	6010      	str	r0, [r2, #0]
 8009cdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009ce0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009ce4:	f380 8811 	msr	BASEPRI, r0
 8009ce8:	f3bf 8f4f 	dsb	sy
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f7ff f91a 	bl	8008f28 <vTaskSwitchContext>
 8009cf4:	f04f 0000 	mov.w	r0, #0
 8009cf8:	f380 8811 	msr	BASEPRI, r0
 8009cfc:	bc09      	pop	{r0, r3}
 8009cfe:	6819      	ldr	r1, [r3, #0]
 8009d00:	6808      	ldr	r0, [r1, #0]
 8009d02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d06:	f01e 0f10 	tst.w	lr, #16
 8009d0a:	bf08      	it	eq
 8009d0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d10:	f380 8809 	msr	PSP, r0
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	f3af 8000 	nop.w

08009d20 <pxCurrentTCBConst>:
 8009d20:	20000450 	.word	0x20000450
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop

08009d28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d32:	f383 8811 	msr	BASEPRI, r3
 8009d36:	f3bf 8f6f 	isb	sy
 8009d3a:	f3bf 8f4f 	dsb	sy
 8009d3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d40:	f7ff f83a 	bl	8008db8 <xTaskIncrementTick>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d003      	beq.n	8009d52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d4a:	4b06      	ldr	r3, [pc, #24]	; (8009d64 <SysTick_Handler+0x3c>)
 8009d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	2300      	movs	r3, #0
 8009d54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d5c:	bf00      	nop
 8009d5e:	3708      	adds	r7, #8
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}
 8009d64:	e000ed04 	.word	0xe000ed04

08009d68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d68:	b480      	push	{r7}
 8009d6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d6c:	4b0b      	ldr	r3, [pc, #44]	; (8009d9c <vPortSetupTimerInterrupt+0x34>)
 8009d6e:	2200      	movs	r2, #0
 8009d70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d72:	4b0b      	ldr	r3, [pc, #44]	; (8009da0 <vPortSetupTimerInterrupt+0x38>)
 8009d74:	2200      	movs	r2, #0
 8009d76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d78:	4b0a      	ldr	r3, [pc, #40]	; (8009da4 <vPortSetupTimerInterrupt+0x3c>)
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a0a      	ldr	r2, [pc, #40]	; (8009da8 <vPortSetupTimerInterrupt+0x40>)
 8009d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8009d82:	099b      	lsrs	r3, r3, #6
 8009d84:	4a09      	ldr	r2, [pc, #36]	; (8009dac <vPortSetupTimerInterrupt+0x44>)
 8009d86:	3b01      	subs	r3, #1
 8009d88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009d8a:	4b04      	ldr	r3, [pc, #16]	; (8009d9c <vPortSetupTimerInterrupt+0x34>)
 8009d8c:	2207      	movs	r2, #7
 8009d8e:	601a      	str	r2, [r3, #0]
}
 8009d90:	bf00      	nop
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr
 8009d9a:	bf00      	nop
 8009d9c:	e000e010 	.word	0xe000e010
 8009da0:	e000e018 	.word	0xe000e018
 8009da4:	20000008 	.word	0x20000008
 8009da8:	10624dd3 	.word	0x10624dd3
 8009dac:	e000e014 	.word	0xe000e014

08009db0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009db0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009dc0 <vPortEnableVFP+0x10>
 8009db4:	6801      	ldr	r1, [r0, #0]
 8009db6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009dba:	6001      	str	r1, [r0, #0]
 8009dbc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009dbe:	bf00      	nop
 8009dc0:	e000ed88 	.word	0xe000ed88

08009dc4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009dca:	f3ef 8305 	mrs	r3, IPSR
 8009dce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2b0f      	cmp	r3, #15
 8009dd4:	d913      	bls.n	8009dfe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dd6:	4a16      	ldr	r2, [pc, #88]	; (8009e30 <vPortValidateInterruptPriority+0x6c>)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	4413      	add	r3, r2
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009de0:	4b14      	ldr	r3, [pc, #80]	; (8009e34 <vPortValidateInterruptPriority+0x70>)
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	7afa      	ldrb	r2, [r7, #11]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d209      	bcs.n	8009dfe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dee:	f383 8811 	msr	BASEPRI, r3
 8009df2:	f3bf 8f6f 	isb	sy
 8009df6:	f3bf 8f4f 	dsb	sy
 8009dfa:	607b      	str	r3, [r7, #4]
 8009dfc:	e7fe      	b.n	8009dfc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009dfe:	4b0e      	ldr	r3, [pc, #56]	; (8009e38 <vPortValidateInterruptPriority+0x74>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009e06:	4b0d      	ldr	r3, [pc, #52]	; (8009e3c <vPortValidateInterruptPriority+0x78>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d909      	bls.n	8009e22 <vPortValidateInterruptPriority+0x5e>
 8009e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	603b      	str	r3, [r7, #0]
 8009e20:	e7fe      	b.n	8009e20 <vPortValidateInterruptPriority+0x5c>
	}
 8009e22:	bf00      	nop
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	e000e3f0 	.word	0xe000e3f0
 8009e34:	2000057c 	.word	0x2000057c
 8009e38:	e000ed0c 	.word	0xe000ed0c
 8009e3c:	20000580 	.word	0x20000580

08009e40 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08a      	sub	sp, #40	; 0x28
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e4c:	f7fe fee8 	bl	8008c20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e50:	4b57      	ldr	r3, [pc, #348]	; (8009fb0 <pvPortMalloc+0x170>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e58:	f000 f90c 	bl	800a074 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e5c:	4b55      	ldr	r3, [pc, #340]	; (8009fb4 <pvPortMalloc+0x174>)
 8009e5e:	681a      	ldr	r2, [r3, #0]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	4013      	ands	r3, r2
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	f040 808c 	bne.w	8009f82 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d01c      	beq.n	8009eaa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009e70:	2208      	movs	r2, #8
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	4413      	add	r3, r2
 8009e76:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f003 0307 	and.w	r3, r3, #7
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d013      	beq.n	8009eaa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f023 0307 	bic.w	r3, r3, #7
 8009e88:	3308      	adds	r3, #8
 8009e8a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f003 0307 	and.w	r3, r3, #7
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d009      	beq.n	8009eaa <pvPortMalloc+0x6a>
 8009e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9a:	f383 8811 	msr	BASEPRI, r3
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	f3bf 8f4f 	dsb	sy
 8009ea6:	617b      	str	r3, [r7, #20]
 8009ea8:	e7fe      	b.n	8009ea8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d068      	beq.n	8009f82 <pvPortMalloc+0x142>
 8009eb0:	4b41      	ldr	r3, [pc, #260]	; (8009fb8 <pvPortMalloc+0x178>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d863      	bhi.n	8009f82 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009eba:	4b40      	ldr	r3, [pc, #256]	; (8009fbc <pvPortMalloc+0x17c>)
 8009ebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ebe:	4b3f      	ldr	r3, [pc, #252]	; (8009fbc <pvPortMalloc+0x17c>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ec4:	e004      	b.n	8009ed0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d903      	bls.n	8009ee2 <pvPortMalloc+0xa2>
 8009eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1f1      	bne.n	8009ec6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009ee2:	4b33      	ldr	r3, [pc, #204]	; (8009fb0 <pvPortMalloc+0x170>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d04a      	beq.n	8009f82 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2208      	movs	r2, #8
 8009ef2:	4413      	add	r3, r2
 8009ef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	6a3b      	ldr	r3, [r7, #32]
 8009efc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f00:	685a      	ldr	r2, [r3, #4]
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	1ad2      	subs	r2, r2, r3
 8009f06:	2308      	movs	r3, #8
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d91e      	bls.n	8009f4c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4413      	add	r3, r2
 8009f14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	f003 0307 	and.w	r3, r3, #7
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d009      	beq.n	8009f34 <pvPortMalloc+0xf4>
 8009f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f24:	f383 8811 	msr	BASEPRI, r3
 8009f28:	f3bf 8f6f 	isb	sy
 8009f2c:	f3bf 8f4f 	dsb	sy
 8009f30:	613b      	str	r3, [r7, #16]
 8009f32:	e7fe      	b.n	8009f32 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f36:	685a      	ldr	r2, [r3, #4]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	1ad2      	subs	r2, r2, r3
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f46:	69b8      	ldr	r0, [r7, #24]
 8009f48:	f000 f8f6 	bl	800a138 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f4c:	4b1a      	ldr	r3, [pc, #104]	; (8009fb8 <pvPortMalloc+0x178>)
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	4a18      	ldr	r2, [pc, #96]	; (8009fb8 <pvPortMalloc+0x178>)
 8009f58:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f5a:	4b17      	ldr	r3, [pc, #92]	; (8009fb8 <pvPortMalloc+0x178>)
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	4b18      	ldr	r3, [pc, #96]	; (8009fc0 <pvPortMalloc+0x180>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d203      	bcs.n	8009f6e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f66:	4b14      	ldr	r3, [pc, #80]	; (8009fb8 <pvPortMalloc+0x178>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	4a15      	ldr	r2, [pc, #84]	; (8009fc0 <pvPortMalloc+0x180>)
 8009f6c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f70:	685a      	ldr	r2, [r3, #4]
 8009f72:	4b10      	ldr	r3, [pc, #64]	; (8009fb4 <pvPortMalloc+0x174>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	431a      	orrs	r2, r3
 8009f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f7a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f7e:	2200      	movs	r2, #0
 8009f80:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009f82:	f7fe fe5b 	bl	8008c3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	f003 0307 	and.w	r3, r3, #7
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d009      	beq.n	8009fa4 <pvPortMalloc+0x164>
 8009f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f94:	f383 8811 	msr	BASEPRI, r3
 8009f98:	f3bf 8f6f 	isb	sy
 8009f9c:	f3bf 8f4f 	dsb	sy
 8009fa0:	60fb      	str	r3, [r7, #12]
 8009fa2:	e7fe      	b.n	8009fa2 <pvPortMalloc+0x162>
	return pvReturn;
 8009fa4:	69fb      	ldr	r3, [r7, #28]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3728      	adds	r7, #40	; 0x28
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	2000418c 	.word	0x2000418c
 8009fb4:	20004198 	.word	0x20004198
 8009fb8:	20004190 	.word	0x20004190
 8009fbc:	20004184 	.word	0x20004184
 8009fc0:	20004194 	.word	0x20004194

08009fc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d046      	beq.n	800a064 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009fd6:	2308      	movs	r3, #8
 8009fd8:	425b      	negs	r3, r3
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	4413      	add	r3, r2
 8009fde:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	685a      	ldr	r2, [r3, #4]
 8009fe8:	4b20      	ldr	r3, [pc, #128]	; (800a06c <vPortFree+0xa8>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4013      	ands	r3, r2
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d109      	bne.n	800a006 <vPortFree+0x42>
 8009ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff6:	f383 8811 	msr	BASEPRI, r3
 8009ffa:	f3bf 8f6f 	isb	sy
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	60fb      	str	r3, [r7, #12]
 800a004:	e7fe      	b.n	800a004 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d009      	beq.n	800a022 <vPortFree+0x5e>
 800a00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	60bb      	str	r3, [r7, #8]
 800a020:	e7fe      	b.n	800a020 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	685a      	ldr	r2, [r3, #4]
 800a026:	4b11      	ldr	r3, [pc, #68]	; (800a06c <vPortFree+0xa8>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4013      	ands	r3, r2
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d019      	beq.n	800a064 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d115      	bne.n	800a064 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	4b0b      	ldr	r3, [pc, #44]	; (800a06c <vPortFree+0xa8>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	43db      	mvns	r3, r3
 800a042:	401a      	ands	r2, r3
 800a044:	693b      	ldr	r3, [r7, #16]
 800a046:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a048:	f7fe fdea 	bl	8008c20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	685a      	ldr	r2, [r3, #4]
 800a050:	4b07      	ldr	r3, [pc, #28]	; (800a070 <vPortFree+0xac>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4413      	add	r3, r2
 800a056:	4a06      	ldr	r2, [pc, #24]	; (800a070 <vPortFree+0xac>)
 800a058:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a05a:	6938      	ldr	r0, [r7, #16]
 800a05c:	f000 f86c 	bl	800a138 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a060:	f7fe fdec 	bl	8008c3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a064:	bf00      	nop
 800a066:	3718      	adds	r7, #24
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	20004198 	.word	0x20004198
 800a070:	20004190 	.word	0x20004190

0800a074 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a074:	b480      	push	{r7}
 800a076:	b085      	sub	sp, #20
 800a078:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a07a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a07e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a080:	4b27      	ldr	r3, [pc, #156]	; (800a120 <prvHeapInit+0xac>)
 800a082:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f003 0307 	and.w	r3, r3, #7
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00c      	beq.n	800a0a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	3307      	adds	r3, #7
 800a092:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f023 0307 	bic.w	r3, r3, #7
 800a09a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	4a1f      	ldr	r2, [pc, #124]	; (800a120 <prvHeapInit+0xac>)
 800a0a4:	4413      	add	r3, r2
 800a0a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a0ac:	4a1d      	ldr	r2, [pc, #116]	; (800a124 <prvHeapInit+0xb0>)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a0b2:	4b1c      	ldr	r3, [pc, #112]	; (800a124 <prvHeapInit+0xb0>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68ba      	ldr	r2, [r7, #8]
 800a0bc:	4413      	add	r3, r2
 800a0be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a0c0:	2208      	movs	r2, #8
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	1a9b      	subs	r3, r3, r2
 800a0c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f023 0307 	bic.w	r3, r3, #7
 800a0ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	4a15      	ldr	r2, [pc, #84]	; (800a128 <prvHeapInit+0xb4>)
 800a0d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a0d6:	4b14      	ldr	r3, [pc, #80]	; (800a128 <prvHeapInit+0xb4>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a0de:	4b12      	ldr	r3, [pc, #72]	; (800a128 <prvHeapInit+0xb4>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	1ad2      	subs	r2, r2, r3
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a0f4:	4b0c      	ldr	r3, [pc, #48]	; (800a128 <prvHeapInit+0xb4>)
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	4a0a      	ldr	r2, [pc, #40]	; (800a12c <prvHeapInit+0xb8>)
 800a102:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	4a09      	ldr	r2, [pc, #36]	; (800a130 <prvHeapInit+0xbc>)
 800a10a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a10c:	4b09      	ldr	r3, [pc, #36]	; (800a134 <prvHeapInit+0xc0>)
 800a10e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a112:	601a      	str	r2, [r3, #0]
}
 800a114:	bf00      	nop
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr
 800a120:	20000584 	.word	0x20000584
 800a124:	20004184 	.word	0x20004184
 800a128:	2000418c 	.word	0x2000418c
 800a12c:	20004194 	.word	0x20004194
 800a130:	20004190 	.word	0x20004190
 800a134:	20004198 	.word	0x20004198

0800a138 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a138:	b480      	push	{r7}
 800a13a:	b085      	sub	sp, #20
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a140:	4b28      	ldr	r3, [pc, #160]	; (800a1e4 <prvInsertBlockIntoFreeList+0xac>)
 800a142:	60fb      	str	r3, [r7, #12]
 800a144:	e002      	b.n	800a14c <prvInsertBlockIntoFreeList+0x14>
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	60fb      	str	r3, [r7, #12]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	687a      	ldr	r2, [r7, #4]
 800a152:	429a      	cmp	r2, r3
 800a154:	d8f7      	bhi.n	800a146 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	4413      	add	r3, r2
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	429a      	cmp	r2, r3
 800a166:	d108      	bne.n	800a17a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	441a      	add	r2, r3
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	685b      	ldr	r3, [r3, #4]
 800a182:	68ba      	ldr	r2, [r7, #8]
 800a184:	441a      	add	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d118      	bne.n	800a1c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	4b15      	ldr	r3, [pc, #84]	; (800a1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d00d      	beq.n	800a1b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	685a      	ldr	r2, [r3, #4]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	441a      	add	r2, r3
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	681a      	ldr	r2, [r3, #0]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	601a      	str	r2, [r3, #0]
 800a1b4:	e008      	b.n	800a1c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a1b6:	4b0c      	ldr	r3, [pc, #48]	; (800a1e8 <prvInsertBlockIntoFreeList+0xb0>)
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	e003      	b.n	800a1c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d002      	beq.n	800a1d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1d6:	bf00      	nop
 800a1d8:	3714      	adds	r7, #20
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e0:	4770      	bx	lr
 800a1e2:	bf00      	nop
 800a1e4:	20004184 	.word	0x20004184
 800a1e8:	2000418c 	.word	0x2000418c

0800a1ec <__libc_init_array>:
 800a1ec:	b570      	push	{r4, r5, r6, lr}
 800a1ee:	4e0d      	ldr	r6, [pc, #52]	; (800a224 <__libc_init_array+0x38>)
 800a1f0:	4c0d      	ldr	r4, [pc, #52]	; (800a228 <__libc_init_array+0x3c>)
 800a1f2:	1ba4      	subs	r4, r4, r6
 800a1f4:	10a4      	asrs	r4, r4, #2
 800a1f6:	2500      	movs	r5, #0
 800a1f8:	42a5      	cmp	r5, r4
 800a1fa:	d109      	bne.n	800a210 <__libc_init_array+0x24>
 800a1fc:	4e0b      	ldr	r6, [pc, #44]	; (800a22c <__libc_init_array+0x40>)
 800a1fe:	4c0c      	ldr	r4, [pc, #48]	; (800a230 <__libc_init_array+0x44>)
 800a200:	f000 f82c 	bl	800a25c <_init>
 800a204:	1ba4      	subs	r4, r4, r6
 800a206:	10a4      	asrs	r4, r4, #2
 800a208:	2500      	movs	r5, #0
 800a20a:	42a5      	cmp	r5, r4
 800a20c:	d105      	bne.n	800a21a <__libc_init_array+0x2e>
 800a20e:	bd70      	pop	{r4, r5, r6, pc}
 800a210:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a214:	4798      	blx	r3
 800a216:	3501      	adds	r5, #1
 800a218:	e7ee      	b.n	800a1f8 <__libc_init_array+0xc>
 800a21a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a21e:	4798      	blx	r3
 800a220:	3501      	adds	r5, #1
 800a222:	e7f2      	b.n	800a20a <__libc_init_array+0x1e>
 800a224:	0800a430 	.word	0x0800a430
 800a228:	0800a430 	.word	0x0800a430
 800a22c:	0800a430 	.word	0x0800a430
 800a230:	0800a434 	.word	0x0800a434

0800a234 <memcpy>:
 800a234:	b510      	push	{r4, lr}
 800a236:	1e43      	subs	r3, r0, #1
 800a238:	440a      	add	r2, r1
 800a23a:	4291      	cmp	r1, r2
 800a23c:	d100      	bne.n	800a240 <memcpy+0xc>
 800a23e:	bd10      	pop	{r4, pc}
 800a240:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a244:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a248:	e7f7      	b.n	800a23a <memcpy+0x6>

0800a24a <memset>:
 800a24a:	4402      	add	r2, r0
 800a24c:	4603      	mov	r3, r0
 800a24e:	4293      	cmp	r3, r2
 800a250:	d100      	bne.n	800a254 <memset+0xa>
 800a252:	4770      	bx	lr
 800a254:	f803 1b01 	strb.w	r1, [r3], #1
 800a258:	e7f9      	b.n	800a24e <memset+0x4>
	...

0800a25c <_init>:
 800a25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a25e:	bf00      	nop
 800a260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a262:	bc08      	pop	{r3}
 800a264:	469e      	mov	lr, r3
 800a266:	4770      	bx	lr

0800a268 <_fini>:
 800a268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a26a:	bf00      	nop
 800a26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a26e:	bc08      	pop	{r3}
 800a270:	469e      	mov	lr, r3
 800a272:	4770      	bx	lr
