+====================================+====================================+=========================================================================+
| Launch Setup Clock                 | Launch Hold Clock                  | Pin                                                                     |
+====================================+====================================+=========================================================================+
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/sys_Nege_pre_vs_reg/D                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/DMA_Loop_PsRd_0/inst/Post_Start_reg/D                        |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[0]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[1]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[5]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[2]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[3]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[4]/R                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/DMA_Loop_top_0/inst/Post_Start_reg/D                         |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_brust_now_reg/D                     |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_wvalid_reg/D                       |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[3]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[1]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[11]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[11]/D                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[10]/D                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_sel_bit_reg[0]/D                     |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[0]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[5]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[0]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[1]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[10]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[7]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_sel_bit_reg[2]/D                     |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[6]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[4]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[8]/D                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[17]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[26]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[27]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[1]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[2]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[16]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[3]/R                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[6]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[9]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/DMA_Loop_AcpWr_0/inst/r1_pre_vs_reg/D                        |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[4]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[5]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_sel_bit_reg[3]/D                     |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[8]/D                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[20]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[21]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[22]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[23]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[12]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[13]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[14]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[15]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[6]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_burst_cnt_reg[7]/R                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/DMA_Loop_PsRd_0/inst/Force_rd_de_reg/D                       |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/DMA_Loop_AcpWr_0/inst/Data_sync_ext_Inst0/pulse_a_r_reg[0]/D |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[9]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_Width_reg[2]/D                   |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[3]/D                    |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_sel_bit_reg[1]/D                     |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[2]/D                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[7]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[5]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[6]/R                  |
| clk_fpga_0                         | clk_fpga_0                         | design_1_i/HDMI_Para_Cut_0/inst/r1_Cut_High_reg[7]/D                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_index_reg[0]/S                      |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_index_reg[1]/R                      |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[25]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[29]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[30]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[31]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[28]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[24]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awvalid_reg/D                      |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_bready_reg/D                       |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[6]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[7]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[8]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[9]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[2]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[5]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[14]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[1]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[16]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[17]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[15]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[18]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[8]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[10]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[11]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[9]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[19]/R                 |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/wr_base_addr_reg[4]/R                  |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[22]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[23]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[24]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[25]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[10]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[11]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[12]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[13]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[3]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[4]/R                    |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[27]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[28]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[29]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[26]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[18]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[19]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[20]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[21]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[30]/R                   |
| Clk_PixelBase_design_1_clk_wiz_0_0 | Clk_PixelBase_design_1_clk_wiz_0_0 | design_1_i/DMA_Loop_AcpWr_0/inst/axi_awaddr_reg[31]/R                   |
+------------------------------------+------------------------------------+-------------------------------------------------------------------------+
