

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Tue Jan 16 02:18:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_label1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 7 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.01>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stop_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stop"   --->   Operation 11 'read' 'stop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 12 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r"   --->   Operation 13 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp = alloca i64 1" [sort.c:20]   --->   Operation 17 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %start_read, i32 %m_read" [sort.c:23]   --->   Operation 18 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.lr.ph13, void %._crit_edge14" [sort.c:23]   --->   Operation 19 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 20 'load' 'global_time_1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %global_time_1_load" [sort.c:23]   --->   Operation 21 'sext' 'sext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i32 %m_read" [sort.c:23]   --->   Operation 22 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln23 = add i33 %sext_ln23_1, i33 1" [sort.c:23]   --->   Operation 23 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln23 = br void" [sort.c:23]   --->   Operation 24 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_3 = phi i32 %add_ln23_1, void %.split6, i32 %start_read, void %.lr.ph13" [sort.c:23]   --->   Operation 25 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv41 = phi i64 %add_ln13_3, void %.split6, i64 %sext_ln23, void %.lr.ph13" [../../common/hercules.c:13]   --->   Operation 26 'phi' 'indvars_iv41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i32 %i_3" [sort.c:23]   --->   Operation 27 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%icmp_ln23_1 = icmp_eq  i33 %sext_ln23_2, i33 %add_ln23" [sort.c:23]   --->   Operation 28 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %.split6, void %._crit_edge14.loopexit" [sort.c:23]   --->   Operation 29 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %i_3" [sort.c:24]   --->   Operation 30 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %trunc_ln24" [sort.c:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln24" [sort.c:24]   --->   Operation 32 'getelementptr' 'a_addr' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%a_load = load i11 %a_addr" [sort.c:24]   --->   Operation 33 'load' 'a_load' <Predicate = (!icmp_ln23_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i64 %indvars_iv41" [../../common/hercules.c:9]   --->   Operation 34 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %indvars_iv41" [../../common/hercules.c:12]   --->   Operation 35 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln13_3 = add i64 %indvars_iv41, i64 1" [../../common/hercules.c:13]   --->   Operation 36 'add' 'add_ln13_3' <Predicate = (!icmp_ln23_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%add_ln23_1 = add i32 %i_3, i32 1" [sort.c:23]   --->   Operation 37 'add' 'add_ln23_1' <Predicate = (!icmp_ln23_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %i_3" [sort.c:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort.c:21]   --->   Operation 39 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort.c:21]   --->   Operation 40 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%a_load = load i11 %a_addr" [sort.c:24]   --->   Operation 41 'load' 'a_load' <Predicate = (!icmp_ln23_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %zext_ln23" [sort.c:24]   --->   Operation 42 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln24 = store i32 %a_load, i11 %temp_addr" [sort.c:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = (!icmp_ln23_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i21 %trunc_ln9" [../../common/hercules.c:9]   --->   Operation 44 'zext' 'zext_ln9' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9" [../../common/hercules.c:9]   --->   Operation 45 'getelementptr' 'checkdata_addr' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i21.i11.i32, i32 %trunc_ln12, i32 %a_load, i21 0, i11 %trunc_ln24, i32 0" [../../common/hercules.c:12]   --->   Operation 46 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp4, i128 4" [../../common/hercules.c:12]   --->   Operation 47 'or' 'or_ln12' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln23_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.22>
ST_4 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln13 = sub i32 1, i32 %start_read" [../../common/hercules.c:13]   --->   Operation 50 'sub' 'sub_ln13' <Predicate = (!icmp_ln23)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13 = add i32 %sub_ln13, i32 %m_read" [../../common/hercules.c:13]   --->   Operation 51 'add' 'add_ln13' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 52 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_2 = add i32 %add_ln13, i32 %global_time_1_load" [../../common/hercules.c:13]   --->   Operation 52 'add' 'add_ln13_2' <Predicate = (!icmp_ln23)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 53 [1/1] (0.47ns)   --->   "%store_ln13 = store i32 %add_ln13_2, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!icmp_ln23)> <Delay = 0.47>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln32 = br void %._crit_edge14" [sort.c:32]   --->   Operation 54 'br' 'br_ln32' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%j = add i32 %m_read, i32 1" [sort.c:32]   --->   Operation 55 'add' 'j' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.01ns)   --->   "%add9 = add i32 %j, i32 %stop_read" [sort.c:32]   --->   Operation 56 'add' 'add9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %j, i32 %stop_read" [sort.c:32]   --->   Operation 57 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.lr.ph8, void %._crit_edge9" [sort.c:32]   --->   Operation 58 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%global_time_1_load_2 = load i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 59 'load' 'global_time_1_load_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %global_time_1_load_2" [sort.c:32]   --->   Operation 60 'sext' 'sext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i32 %j" [sort.c:32]   --->   Operation 61 'sext' 'sext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.01ns)   --->   "%add_ln32 = add i32 %stop_read, i32 1" [sort.c:32]   --->   Operation 62 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i32 %add_ln32" [sort.c:32]   --->   Operation 63 'sext' 'sext_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln32 = br void" [sort.c:32]   --->   Operation 64 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln32_1, void %.split4, i64 %sext_ln32_1, void %.lr.ph8" [sort.c:32]   --->   Operation 65 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%indvars_iv36 = phi i64 %add_ln13_5, void %.split4, i64 %sext_ln32, void %.lr.ph8" [../../common/hercules.c:13]   --->   Operation 66 'phi' 'indvars_iv36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.13ns)   --->   "%icmp_ln32_1 = icmp_eq  i64 %j_1, i64 %sext_ln32_2" [sort.c:32]   --->   Operation 67 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %.split4, void %._crit_edge9.loopexit" [sort.c:32]   --->   Operation 68 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %j_1" [sort.c:32]   --->   Operation 69 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i64 %j_1" [sort.c:33]   --->   Operation 70 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i11 %trunc_ln33" [sort.c:33]   --->   Operation 71 'zext' 'zext_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln33" [sort.c:33]   --->   Operation 72 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (1.23ns)   --->   "%a_load_1 = load i11 %a_addr_1" [sort.c:33]   --->   Operation 73 'load' 'a_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 74 [1/1] (1.01ns)   --->   "%sub_ln10 = sub i32 %add9, i32 %trunc_ln32" [../../common/hercules.c:10]   --->   Operation 74 'sub' 'sub_ln10' <Predicate = (!icmp_ln32_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = trunc i64 %indvars_iv36" [../../common/hercules.c:9]   --->   Operation 75 'trunc' 'trunc_ln9_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i64 %indvars_iv36" [../../common/hercules.c:12]   --->   Operation 76 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.08ns)   --->   "%add_ln13_5 = add i64 %indvars_iv36, i64 1" [../../common/hercules.c:13]   --->   Operation 77 'add' 'add_ln13_5' <Predicate = (!icmp_ln32_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.08ns)   --->   "%add_ln32_1 = add i64 %j_1, i64 1" [sort.c:32]   --->   Operation 78 'add' 'add_ln32_1' <Predicate = (!icmp_ln32_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.47>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort.c:21]   --->   Operation 79 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sort.c:21]   --->   Operation 80 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (1.23ns)   --->   "%a_load_1 = load i11 %a_addr_1" [sort.c:33]   --->   Operation 81 'load' 'a_load_1' <Predicate = (!icmp_ln32_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i32 %sub_ln10" [sort.c:33]   --->   Operation 82 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %zext_ln33_1" [sort.c:33]   --->   Operation 83 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %a_load_1, i11 %temp_addr_1" [sort.c:33]   --->   Operation 84 'store' 'store_ln33' <Predicate = (!icmp_ln32_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i21 %trunc_ln9_1" [../../common/hercules.c:9]   --->   Operation 85 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2" [../../common/hercules.c:9]   --->   Operation 86 'getelementptr' 'checkdata_addr_2' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln12_1, i32 %a_load_1, i32 %sub_ln10, i32 0" [../../common/hercules.c:12]   --->   Operation 87 'bitconcatenate' 'tmp8' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i128 %tmp8, i128 4" [../../common/hercules.c:12]   --->   Operation 88 'or' 'or_ln12_2' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12_2, i16 65535" [../../common/hercules.c:12]   --->   Operation 89 'store' 'store_ln12' <Predicate = (!icmp_ln32_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13_1 = sub i32 %stop_read, i32 %m_read" [../../common/hercules.c:13]   --->   Operation 91 'sub' 'sub_ln13_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 92 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_4 = add i32 %global_time_1_load_2, i32 %sub_ln13_1" [../../common/hercules.c:13]   --->   Operation 92 'add' 'add_ln13_4' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 93 [1/1] (0.47ns)   --->   "%store_ln13 = store i32 %add_ln13_4, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 93 'store' 'store_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.47>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln49 = br void %._crit_edge9" [sort.c:49]   --->   Operation 94 'br' 'br_ln49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 95 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 96 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i32 %start_read" [sort.c:49]   --->   Operation 97 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln49 = add i32 %stop_read, i32 1" [sort.c:49]   --->   Operation 98 'add' 'add_ln49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i32 %add_ln49" [sort.c:49]   --->   Operation 99 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln49 = store i32 %stop_read, i32 %j_2" [sort.c:49]   --->   Operation 100 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln49 = store i32 %start_read, i32 %i" [sort.c:49]   --->   Operation 101 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln49 = br void" [sort.c:49]   --->   Operation 102 'br' 'br_ln49' <Predicate = true> <Delay = 0.42>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%k = phi i64 %sext_ln49, void %._crit_edge9, i64 %add_ln49_1, void" [sort.c:49]   --->   Operation 103 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_slt  i64 %k, i64 %sext_ln49_1" [sort.c:49]   --->   Operation 104 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge.loopexit, void %.split" [sort.c:49]   --->   Operation 105 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [sort.c:51]   --->   Operation 106 'load' 'i_load' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [sort.c:50]   --->   Operation 107 'load' 'j_2_load' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %j_2_load" [sort.c:50]   --->   Operation 108 'zext' 'zext_ln50' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i32 %temp, i64 0, i64 %zext_ln50" [sort.c:50]   --->   Operation 109 'getelementptr' 'temp_addr_2' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (1.23ns)   --->   "%tmp_j = load i11 %temp_addr_2" [sort.c:50]   --->   Operation 110 'load' 'tmp_j' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %i_load" [sort.c:51]   --->   Operation 111 'zext' 'zext_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i32 %temp, i64 0, i64 %zext_ln51" [sort.c:51]   --->   Operation 112 'getelementptr' 'temp_addr_3' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (1.23ns)   --->   "%tmp_i = load i11 %temp_addr_3" [sort.c:51]   --->   Operation 113 'load' 'tmp_i' <Predicate = (icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 114 [1/1] (1.08ns)   --->   "%add_ln49_1 = add i64 %k, i64 1" [sort.c:49]   --->   Operation 114 'add' 'add_ln49_1' <Predicate = (icmp_ln49)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.46>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort.c:21]   --->   Operation 116 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort.c:21]   --->   Operation 117 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (1.23ns)   --->   "%tmp_j = load i11 %temp_addr_2" [sort.c:50]   --->   Operation 118 'load' 'tmp_j' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 119 [1/2] (1.23ns)   --->   "%tmp_i = load i11 %temp_addr_3" [sort.c:51]   --->   Operation 119 'load' 'tmp_i' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 120 [1/1] (0.99ns)   --->   "%icmp_ln52 = icmp_slt  i32 %tmp_j, i32 %tmp_i" [sort.c:52]   --->   Operation 120 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%global_time_1_load_3 = load i32 %global_time_1" [../../common/hercules.c:9]   --->   Operation 121 'load' 'global_time_1_load_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i32 %global_time_1_load_3" [../../common/hercules.c:9]   --->   Operation 122 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.01ns)   --->   "%add_ln13_6 = add i32 %global_time_1_load_3, i32 1" [../../common/hercules.c:13]   --->   Operation 123 'add' 'add_ln13_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i64 %k" [sort.c:53]   --->   Operation 124 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %trunc_ln53" [sort.c:53]   --->   Operation 125 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln53" [sort.c:53]   --->   Operation 126 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void, void" [sort.c:52]   --->   Operation 127 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %tmp_i, i11 %a_addr_2" [sort.c:67]   --->   Operation 128 'store' 'store_ln67' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 129 'getelementptr' 'checkdata_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i64 %k" [../../common/hercules.c:10]   --->   Operation 130 'trunc' 'trunc_ln10_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln12_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %global_time_1_load_3, i32 %tmp_i, i32 %trunc_ln10_1, i32 0" [../../common/hercules.c:12]   --->   Operation 131 'bitconcatenate' 'or_ln12_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_1, i16 65535" [../../common/hercules.c:12]   --->   Operation 132 'store' 'store_ln12' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_9 : Operation 133 [1/1] (0.47ns)   --->   "%store_ln13 = store i32 %add_ln13_6, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 133 'store' 'store_ln13' <Predicate = (!icmp_ln52)> <Delay = 0.47>
ST_9 : Operation 134 [1/1] (1.01ns)   --->   "%i_4 = add i32 %i_load, i32 1" [sort.c:73]   --->   Operation 134 'add' 'i_4' <Predicate = (!icmp_ln52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln73 = store i32 %i_4, i32 %i" [sort.c:73]   --->   Operation 135 'store' 'store_ln73' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %tmp_j, i11 %a_addr_2" [sort.c:53]   --->   Operation 137 'store' 'store_ln53' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 138 'getelementptr' 'checkdata_addr_3' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i64 %k" [../../common/hercules.c:10]   --->   Operation 139 'trunc' 'trunc_ln10' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln12_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %global_time_1_load_3, i32 %tmp_j, i32 %trunc_ln10, i32 0" [../../common/hercules.c:12]   --->   Operation 140 'bitconcatenate' 'or_ln12_s' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %or_ln12_s, i16 65535" [../../common/hercules.c:12]   --->   Operation 141 'store' 'store_ln12' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_9 : Operation 142 [1/1] (0.47ns)   --->   "%store_ln13 = store i32 %add_ln13_6, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 142 'store' 'store_ln13' <Predicate = (icmp_ln52)> <Delay = 0.47>
ST_9 : Operation 143 [1/1] (1.01ns)   --->   "%j_3 = add i32 %j_2_load, i32 4294967295" [sort.c:65]   --->   Operation 143 'add' 'j_3' <Predicate = (icmp_ln52)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln66 = store i32 %j_3, i32 %j_2" [sort.c:66]   --->   Operation 144 'store' 'store_ln66' <Predicate = (icmp_ln52)> <Delay = 0.42>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln66 = br void" [sort.c:66]   --->   Operation 145 'br' 'br_ln66' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [sort.c:76]   --->   Operation 146 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.02ns
The critical path consists of the following:
	wire read on port 'm' [9]  (0 ns)
	'add' operation ('add_ln23', sort.c:23) [21]  (1.02 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i', sort.c:23) with incoming values : ('start_read') ('add_ln23_1', sort.c:23) [24]  (0 ns)
	'getelementptr' operation ('a_addr', sort.c:24) [35]  (0 ns)
	'load' operation ('data_in', sort.c:24) on array 'a' [36]  (1.24 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('data_in', sort.c:24) on array 'a' [36]  (1.24 ns)
	'store' operation ('store_ln24', sort.c:24) of variable 'data_in', sort.c:24 on array 'temp', sort.c:20 [38]  (1.24 ns)

 <State 4>: 2.22ns
The critical path consists of the following:
	'sub' operation ('sub_ln13', ../../common/hercules.c:13) [50]  (1.02 ns)
	'add' operation ('add_ln13', ../../common/hercules.c:13) [51]  (0 ns)
	'add' operation ('add_ln13_2', ../../common/hercules.c:13) [52]  (0.731 ns)
	'store' operation ('store_ln13', ../../common/hercules.c:13) of variable 'add_ln13_2', ../../common/hercules.c:13 on static variable 'global_time_1' [53]  (0.476 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j', sort.c:32) with incoming values : ('sext_ln32_1', sort.c:32) ('add_ln32_1', sort.c:32) [68]  (0 ns)
	'getelementptr' operation ('a_addr_1', sort.c:33) [78]  (0 ns)
	'load' operation ('data_in', sort.c:33) on array 'a' [79]  (1.24 ns)

 <State 6>: 2.47ns
The critical path consists of the following:
	'load' operation ('data_in', sort.c:33) on array 'a' [79]  (1.24 ns)
	'store' operation ('store_ln33', sort.c:33) of variable 'data_in', sort.c:33 on array 'temp', sort.c:20 [83]  (1.24 ns)

 <State 7>: 1.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln13_1', ../../common/hercules.c:13) [95]  (0 ns)
	'add' operation ('add_ln13_4', ../../common/hercules.c:13) [96]  (0.731 ns)
	'store' operation ('store_ln13', ../../common/hercules.c:13) of variable 'add_ln13_4', ../../common/hercules.c:13 on static variable 'global_time_1' [97]  (0.476 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'load' operation ('j_2_load', sort.c:50) on local variable 'j' [114]  (0 ns)
	'getelementptr' operation ('temp_addr_2', sort.c:50) [118]  (0 ns)
	'load' operation ('tmp_j', sort.c:50) on array 'temp', sort.c:20 [119]  (1.24 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'load' operation ('tmp_i', sort.c:51) on array 'temp', sort.c:20 [122]  (1.24 ns)
	'store' operation ('store_ln67', sort.c:67) of variable 'tmp_i', sort.c:51 on array 'a' [132]  (1.24 ns)
	blocking operation 0.991 ns on control path)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
