\hypertarget{classhwlib_1_1invert__port__out__from__pins}{}\section{hwlib\+:\+:invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins Class Reference}
\label{classhwlib_1_1invert__port__out__from__pins}\index{hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins@{hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins}}
Inheritance diagram for hwlib\+:\+:invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classhwlib_1_1invert__port__out__from__pins}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classhwlib_1_1invert__port__out__from__pins_a2eae53fe915f8e09ab5d66594d79ef29}{invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins} (pin\+\_\+out \&p0=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p1=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p2=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p3=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p4=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p5=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p6=pin\+\_\+out\+\_\+dummy, pin\+\_\+out \&p7=pin\+\_\+out\+\_\+dummy)
\begin{DoxyCompactList}\small\item\em construct a port\+\_\+out from up to 16 pin\+\_\+outs \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classhwlib_1_1invert__port__out__from__pins_a4337f4b89402a5cf359d682cecdeb349}\label{classhwlib_1_1invert__port__out__from__pins_a4337f4b89402a5cf359d682cecdeb349}} 
uint\+\_\+fast8\+\_\+t {\bfseries number\+\_\+of\+\_\+pins} () override
\item 
\mbox{\Hypertarget{classhwlib_1_1invert__port__out__from__pins_a05fbc97458115a8413dc2739449d755f}\label{classhwlib_1_1invert__port__out__from__pins_a05fbc97458115a8413dc2739449d755f}} 
void {\bfseries set} (uint\+\_\+fast8\+\_\+t x, buffering buf=buffering\+::unbuffered) override
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classhwlib_1_1invert__port__out__from__pins_a2eae53fe915f8e09ab5d66594d79ef29}\label{classhwlib_1_1invert__port__out__from__pins_a2eae53fe915f8e09ab5d66594d79ef29}} 
\index{hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins@{hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins}!invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins@{invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins}}
\index{invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins@{invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins}!hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins@{hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins}}
\subsubsection{\texorpdfstring{invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins()}{invert\_port\_out\_from\_pins()}}
{\footnotesize\ttfamily hwlib\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins\+::invert\+\_\+port\+\_\+out\+\_\+from\+\_\+pins (\begin{DoxyParamCaption}\item[{pin\+\_\+out \&}]{p0 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p1 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p2 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p3 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p4 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p5 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p6 = {\ttfamily pin\+\_\+out\+\_\+dummy},  }\item[{pin\+\_\+out \&}]{p7 = {\ttfamily pin\+\_\+out\+\_\+dummy} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



construct a port\+\_\+out from up to 16 pin\+\_\+outs 

This constructor creates a port\+\_\+out from up to 8 pin\+\_\+out pins. The first pin is the lowest pin in the port, etc. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
display.\+cpp\end{DoxyCompactItemize}
