<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESDR_AHB</name><vendor>Actel</vendor><library>DirectCore</library><version>4.4.107</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\bfm_main.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\test\bfm_ahbl.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\test\bfm_package.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>mti\scripts\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="4"><name>mti\scripts\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="5"><name>mti\scripts\master.vec</name><userFileType>unknown</userFileType></file><file fileid="6"><name>mti\scripts\wave_vlog.do</name><userFileType>DO</userFileType></file><file fileid="7"><name>mti\scripts\bfmtovec_compile.tcl</name><userFileType>tclSource</userFileType></file><file fileid="8"><name>mti\scripts\master.bfm</name><userFileType>BFM</userFileType></file><file fileid="9"><name>mti\scripts\time.do</name><userFileType>DO</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="10"><name>rtl\vlog\core\CoreSync_pulse_cdc.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\core\pulse_cdc_sync.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\core\pulse_cdc.v</name><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vlog\core\pulse_gen_sync.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\core\pulse_gen.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vlog\core\coresdrahb_coresdr.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vlog\core\coresdrahb_fastinit.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl\vlog\core\coresdrahb_fastsdram.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl\vlog\core\coresdrahb_openbank.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl\vlog\core\coresdrahb_coresdr_ahb_burst_16dq.v</name><fileType>verilogSource</fileType></file><file fileid="20"><name>rtl\vlog\core\coresdrahb_coresdr_ahb_burst_32dq.v</name><fileType>verilogSource</fileType></file><file fileid="21"><name>rtl\vlog\core\CDC_FIFO.v</name><fileType>verilogSource</fileType></file><file fileid="22"><name>rtl\vlog\core\CDC_grayCodeCounter.v</name><fileType>verilogSource</fileType></file><file fileid="23"><name>rtl\vlog\core\CDC_rdCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="24"><name>rtl\vlog\core\CDC_synchronizer.v</name><fileType>verilogSource</fileType></file><file fileid="25"><name>rtl\vlog\core\CDC_wrCtrl.v</name><fileType>verilogSource</fileType></file><file fileid="26"><name>rtl\vlog\core\Bin2Gray.v</name><fileType>verilogSource</fileType></file><file fileid="27"><name>rtl\vlog\core\RAM_BLOCK_ECC.v</name><fileType>verilogSource</fileType></file><file fileid="28"><name>rtl\vlog\core\RAM_BLOCK.v</name><fileType>verilogSource</fileType></file><file fileid="29"><name>rtl\vlog\core\coresdrahb_coresdr_ahb_single.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>