Loading plugins phase: Elapsed time ==> 0s.404ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -d CY8C5666LTI-LP005 -s \\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.481ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.221ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  REDOUBLER.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -dcpsoc3 REDOUBLER.v -verilog
======================================================================

======================================================================
Compiling:  REDOUBLER.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -dcpsoc3 REDOUBLER.v -verilog
======================================================================

======================================================================
Compiling:  REDOUBLER.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -dcpsoc3 -verilog REDOUBLER.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 10 07:40:26 2015


======================================================================
Compiling:  REDOUBLER.v
Program  :   vpp
Options  :    -yv2 -q10 REDOUBLER.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 10 07:40:26 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file '..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'REDOUBLER.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Note:  Using config. rule 'GenClock' to set csattribute 'clock_driver' on 'GenClock'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  REDOUBLER.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -dcpsoc3 -verilog REDOUBLER.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 10 07:40:26 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\REDOUBLER.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\REDOUBLER.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  REDOUBLER.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -dcpsoc3 -verilog REDOUBLER.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 10 07:40:29 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\REDOUBLER.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\REDOUBLER.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\codegentemp\..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Note:  Using config. rule 'GenClock' to set csattribute 'clock_driver' on 'GenClock'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3095
	\AudioClkGen:Net_43\
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:s_9\
	\FreqDiv_1:MODULE_1:g2:a0:s_8\
	\FreqDiv_1:MODULE_1:g2:a0:s_7\
	\FreqDiv_1:MODULE_1:g2:a0:s_6\
	\FreqDiv_1:MODULE_1:g2:a0:s_5\
	\FreqDiv_1:MODULE_1:g2:a0:s_4\
	\FreqDiv_1:MODULE_1:g2:a0:s_3\
	\FreqDiv_1:MODULE_1:g2:a0:s_2\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\USBFS:Net_1801\
	\USBFS:EP17_DMA_Done_SR:status_7\
	\USBFS:Net_1805\
	\USBFS:EP8_DMA_Done_SR:status_7\
	\Comp_0:Net_9\
	\Comp_1:Net_9\
	\Comp_2:Net_9\
	\Comp_3:Net_9\
	\FreqDiv_2:MODULE_2:b_31\
	\FreqDiv_2:MODULE_2:b_30\
	\FreqDiv_2:MODULE_2:b_29\
	\FreqDiv_2:MODULE_2:b_28\
	\FreqDiv_2:MODULE_2:b_27\
	\FreqDiv_2:MODULE_2:b_26\
	\FreqDiv_2:MODULE_2:b_25\
	\FreqDiv_2:MODULE_2:b_24\
	\FreqDiv_2:MODULE_2:b_23\
	\FreqDiv_2:MODULE_2:b_22\
	\FreqDiv_2:MODULE_2:b_21\
	\FreqDiv_2:MODULE_2:b_20\
	\FreqDiv_2:MODULE_2:b_19\
	\FreqDiv_2:MODULE_2:b_18\
	\FreqDiv_2:MODULE_2:b_17\
	\FreqDiv_2:MODULE_2:b_16\
	\FreqDiv_2:MODULE_2:b_15\
	\FreqDiv_2:MODULE_2:b_14\
	\FreqDiv_2:MODULE_2:b_13\
	\FreqDiv_2:MODULE_2:b_12\
	\FreqDiv_2:MODULE_2:b_11\
	\FreqDiv_2:MODULE_2:b_10\
	\FreqDiv_2:MODULE_2:b_9\
	\FreqDiv_2:MODULE_2:b_8\
	\FreqDiv_2:MODULE_2:b_7\
	\FreqDiv_2:MODULE_2:b_6\
	\FreqDiv_2:MODULE_2:b_5\
	\FreqDiv_2:MODULE_2:b_4\
	\FreqDiv_2:MODULE_2:b_3\
	\FreqDiv_2:MODULE_2:b_2\
	\FreqDiv_2:MODULE_2:b_1\
	\FreqDiv_2:MODULE_2:b_0\
	\FreqDiv_2:MODULE_2:g2:a0:a_31\
	\FreqDiv_2:MODULE_2:g2:a0:a_30\
	\FreqDiv_2:MODULE_2:g2:a0:a_29\
	\FreqDiv_2:MODULE_2:g2:a0:a_28\
	\FreqDiv_2:MODULE_2:g2:a0:a_27\
	\FreqDiv_2:MODULE_2:g2:a0:a_26\
	\FreqDiv_2:MODULE_2:g2:a0:a_25\
	\FreqDiv_2:MODULE_2:g2:a0:a_24\
	\FreqDiv_2:MODULE_2:g2:a0:b_31\
	\FreqDiv_2:MODULE_2:g2:a0:b_30\
	\FreqDiv_2:MODULE_2:g2:a0:b_29\
	\FreqDiv_2:MODULE_2:g2:a0:b_28\
	\FreqDiv_2:MODULE_2:g2:a0:b_27\
	\FreqDiv_2:MODULE_2:g2:a0:b_26\
	\FreqDiv_2:MODULE_2:g2:a0:b_25\
	\FreqDiv_2:MODULE_2:g2:a0:b_24\
	\FreqDiv_2:MODULE_2:g2:a0:b_23\
	\FreqDiv_2:MODULE_2:g2:a0:b_22\
	\FreqDiv_2:MODULE_2:g2:a0:b_21\
	\FreqDiv_2:MODULE_2:g2:a0:b_20\
	\FreqDiv_2:MODULE_2:g2:a0:b_19\
	\FreqDiv_2:MODULE_2:g2:a0:b_18\
	\FreqDiv_2:MODULE_2:g2:a0:b_17\
	\FreqDiv_2:MODULE_2:g2:a0:b_16\
	\FreqDiv_2:MODULE_2:g2:a0:b_15\
	\FreqDiv_2:MODULE_2:g2:a0:b_14\
	\FreqDiv_2:MODULE_2:g2:a0:b_13\
	\FreqDiv_2:MODULE_2:g2:a0:b_12\
	\FreqDiv_2:MODULE_2:g2:a0:b_11\
	\FreqDiv_2:MODULE_2:g2:a0:b_10\
	\FreqDiv_2:MODULE_2:g2:a0:b_9\
	\FreqDiv_2:MODULE_2:g2:a0:b_8\
	\FreqDiv_2:MODULE_2:g2:a0:b_7\
	\FreqDiv_2:MODULE_2:g2:a0:b_6\
	\FreqDiv_2:MODULE_2:g2:a0:b_5\
	\FreqDiv_2:MODULE_2:g2:a0:b_4\
	\FreqDiv_2:MODULE_2:g2:a0:b_3\
	\FreqDiv_2:MODULE_2:g2:a0:b_2\
	\FreqDiv_2:MODULE_2:g2:a0:b_1\
	\FreqDiv_2:MODULE_2:g2:a0:b_0\
	\FreqDiv_2:MODULE_2:g2:a0:s_31\
	\FreqDiv_2:MODULE_2:g2:a0:s_30\
	\FreqDiv_2:MODULE_2:g2:a0:s_29\
	\FreqDiv_2:MODULE_2:g2:a0:s_28\
	\FreqDiv_2:MODULE_2:g2:a0:s_27\
	\FreqDiv_2:MODULE_2:g2:a0:s_26\
	\FreqDiv_2:MODULE_2:g2:a0:s_25\
	\FreqDiv_2:MODULE_2:g2:a0:s_24\
	\FreqDiv_2:MODULE_2:g2:a0:s_23\
	\FreqDiv_2:MODULE_2:g2:a0:s_22\
	\FreqDiv_2:MODULE_2:g2:a0:s_21\
	\FreqDiv_2:MODULE_2:g2:a0:s_20\
	\FreqDiv_2:MODULE_2:g2:a0:s_19\
	\FreqDiv_2:MODULE_2:g2:a0:s_18\
	\FreqDiv_2:MODULE_2:g2:a0:s_17\
	\FreqDiv_2:MODULE_2:g2:a0:s_16\
	\FreqDiv_2:MODULE_2:g2:a0:s_15\
	\FreqDiv_2:MODULE_2:g2:a0:s_14\
	\FreqDiv_2:MODULE_2:g2:a0:s_13\
	\FreqDiv_2:MODULE_2:g2:a0:s_12\
	\FreqDiv_2:MODULE_2:g2:a0:s_11\
	\FreqDiv_2:MODULE_2:g2:a0:s_10\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4332
	Net_4333
	Net_4334
	Net_4335
	Net_4336
	Net_4337
	Net_4338
	\FreqDiv_3:MODULE_3:b_31\
	\FreqDiv_3:MODULE_3:b_30\
	\FreqDiv_3:MODULE_3:b_29\
	\FreqDiv_3:MODULE_3:b_28\
	\FreqDiv_3:MODULE_3:b_27\
	\FreqDiv_3:MODULE_3:b_26\
	\FreqDiv_3:MODULE_3:b_25\
	\FreqDiv_3:MODULE_3:b_24\
	\FreqDiv_3:MODULE_3:b_23\
	\FreqDiv_3:MODULE_3:b_22\
	\FreqDiv_3:MODULE_3:b_21\
	\FreqDiv_3:MODULE_3:b_20\
	\FreqDiv_3:MODULE_3:b_19\
	\FreqDiv_3:MODULE_3:b_18\
	\FreqDiv_3:MODULE_3:b_17\
	\FreqDiv_3:MODULE_3:b_16\
	\FreqDiv_3:MODULE_3:b_15\
	\FreqDiv_3:MODULE_3:b_14\
	\FreqDiv_3:MODULE_3:b_13\
	\FreqDiv_3:MODULE_3:b_12\
	\FreqDiv_3:MODULE_3:b_11\
	\FreqDiv_3:MODULE_3:b_10\
	\FreqDiv_3:MODULE_3:b_9\
	\FreqDiv_3:MODULE_3:b_8\
	\FreqDiv_3:MODULE_3:b_7\
	\FreqDiv_3:MODULE_3:b_6\
	\FreqDiv_3:MODULE_3:b_5\
	\FreqDiv_3:MODULE_3:b_4\
	\FreqDiv_3:MODULE_3:b_3\
	\FreqDiv_3:MODULE_3:b_2\
	\FreqDiv_3:MODULE_3:b_1\
	\FreqDiv_3:MODULE_3:b_0\
	\FreqDiv_3:MODULE_3:g2:a0:a_31\
	\FreqDiv_3:MODULE_3:g2:a0:a_30\
	\FreqDiv_3:MODULE_3:g2:a0:a_29\
	\FreqDiv_3:MODULE_3:g2:a0:a_28\
	\FreqDiv_3:MODULE_3:g2:a0:a_27\
	\FreqDiv_3:MODULE_3:g2:a0:a_26\
	\FreqDiv_3:MODULE_3:g2:a0:a_25\
	\FreqDiv_3:MODULE_3:g2:a0:a_24\
	\FreqDiv_3:MODULE_3:g2:a0:b_31\
	\FreqDiv_3:MODULE_3:g2:a0:b_30\
	\FreqDiv_3:MODULE_3:g2:a0:b_29\
	\FreqDiv_3:MODULE_3:g2:a0:b_28\
	\FreqDiv_3:MODULE_3:g2:a0:b_27\
	\FreqDiv_3:MODULE_3:g2:a0:b_26\
	\FreqDiv_3:MODULE_3:g2:a0:b_25\
	\FreqDiv_3:MODULE_3:g2:a0:b_24\
	\FreqDiv_3:MODULE_3:g2:a0:b_23\
	\FreqDiv_3:MODULE_3:g2:a0:b_22\
	\FreqDiv_3:MODULE_3:g2:a0:b_21\
	\FreqDiv_3:MODULE_3:g2:a0:b_20\
	\FreqDiv_3:MODULE_3:g2:a0:b_19\
	\FreqDiv_3:MODULE_3:g2:a0:b_18\
	\FreqDiv_3:MODULE_3:g2:a0:b_17\
	\FreqDiv_3:MODULE_3:g2:a0:b_16\
	\FreqDiv_3:MODULE_3:g2:a0:b_15\
	\FreqDiv_3:MODULE_3:g2:a0:b_14\
	\FreqDiv_3:MODULE_3:g2:a0:b_13\
	\FreqDiv_3:MODULE_3:g2:a0:b_12\
	\FreqDiv_3:MODULE_3:g2:a0:b_11\
	\FreqDiv_3:MODULE_3:g2:a0:b_10\
	\FreqDiv_3:MODULE_3:g2:a0:b_9\
	\FreqDiv_3:MODULE_3:g2:a0:b_8\
	\FreqDiv_3:MODULE_3:g2:a0:b_7\
	\FreqDiv_3:MODULE_3:g2:a0:b_6\
	\FreqDiv_3:MODULE_3:g2:a0:b_5\
	\FreqDiv_3:MODULE_3:g2:a0:b_4\
	\FreqDiv_3:MODULE_3:g2:a0:b_3\
	\FreqDiv_3:MODULE_3:g2:a0:b_2\
	\FreqDiv_3:MODULE_3:g2:a0:b_1\
	\FreqDiv_3:MODULE_3:g2:a0:b_0\
	\FreqDiv_3:MODULE_3:g2:a0:s_31\
	\FreqDiv_3:MODULE_3:g2:a0:s_30\
	\FreqDiv_3:MODULE_3:g2:a0:s_29\
	\FreqDiv_3:MODULE_3:g2:a0:s_28\
	\FreqDiv_3:MODULE_3:g2:a0:s_27\
	\FreqDiv_3:MODULE_3:g2:a0:s_26\
	\FreqDiv_3:MODULE_3:g2:a0:s_25\
	\FreqDiv_3:MODULE_3:g2:a0:s_24\
	\FreqDiv_3:MODULE_3:g2:a0:s_23\
	\FreqDiv_3:MODULE_3:g2:a0:s_22\
	\FreqDiv_3:MODULE_3:g2:a0:s_21\
	\FreqDiv_3:MODULE_3:g2:a0:s_20\
	\FreqDiv_3:MODULE_3:g2:a0:s_19\
	\FreqDiv_3:MODULE_3:g2:a0:s_18\
	\FreqDiv_3:MODULE_3:g2:a0:s_17\
	\FreqDiv_3:MODULE_3:g2:a0:s_16\
	\FreqDiv_3:MODULE_3:g2:a0:s_15\
	\FreqDiv_3:MODULE_3:g2:a0:s_14\
	\FreqDiv_3:MODULE_3:g2:a0:s_13\
	\FreqDiv_3:MODULE_3:g2:a0:s_12\
	\FreqDiv_3:MODULE_3:g2:a0:s_11\
	\FreqDiv_3:MODULE_3:g2:a0:s_10\
	\FreqDiv_3:MODULE_3:g2:a0:s_9\
	\FreqDiv_3:MODULE_3:g2:a0:s_8\
	\FreqDiv_3:MODULE_3:g2:a0:s_7\
	\FreqDiv_3:MODULE_3:g2:a0:s_6\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\
	\FreqDiv_1:add_vi_vv_MODGEN_1_9\
	\FreqDiv_1:add_vi_vv_MODGEN_1_8\
	\FreqDiv_1:add_vi_vv_MODGEN_1_7\
	\FreqDiv_1:add_vi_vv_MODGEN_1_6\
	\FreqDiv_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_1_4\
	\FreqDiv_1:add_vi_vv_MODGEN_1_3\
	\FreqDiv_1:add_vi_vv_MODGEN_1_2\
	\FreqDiv_2:add_vi_vv_MODGEN_2_31\
	\FreqDiv_2:add_vi_vv_MODGEN_2_30\
	\FreqDiv_2:add_vi_vv_MODGEN_2_29\
	\FreqDiv_2:add_vi_vv_MODGEN_2_28\
	\FreqDiv_2:add_vi_vv_MODGEN_2_27\
	\FreqDiv_2:add_vi_vv_MODGEN_2_26\
	\FreqDiv_2:add_vi_vv_MODGEN_2_25\
	\FreqDiv_2:add_vi_vv_MODGEN_2_24\
	\FreqDiv_2:add_vi_vv_MODGEN_2_23\
	\FreqDiv_2:add_vi_vv_MODGEN_2_22\
	\FreqDiv_2:add_vi_vv_MODGEN_2_21\
	\FreqDiv_2:add_vi_vv_MODGEN_2_20\
	\FreqDiv_2:add_vi_vv_MODGEN_2_19\
	\FreqDiv_2:add_vi_vv_MODGEN_2_18\
	\FreqDiv_2:add_vi_vv_MODGEN_2_17\
	\FreqDiv_2:add_vi_vv_MODGEN_2_16\
	\FreqDiv_2:add_vi_vv_MODGEN_2_15\
	\FreqDiv_2:add_vi_vv_MODGEN_2_14\
	\FreqDiv_2:add_vi_vv_MODGEN_2_13\
	\FreqDiv_2:add_vi_vv_MODGEN_2_12\
	\FreqDiv_2:add_vi_vv_MODGEN_2_11\
	\FreqDiv_2:add_vi_vv_MODGEN_2_10\
	\FreqDiv_3:add_vi_vv_MODGEN_3_31\
	\FreqDiv_3:add_vi_vv_MODGEN_3_30\
	\FreqDiv_3:add_vi_vv_MODGEN_3_29\
	\FreqDiv_3:add_vi_vv_MODGEN_3_28\
	\FreqDiv_3:add_vi_vv_MODGEN_3_27\
	\FreqDiv_3:add_vi_vv_MODGEN_3_26\
	\FreqDiv_3:add_vi_vv_MODGEN_3_25\
	\FreqDiv_3:add_vi_vv_MODGEN_3_24\
	\FreqDiv_3:add_vi_vv_MODGEN_3_23\
	\FreqDiv_3:add_vi_vv_MODGEN_3_22\
	\FreqDiv_3:add_vi_vv_MODGEN_3_21\
	\FreqDiv_3:add_vi_vv_MODGEN_3_20\
	\FreqDiv_3:add_vi_vv_MODGEN_3_19\
	\FreqDiv_3:add_vi_vv_MODGEN_3_18\
	\FreqDiv_3:add_vi_vv_MODGEN_3_17\
	\FreqDiv_3:add_vi_vv_MODGEN_3_16\
	\FreqDiv_3:add_vi_vv_MODGEN_3_15\
	\FreqDiv_3:add_vi_vv_MODGEN_3_14\
	\FreqDiv_3:add_vi_vv_MODGEN_3_13\
	\FreqDiv_3:add_vi_vv_MODGEN_3_12\
	\FreqDiv_3:add_vi_vv_MODGEN_3_11\
	\FreqDiv_3:add_vi_vv_MODGEN_3_10\
	\FreqDiv_3:add_vi_vv_MODGEN_3_9\
	\FreqDiv_3:add_vi_vv_MODGEN_3_8\
	\FreqDiv_3:add_vi_vv_MODGEN_3_7\
	\FreqDiv_3:add_vi_vv_MODGEN_3_6\

Deleted 332 User equations/components.
Deleted 78 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \AudioClkGen:UDB_ACG:div:Div:cs_addr_2\ to zero
Aliasing Net_3965 to zero
Aliasing tmpOE__OA1m_net_0 to one
Aliasing Net_3910 to zero
Aliasing Net_3908 to one
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_2\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \USBFS:Net_1800\ to zero
Aliasing \USBFS:Net_1803\ to zero
Aliasing \USBFS:Net_1804\ to zero
Aliasing \USBFS:Net_1806\ to zero
Aliasing \USBFS:Net_1807\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_2\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_3\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_4\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_5\ to zero
Aliasing \USBFS:EP8_DMA_Done_SR:status_6\ to zero
Aliasing \USBFS:Net_1802\ to zero
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__OA2m_net_0 to one
Aliasing tmpOE__OA3m_net_0 to one
Aliasing tmpOE__OA2o_net_0 to one
Aliasing tmpOE__C2o_net_0 to one
Aliasing tmpOE__C0o_net_0 to one
Aliasing tmpOE__OA3o_net_0 to one
Aliasing tmpOE__LED_sink_net_0 to one
Aliasing tmpOE__C3o_net_0 to one
Aliasing \Comp_0:clock\ to zero
Aliasing \Sample_Hold_0:Net_60\ to zero
Aliasing \Sample_Hold_0:Net_85\ to zero
Aliasing tmpOE__OA0m_net_0 to one
Aliasing \Sample_Hold_1:Net_60\ to zero
Aliasing \Sample_Hold_1:Net_85\ to zero
Aliasing \Comp_1:clock\ to zero
Aliasing \Sample_Hold_2:Net_60\ to zero
Aliasing \Sample_Hold_2:Net_67\ to \Sample_Hold_0:Net_67\
Aliasing \Sample_Hold_2:Net_85\ to zero
Aliasing \Comp_2:clock\ to zero
Aliasing \Sample_Hold_3:Net_60\ to zero
Aliasing \Sample_Hold_3:Net_67\ to \Sample_Hold_1:Net_67\
Aliasing \Sample_Hold_3:Net_85\ to zero
Aliasing \Comp_3:clock\ to zero
Aliasing tmpOE__C1o_net_0 to one
Aliasing tmpOE__OA1o_net_0 to one
Aliasing tmpOE__OA0o_net_0 to one
Aliasing Net_4006 to one
Aliasing tmpOE__Pin_6a_net_0 to one
Aliasing tmpOE__Pin_12a_net_0 to one
Aliasing Net_4275 to zero
Aliasing Net_4273 to one
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_23\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_22\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_21\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_20\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_19\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_18\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_17\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_16\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_15\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_14\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_13\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_12\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_11\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:a_10\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Clock_CIC_Running:clk\ to zero
Aliasing \Clock_CIC_Running:rst\ to zero
Aliasing Net_4346 to zero
Aliasing Net_4344 to one
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_23\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_22\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_21\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_20\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_19\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_18\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_17\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_16\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_15\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_14\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_13\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_12\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_11\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_10\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_9\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_8\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_7\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:a_6\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing cydff_34D to \Status_Reg_1:status_2\
Aliasing cydff_35D to \Status_Reg_1:status_3\
Aliasing cydff_36D to \Status_Reg_1:status_4\
Aliasing cydff_37D to \Status_Reg_1:status_5\
Aliasing cydff_38D to \Status_Reg_1:status_6\
Aliasing cydff_39D to \Status_Reg_1:status_7\
Removing Lhs of wire \AudioClkGen:Net_44\[10] = Net_3097[11]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_2\[17] = \AudioClkGen:UDB_ACG:sync:state_2\[18]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_1\[19] = \AudioClkGen:UDB_ACG:sync:state_1\[20]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_0\[21] = \AudioClkGen:UDB_ACG:sync:state_0\[22]
Removing Rhs of wire \AudioClkGen:UDB_ACG:value\[25] = \AudioClkGen:UDB_ACG:sync:so_1\[26]
Removing Rhs of wire \AudioClkGen:UDB_ACG:trigger_shaper\[151] = \AudioClkGen:UDB_ACG:div:ce1\[234]
Removing Lhs of wire \AudioClkGen:UDB_ACG:div:Div:cs_addr_2\[240] = zero[37]
Removing Lhs of wire \Status_Reg_1:status_0\[276] = Net_3954[277]
Removing Rhs of wire Net_3954[277] = cydff_34[308]
Removing Lhs of wire \Status_Reg_1:status_1\[278] = Net_3936[279]
Removing Rhs of wire Net_3936[279] = cydff_35[815]
Removing Lhs of wire \Status_Reg_1:status_2\[280] = Net_4249[281]
Removing Rhs of wire Net_4249[281] = cydff_36[816]
Removing Lhs of wire \Status_Reg_1:status_3\[282] = Net_3941[283]
Removing Rhs of wire Net_3941[283] = cydff_37[817]
Removing Lhs of wire \Status_Reg_1:status_4\[284] = n4[285]
Removing Rhs of wire n4[285] = cydff_38[818]
Removing Lhs of wire \Status_Reg_1:status_5\[286] = n2[287]
Removing Rhs of wire n2[287] = cydff_39[819]
Removing Lhs of wire \Status_Reg_1:status_6\[288] = n3[289]
Removing Rhs of wire n3[289] = cydff_40[820]
Removing Lhs of wire \Status_Reg_1:status_7\[290] = n1[291]
Removing Rhs of wire n1[291] = cydff_41[822]
Removing Lhs of wire Net_3965[293] = zero[37]
Removing Lhs of wire tmpOE__OA1m_net_0[298] = one[15]
Removing Lhs of wire Net_3910[307] = zero[37]
Removing Lhs of wire Net_3908[309] = one[15]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_1\[317] = \FreqDiv_1:MODULE_1:g2:a0:s_1\[477]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[318] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[478]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[359] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[360] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[361] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[362] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[363] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[364] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[365] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[366] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[367] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[368] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[369] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[370] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[371] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[372] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[373] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[374] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[375] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[376] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[377] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[378] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[379] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[380] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[381] = \FreqDiv_1:MODIN1_1\[382]
Removing Lhs of wire \FreqDiv_1:MODIN1_1\[382] = \FreqDiv_1:count_1\[315]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[383] = \FreqDiv_1:MODIN1_0\[384]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[384] = \FreqDiv_1:count_0\[316]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[516] = one[15]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[517] = one[15]
Removing Lhs of wire \USBFS:dma_nrq_0\[522] = zero[37]
Removing Lhs of wire \USBFS:Net_1800\[523] = zero[37]
Removing Lhs of wire \USBFS:dma_nrq_3\[526] = zero[37]
Removing Lhs of wire \USBFS:Net_1803\[527] = zero[37]
Removing Rhs of wire \USBFS:dma_nrq_1\[529] = \USBFS:Net_1498\[530]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_6\[532] = \USBFS:dma_nrq_sync_6\[533]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_5\[534] = \USBFS:dma_nrq_sync_5\[535]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_4\[536] = \USBFS:dma_nrq_sync_4\[537]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_3\[538] = \USBFS:dma_nrq_sync_3\[539]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_2\[540] = \USBFS:dma_nrq_sync_2\[541]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_1\[542] = \USBFS:dma_nrq_sync_1\[543]
Removing Lhs of wire \USBFS:EP17_DMA_Done_SR:status_0\[544] = \USBFS:dma_nrq_sync_0\[545]
Removing Lhs of wire \USBFS:dma_nrq_4\[549] = zero[37]
Removing Lhs of wire \USBFS:Net_1804\[550] = zero[37]
Removing Rhs of wire \USBFS:dma_nrq_5\[551] = \USBFS:Net_1579\[552]
Removing Lhs of wire \USBFS:dma_nrq_6\[554] = zero[37]
Removing Lhs of wire \USBFS:Net_1806\[555] = zero[37]
Removing Lhs of wire \USBFS:dma_nrq_7\[556] = zero[37]
Removing Lhs of wire \USBFS:Net_1807\[557] = zero[37]
Removing Lhs of wire \USBFS:dma_nrq_2\[568] = zero[37]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_0\[577] = \USBFS:Net_1768\[548]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_1\[578] = \USBFS:dma_nrq_sync_7\[574]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_2\[579] = zero[37]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_3\[580] = zero[37]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_4\[581] = zero[37]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_5\[582] = zero[37]
Removing Lhs of wire \USBFS:EP8_DMA_Done_SR:status_6\[583] = zero[37]
Removing Lhs of wire \USBFS:Net_1802\[592] = zero[37]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[603] = one[15]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[610] = one[15]
Removing Rhs of wire Net_183[633] = cy_tff_3[828]
Removing Lhs of wire tmpOE__OA2m_net_0[646] = one[15]
Removing Lhs of wire tmpOE__OA3m_net_0[652] = one[15]
Removing Lhs of wire tmpOE__OA2o_net_0[669] = one[15]
Removing Lhs of wire tmpOE__C2o_net_0[677] = one[15]
Removing Rhs of wire c2[678] = \Comp_2:Net_1\[780]
Removing Lhs of wire tmpOE__C0o_net_0[688] = one[15]
Removing Rhs of wire c0[689] = \Comp_0:Net_1\[727]
Removing Lhs of wire tmpOE__OA3o_net_0[696] = one[15]
Removing Lhs of wire tmpOE__LED_sink_net_0[709] = one[15]
Removing Lhs of wire tmpOE__C3o_net_0[717] = one[15]
Removing Rhs of wire c3[718] = \Comp_3:Net_1\[794]
Removing Lhs of wire \Comp_0:clock\[726] = zero[37]
Removing Lhs of wire \Sample_Hold_0:Net_74\[731] = zero[37]
Removing Lhs of wire \Sample_Hold_0:Net_60\[732] = zero[37]
Removing Lhs of wire \Sample_Hold_0:Net_67\[733] = qp[736]
Removing Lhs of wire \Sample_Hold_0:Net_85\[735] = zero[37]
Removing Lhs of wire tmpOE__OA0m_net_0[741] = one[15]
Removing Lhs of wire \Sample_Hold_1:Net_74\[753] = zero[37]
Removing Lhs of wire \Sample_Hold_1:Net_60\[754] = zero[37]
Removing Lhs of wire \Sample_Hold_1:Net_67\[755] = q[758]
Removing Lhs of wire \Sample_Hold_1:Net_85\[757] = zero[37]
Removing Lhs of wire \Comp_1:clock\[763] = zero[37]
Removing Rhs of wire c1[765] = \Comp_1:Net_1\[764]
Removing Lhs of wire \Sample_Hold_2:Net_74\[770] = zero[37]
Removing Lhs of wire \Sample_Hold_2:Net_60\[771] = zero[37]
Removing Lhs of wire \Sample_Hold_2:Net_67\[772] = qp[736]
Removing Lhs of wire \Sample_Hold_2:Net_85\[774] = zero[37]
Removing Lhs of wire \Comp_2:clock\[779] = zero[37]
Removing Lhs of wire \Sample_Hold_3:Net_74\[784] = zero[37]
Removing Lhs of wire \Sample_Hold_3:Net_60\[785] = zero[37]
Removing Lhs of wire \Sample_Hold_3:Net_67\[786] = q[758]
Removing Lhs of wire \Sample_Hold_3:Net_85\[788] = zero[37]
Removing Lhs of wire \Comp_3:clock\[793] = zero[37]
Removing Lhs of wire tmpOE__C1o_net_0[797] = one[15]
Removing Lhs of wire tmpOE__OA1o_net_0[803] = one[15]
Removing Lhs of wire tmpOE__OA0o_net_0[810] = one[15]
Removing Rhs of wire Net_4253[821] = \mux_2:tmp__mux_2_reg\[831]
Removing Rhs of wire Net_3951[823] = \mux_1:tmp__mux_1_reg\[830]
Removing Lhs of wire Net_4006[829] = one[15]
Removing Lhs of wire tmpOE__Pin_6a_net_0[833] = one[15]
Removing Lhs of wire tmpOE__Pin_12a_net_0[839] = one[15]
Removing Lhs of wire Net_4275[844] = zero[37]
Removing Lhs of wire Net_4273[845] = one[15]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_9\[858] = \FreqDiv_2:MODULE_2:g2:a0:s_9\[1018]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_8\[859] = \FreqDiv_2:MODULE_2:g2:a0:s_8\[1019]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_7\[860] = \FreqDiv_2:MODULE_2:g2:a0:s_7\[1020]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_6\[861] = \FreqDiv_2:MODULE_2:g2:a0:s_6\[1021]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_5\[862] = \FreqDiv_2:MODULE_2:g2:a0:s_5\[1022]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_4\[863] = \FreqDiv_2:MODULE_2:g2:a0:s_4\[1023]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_3\[864] = \FreqDiv_2:MODULE_2:g2:a0:s_3\[1024]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_2\[865] = \FreqDiv_2:MODULE_2:g2:a0:s_2\[1025]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_1\[866] = \FreqDiv_2:MODULE_2:g2:a0:s_1\[1026]
Removing Lhs of wire \FreqDiv_2:add_vi_vv_MODGEN_2_0\[867] = \FreqDiv_2:MODULE_2:g2:a0:s_0\[1027]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_23\[908] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_22\[909] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_21\[910] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_20\[911] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_19\[912] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_18\[913] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_17\[914] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_16\[915] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_15\[916] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_14\[917] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_13\[918] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_12\[919] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_11\[920] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_10\[921] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_9\[922] = \FreqDiv_2:MODIN2_9\[923]
Removing Lhs of wire \FreqDiv_2:MODIN2_9\[923] = \FreqDiv_2:count_9\[848]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_8\[924] = \FreqDiv_2:MODIN2_8\[925]
Removing Lhs of wire \FreqDiv_2:MODIN2_8\[925] = \FreqDiv_2:count_8\[849]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_7\[926] = \FreqDiv_2:MODIN2_7\[927]
Removing Lhs of wire \FreqDiv_2:MODIN2_7\[927] = \FreqDiv_2:count_7\[850]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_6\[928] = \FreqDiv_2:MODIN2_6\[929]
Removing Lhs of wire \FreqDiv_2:MODIN2_6\[929] = \FreqDiv_2:count_6\[851]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_5\[930] = \FreqDiv_2:MODIN2_5\[931]
Removing Lhs of wire \FreqDiv_2:MODIN2_5\[931] = \FreqDiv_2:count_5\[852]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_4\[932] = \FreqDiv_2:MODIN2_4\[933]
Removing Lhs of wire \FreqDiv_2:MODIN2_4\[933] = \FreqDiv_2:count_4\[853]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_3\[934] = \FreqDiv_2:MODIN2_3\[935]
Removing Lhs of wire \FreqDiv_2:MODIN2_3\[935] = \FreqDiv_2:count_3\[854]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_2\[936] = \FreqDiv_2:MODIN2_2\[937]
Removing Lhs of wire \FreqDiv_2:MODIN2_2\[937] = \FreqDiv_2:count_2\[855]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_1\[938] = \FreqDiv_2:MODIN2_1\[939]
Removing Lhs of wire \FreqDiv_2:MODIN2_1\[939] = \FreqDiv_2:count_1\[856]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:a_0\[940] = \FreqDiv_2:MODIN2_0\[941]
Removing Lhs of wire \FreqDiv_2:MODIN2_0\[941] = \FreqDiv_2:count_0\[857]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1065] = one[15]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1066] = one[15]
Removing Lhs of wire Net_4298[1069] = cydff_2[1068]
Removing Rhs of wire Net_4299[1071] = \Clock_CIC_Running:control_out_0\[1074]
Removing Rhs of wire Net_4299[1071] = \Clock_CIC_Running:control_0\[1097]
Removing Lhs of wire \Clock_CIC_Running:clk\[1072] = zero[37]
Removing Lhs of wire \Clock_CIC_Running:rst\[1073] = zero[37]
Removing Lhs of wire Net_4346[1100] = zero[37]
Removing Lhs of wire Net_4344[1101] = one[15]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_5\[1108] = \FreqDiv_3:MODULE_3:g2:a0:s_5\[1268]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_4\[1109] = \FreqDiv_3:MODULE_3:g2:a0:s_4\[1269]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_3\[1110] = \FreqDiv_3:MODULE_3:g2:a0:s_3\[1270]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_2\[1111] = \FreqDiv_3:MODULE_3:g2:a0:s_2\[1271]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_1\[1112] = \FreqDiv_3:MODULE_3:g2:a0:s_1\[1272]
Removing Lhs of wire \FreqDiv_3:add_vi_vv_MODGEN_3_0\[1113] = \FreqDiv_3:MODULE_3:g2:a0:s_0\[1273]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_23\[1154] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_22\[1155] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_21\[1156] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_20\[1157] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_19\[1158] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_18\[1159] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_17\[1160] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_16\[1161] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_15\[1162] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_14\[1163] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_13\[1164] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_12\[1165] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_11\[1166] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_10\[1167] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_9\[1168] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_8\[1169] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_7\[1170] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_6\[1171] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_5\[1172] = \FreqDiv_3:MODIN3_5\[1173]
Removing Lhs of wire \FreqDiv_3:MODIN3_5\[1173] = \FreqDiv_3:count_5\[1102]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_4\[1174] = \FreqDiv_3:MODIN3_4\[1175]
Removing Lhs of wire \FreqDiv_3:MODIN3_4\[1175] = \FreqDiv_3:count_4\[1103]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_3\[1176] = \FreqDiv_3:MODIN3_3\[1177]
Removing Lhs of wire \FreqDiv_3:MODIN3_3\[1177] = \FreqDiv_3:count_3\[1104]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_2\[1178] = \FreqDiv_3:MODIN3_2\[1179]
Removing Lhs of wire \FreqDiv_3:MODIN3_2\[1179] = \FreqDiv_3:count_2\[1105]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_1\[1180] = \FreqDiv_3:MODIN3_1\[1181]
Removing Lhs of wire \FreqDiv_3:MODIN3_1\[1181] = \FreqDiv_3:count_1\[1106]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:a_0\[1182] = \FreqDiv_3:MODIN3_0\[1183]
Removing Lhs of wire \FreqDiv_3:MODIN3_0\[1183] = \FreqDiv_3:count_0\[1107]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1311] = one[15]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1312] = one[15]
Removing Lhs of wire cydff_1D[1315] = GenClock[2]
Removing Lhs of wire \AudioClkGen:UDB_ACG:sync:lastSof\\D\[1320] = Net_3097[11]
Removing Lhs of wire cydff_34D[1331] = Net_4249[281]
Removing Lhs of wire cydff_35D[1336] = Net_3941[283]
Removing Lhs of wire cydff_36D[1337] = n4[285]
Removing Lhs of wire cydff_37D[1338] = n2[287]
Removing Lhs of wire cydff_38D[1339] = n3[289]
Removing Lhs of wire cydff_39D[1340] = n1[291]
Removing Lhs of wire cydff_40D[1341] = Net_4253[821]
Removing Lhs of wire cydff_41D[1342] = Net_3951[823]
Removing Lhs of wire cydff_2D[1356] = Net_4287[1067]

------------------------------------------------------
Aliased 0 equations, 233 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\AudioClkGen:Net_29\' (cost = 0):
\AudioClkGen:Net_29\ <= (not \AudioClkGen:Net_10\);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\AudioClkGen:UDB_ACG:sync:sofPulse\' (cost = 7):
\AudioClkGen:UDB_ACG:sync:sofPulse\ <= ((not \AudioClkGen:UDB_ACG:sync:lastSof\ and Net_3097));

Note:  Expanding virtual equation for '\AudioClkGen:UDB_ACG:sync_done\' (cost = 5):
\AudioClkGen:UDB_ACG:sync_done\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:counterZ1\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for 'Net_4343' (cost = 3):
Net_4343 <= ((cydff_2 and Net_4350 and Net_4299));

Note:  Expanding virtual equation for 'Net_4004' (cost = 0):
Net_4004 <= (not Net_183);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\FreqDiv_2:count_8\ and \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_8\' (cost = 20):
\FreqDiv_2:MODULE_2:g2:a0:s_8\ <= ((not \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_2:count_8\)
	OR (not \FreqDiv_2:count_8\ and \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_0\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:s_0\ <= (not \FreqDiv_2:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\FreqDiv_2:count_9\ and \FreqDiv_2:count_8\ and \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_0\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:s_0\ <= (not \FreqDiv_3:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_1\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_9\' (cost = 30):
\FreqDiv_2:MODULE_2:g2:a0:s_9\ <= ((not \FreqDiv_2:count_8\ and \FreqDiv_2:count_9\)
	OR (not \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_2:count_9\)
	OR (not \FreqDiv_2:count_9\ and \FreqDiv_2:count_8\ and \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_1\' (cost = 20):
\FreqDiv_2:MODULE_2:g2:a0:s_1\ <= ((not \FreqDiv_2:count_0\ and \FreqDiv_2:count_1\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_1\' (cost = 12):
\FreqDiv_3:MODULE_3:g2:a0:s_1\ <= ((not \FreqDiv_3:count_0\ and \FreqDiv_3:count_1\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_2\' (cost = 30):
\FreqDiv_2:MODULE_2:g2:a0:s_2\ <= ((not \FreqDiv_2:count_1\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_2\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_2\' (cost = 18):
\FreqDiv_3:MODULE_3:g2:a0:s_2\ <= ((not \FreqDiv_3:count_1\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_2\)
	OR (not \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_3\' (cost = 40):
\FreqDiv_2:MODULE_2:g2:a0:s_3\ <= ((not \FreqDiv_2:count_2\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_3\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_3\' (cost = 24):
\FreqDiv_3:MODULE_3:g2:a0:s_3\ <= ((not \FreqDiv_3:count_2\ and \FreqDiv_3:count_3\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_3\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_3\)
	OR (not \FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_4\' (cost = 50):
\FreqDiv_2:MODULE_2:g2:a0:s_4\ <= ((not \FreqDiv_2:count_3\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_4\)
	OR (not \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\FreqDiv_3:count_4\ and \FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_4\' (cost = 30):
\FreqDiv_3:MODULE_3:g2:a0:s_4\ <= ((not \FreqDiv_3:count_3\ and \FreqDiv_3:count_4\)
	OR (not \FreqDiv_3:count_2\ and \FreqDiv_3:count_4\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_4\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_4\)
	OR (not \FreqDiv_3:count_4\ and \FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_3:count_5\ and \FreqDiv_3:count_4\ and \FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\FreqDiv_2:count_5\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_5\' (cost = 60):
\FreqDiv_2:MODULE_2:g2:a0:s_5\ <= ((not \FreqDiv_2:count_4\ and \FreqDiv_2:count_5\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_5\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_5\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_5\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_5\)
	OR (not \FreqDiv_2:count_5\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:s_5\' (cost = 36):
\FreqDiv_3:MODULE_3:g2:a0:s_5\ <= ((not \FreqDiv_3:count_4\ and \FreqDiv_3:count_5\)
	OR (not \FreqDiv_3:count_3\ and \FreqDiv_3:count_5\)
	OR (not \FreqDiv_3:count_2\ and \FreqDiv_3:count_5\)
	OR (not \FreqDiv_3:count_1\ and \FreqDiv_3:count_5\)
	OR (not \FreqDiv_3:count_0\ and \FreqDiv_3:count_5\)
	OR (not \FreqDiv_3:count_5\ and \FreqDiv_3:count_4\ and \FreqDiv_3:count_3\ and \FreqDiv_3:count_2\ and \FreqDiv_3:count_1\ and \FreqDiv_3:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\FreqDiv_2:count_6\ and \FreqDiv_2:count_5\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_6\' (cost = 70):
\FreqDiv_2:MODULE_2:g2:a0:s_6\ <= ((not \FreqDiv_2:count_5\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_4\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_6\)
	OR (not \FreqDiv_2:count_6\ and \FreqDiv_2:count_5\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\FreqDiv_2:MODULE_2:g2:a0:s_7\' (cost = 80):
\FreqDiv_2:MODULE_2:g2:a0:s_7\ <= ((not \FreqDiv_2:count_6\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_5\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_4\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_3\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_2\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_1\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_0\ and \FreqDiv_2:count_7\)
	OR (not \FreqDiv_2:count_7\ and \FreqDiv_2:count_6\ and \FreqDiv_2:count_5\ and \FreqDiv_2:count_4\ and \FreqDiv_2:count_3\ and \FreqDiv_2:count_2\ and \FreqDiv_2:count_1\ and \FreqDiv_2:count_0\));


Substituting virtuals - pass 9:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:state_2\\D\ Creating a cycle.

Substituting virtuals - pass 10:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:state_1\\D\ Creating a cycle.

Substituting virtuals - pass 11:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:state_0\\D\ Creating a cycle.

Substituting virtuals - pass 12:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:state_3\\D\ Creating a cycle.

Substituting virtuals - pass 13:

Note: Virtual signal \AudioClkGen:UDB_ACG:transfer\\D\ Creating a cycle.

Substituting virtuals - pass 14:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync_ready\\D\ Creating a cycle.

Substituting virtuals - pass 15:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:counterAddr_2\ Creating a cycle.

Substituting virtuals - pass 16:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:counterAddr_1\ Creating a cycle.

Substituting virtuals - pass 17:

Note: Virtual signal \AudioClkGen:UDB_ACG:sync:counterAddr_0\ Creating a cycle.

Substituting virtuals - pass 18:

Note: Virtual signal \AudioClkGen:UDB_ACG:shaper:state_2\\D\ Creating a cycle.

Substituting virtuals - pass 19:

Note: Virtual signal \AudioClkGen:UDB_ACG:shaper:state_1\\D\ Creating a cycle.

Substituting virtuals - pass 20:

Note: Virtual signal \AudioClkGen:UDB_ACG:shaper:state_0\\D\ Creating a cycle.

Substituting virtuals - pass 21:

Note: Virtual signal \AudioClkGen:UDB_ACG:delta\\D\ Creating a cycle.

Substituting virtuals - pass 22:

Note: Virtual signal \AudioClkGen:UDB_ACG:div:state_1\\D\ Creating a cycle.

Substituting virtuals - pass 23:

Note: Virtual signal \AudioClkGen:UDB_ACG:div:state_0\\D\ Creating a cycle.

Substituting virtuals - pass 24:

Note: Virtual signal \AudioClkGen:UDB_ACG:div:deltaReg\\D\ Creating a cycle.

Substituting virtuals - pass 25:

Note: Virtual signal \FreqDiv_1:not_last_reset\\D\ Creating a cycle.

Substituting virtuals - pass 26:

Note: Virtual signal Net_3926D Creating a cycle.

Substituting virtuals - pass 27:

Note: Virtual signal \FreqDiv_1:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 28:

Note: Virtual signal \FreqDiv_1:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 29:

Note: Virtual signal Net_4003 Creating a cycle.

Substituting virtuals - pass 30:

Note:  Expanding virtual equation for 'q' (cost = 0):
q <= (not Net_4003);

Note:  Expanding virtual equation for 'Net_191' (cost = 0):
Net_191 <= (Net_4003);


Substituting virtuals - pass 31:

Note:  Expanding virtual equation for 'Net_4005' (cost = 1):
Net_4005 <= (not Net_4003
	OR Net_183);


Substituting virtuals - pass 32:

Note:  Expanding virtual equation for 'qp' (cost = 8):
qp <= ((not Net_183 and Net_4003));


Substituting virtuals - pass 33:

Note:  Expanding virtual equation for 'Net_193' (cost = 1):
Net_193 <= (not Net_4003
	OR Net_183);


Substituting virtuals - pass 34:

Note: Virtual signal cy_tff_3D Creating a cycle.

Substituting virtuals - pass 35:

Note: Virtual signal \FreqDiv_2:not_last_reset\\D\ Creating a cycle.

Substituting virtuals - pass 36:

Note: Virtual signal Net_4277D Creating a cycle.

Substituting virtuals - pass 37:

Note: Virtual signal \FreqDiv_2:count_9\\D\ Creating a cycle.

Substituting virtuals - pass 38:

Note: Virtual signal \FreqDiv_2:count_8\\D\ Creating a cycle.

Substituting virtuals - pass 39:

Note: Virtual signal \FreqDiv_2:count_7\\D\ Creating a cycle.

Substituting virtuals - pass 40:

Note: Virtual signal \FreqDiv_2:count_6\\D\ Creating a cycle.

Substituting virtuals - pass 41:

Note: Virtual signal \FreqDiv_2:count_5\\D\ Creating a cycle.

Substituting virtuals - pass 42:

Note: Virtual signal \FreqDiv_2:count_4\\D\ Creating a cycle.

Substituting virtuals - pass 43:

Note: Virtual signal \FreqDiv_2:count_3\\D\ Creating a cycle.

Substituting virtuals - pass 44:

Note: Virtual signal \FreqDiv_2:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 45:

Note: Virtual signal \FreqDiv_2:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 46:

Note: Virtual signal \FreqDiv_2:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 47:

Note: Virtual signal Net_4350D Creating a cycle.

Substituting virtuals - pass 48:

Note: Virtual signal \FreqDiv_3:not_last_reset\\D\ Creating a cycle.

Substituting virtuals - pass 49:

Note: Virtual signal \FreqDiv_3:count_5\\D\ Creating a cycle.

Substituting virtuals - pass 50:

Note: Virtual signal \FreqDiv_3:count_4\\D\ Creating a cycle.

Substituting virtuals - pass 51:

Note: Virtual signal \FreqDiv_3:count_3\\D\ Creating a cycle.

Substituting virtuals - pass 52:

Note: Virtual signal \FreqDiv_3:count_2\\D\ Creating a cycle.

Substituting virtuals - pass 53:

Note: Virtual signal \FreqDiv_3:count_1\\D\ Creating a cycle.

Substituting virtuals - pass 54:

Note: Virtual signal \FreqDiv_3:count_0\\D\ Creating a cycle.

Substituting virtuals - pass 55:


----------------------------------------------------------
Circuit simplification results:

	Expanded 93 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Aliasing cy_tff_3D to Net_4003
Aliasing \FreqDiv_2:not_last_reset\\D\ to one
Aliasing \FreqDiv_3:not_last_reset\\D\ to one
Removing Rhs of wire GenClock[2] = \AudioClkGen:Net_10\[9]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[487] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[497] = zero[37]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[507] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1036] = zero[37]
Removing Lhs of wire \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1046] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1282] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1292] = zero[37]
Removing Lhs of wire \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1302] = zero[37]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[1332] = one[15]
Removing Lhs of wire cy_tff_3D[1343] = Net_4003[631]
Removing Lhs of wire \FreqDiv_2:not_last_reset\\D\[1344] = one[15]
Removing Lhs of wire \FreqDiv_3:not_last_reset\\D\[1358] = one[15]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_4003' (cost = 0):
Net_4003 <= (not Net_183);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 1 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing qp to Net_4003
Removing Lhs of wire qp[736] = Net_4003[631]
Removing Lhs of wire q[758] = Net_183[633]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj" -dcpsoc3 REDOUBLER.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.100ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Tuesday, 10 March 2015 07:40:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\apa-store\peter\Docs\Consult\ORB\FiReBuG\USB Prototype\REDOUBLER\alwynallan\redoubler\psoc_creator_firmware\REDOUBLER.cydsn\REDOUBLER.cyprj -d CY8C5666LTI-LP005 REDOUBLER.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_3:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock ClkGenOut_Sync to clock ILO because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_1 to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_2 to clock BUS_CLK because it is a pass-through
Assigning clock USBFS_Clock_vbus_3 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_CIC'. Fanout=25, Signal=Net_4258
    Digital Clock 1: Automatic-assigning  clock 'AudioClkGen_Clock_SCK'. Fanout=0, Signal=Net_55
    Digital Clock 2: Automatic-assigning  clock 'AudioClkGen_Clock_I2S'. Fanout=0, Signal=I2Sclk
    Digital Clock 3: Automatic-assigning  clock 'AudioClkGen_Ref'. Fanout=1, Signal=Net_3093
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \AudioClkGen:UDB_ACG:CtlClkSync\: with output requested to be asynchronous
        ClockIn: AudioClkGen_Ref was determined to be a global clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: AudioClkGen_Ref, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_4277:macrocell.q
        Effective Clock: Clock_CIC
        Enable Signal: Net_4277:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \FreqDiv_2:not_last_reset\, Duplicate of \FreqDiv_1:not_last_reset\ 
    MacroCell: Name=\FreqDiv_2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \FreqDiv_2:not_last_reset\ (fanout=11)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \FreqDiv_2:count_0\, Duplicate of \FreqDiv_1:count_0\ 
    MacroCell: Name=\FreqDiv_2:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_2:count_0\ (fanout=11)

    Removing \FreqDiv_2:count_1\, Duplicate of \FreqDiv_1:count_1\ 
    MacroCell: Name=\FreqDiv_2:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_2:count_1\ (fanout=10)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = C0o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C0o(0)__PA ,
            input => c0 ,
            annotation => Net_3985 ,
            pad => C0o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C1o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C1o(0)__PA ,
            input => c1 ,
            annotation => Net_4217 ,
            pad => C1o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C2o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C2o(0)__PA ,
            input => c2 ,
            annotation => Net_4215 ,
            pad => C2o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C3o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C3o(0)__PA ,
            input => c3 ,
            annotation => Net_4218 ,
            pad => C3o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_sink(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_sink(0)__PA ,
            input => Net_4290 ,
            annotation => Net_4229 ,
            pad => LED_sink(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA0m(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA0m(0)__PA ,
            analog_term => \Opamp_0:Net_29\ ,
            annotation => Net_260 ,
            pad => OA0m(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA0o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA0o(0)__PA ,
            analog_term => u0o ,
            annotation => Net_4192 ,
            pad => OA0o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA1m(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA1m(0)__PA ,
            analog_term => \Opamp_1:Net_29\ ,
            annotation => Net_4195 ,
            pad => OA1m(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA1o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA1o(0)__PA ,
            analog_term => u1o ,
            annotation => Net_4196 ,
            pad => OA1o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA2m(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA2m(0)__PA ,
            analog_term => \Opamp_2:Net_29\ ,
            annotation => Net_4199 ,
            pad => OA2m(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA2o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA2o(0)__PA ,
            analog_term => u2o ,
            annotation => Net_4200 ,
            pad => OA2o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA3m(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA3m(0)__PA ,
            analog_term => \Opamp_3:Net_29\ ,
            annotation => Net_4203 ,
            pad => OA3m(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OA3o(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OA3o(0)__PA ,
            analog_term => u3o ,
            annotation => Net_4204 ,
            pad => OA3o(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12a(0)__PA ,
            analog_term => u3o ,
            annotation => Net_4204 ,
            pad => Pin_12a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6a(0)__PA ,
            analog_term => u1o ,
            annotation => Net_4196 ,
            pad => Pin_6a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=GenClock, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
        );
        Output = GenClock (fanout=1)
        Properties               : 
        {
            clock_driver = "GenClock"
        }

    MacroCell: Name=Net_183, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_183 (fanout=5)

    MacroCell: Name=Net_3926, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \FreqDiv_1:not_last_reset\ * !Net_3926 * !\FreqDiv_1:count_1\
            + \FreqDiv_1:not_last_reset\ * !Net_3926 * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_3926 (fanout=2)

    MacroCell: Name=Net_3936, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3941
        );
        Output = Net_3936 (fanout=1)

    MacroCell: Name=Net_3941, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n2
        );
        Output = Net_3941 (fanout=2)

    MacroCell: Name=Net_3954, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4249
        );
        Output = Net_3954 (fanout=1)

    MacroCell: Name=Net_4003, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_183
        );
        Output = Net_4003 (fanout=2)

    MacroCell: Name=Net_4249, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n4
        );
        Output = Net_4249 (fanout=2)

    MacroCell: Name=Net_4277, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_4277
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\ * Net_4277 * !\FreqDiv_2:count_9\ * 
              !\FreqDiv_2:count_8\ * !\FreqDiv_2:count_7\ * 
              !\FreqDiv_2:count_6\ * !\FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              !\FreqDiv_2:count_2\
            + \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\ * !Net_4277 * 
              \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
        );
        Output = Net_4277 (fanout=2)

    MacroCell: Name=Net_4290, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_2 * Net_4350 * Net_4299
        );
        Output = Net_4290 (fanout=1)

    MacroCell: Name=Net_4350, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4350 * !\FreqDiv_3:not_last_reset\
            + !Net_4350 * \FreqDiv_3:count_5\ * \FreqDiv_3:count_4\ * 
              !\FreqDiv_3:count_3\ * !\FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
            + Net_4350 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_5\ * 
              !\FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
        );
        Output = Net_4350 (fanout=2)

    MacroCell: Name=\AudioClkGen:UDB_ACG:delta\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              !\AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              !\AudioClkGen:UDB_ACG:delta\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              \AudioClkGen:UDB_ACG:delta\
        );
        Output = \AudioClkGen:UDB_ACG:delta\ (fanout=2)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:deltaReg\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              !\AudioClkGen:UDB_ACG:delta\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:delta\ * \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              !\AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:deltaReg\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:ce0\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_0\ (fanout=5)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_1\ (fanout=5)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:trigger_shaper\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_0\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_1\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_2\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_2\
            + \AudioClkGen:UDB_ACG:sync_ready\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_2\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3097 * !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\
            + Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:lastSof\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_0\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_1\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync:counterZ0\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_2\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_0\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_1\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_2\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:lastSof\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3097
        );
        Output = \AudioClkGen:UDB_ACG:sync:lastSof\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:state_3\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
        );
        Output = \AudioClkGen:UDB_ACG:sync:state_3\ (fanout=9)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync_ready\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync_ready\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync_ready\
        );
        Output = \AudioClkGen:UDB_ACG:sync_ready\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:transfer\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync_ready\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:transfer\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=12)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=11)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=12)

    MacroCell: Name=\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=9)

    MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
            + \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\
            + !\FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_3\ (fanout=9)

    MacroCell: Name=\FreqDiv_2:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_4\ (fanout=8)

    MacroCell: Name=\FreqDiv_2:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_5\ (fanout=8)

    MacroCell: Name=\FreqDiv_2:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_5\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_6\ (fanout=8)

    MacroCell: Name=\FreqDiv_2:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_7\ (fanout=8)

    MacroCell: Name=\FreqDiv_2:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_2:count_8\ (fanout=7)

    MacroCell: Name=\FreqDiv_2:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_2:count_9\ (fanout=7)

    MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=6)

    MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FreqDiv_3:not_last_reset\
            + \FreqDiv_3:count_5\ * \FreqDiv_3:count_4\ * 
              !\FreqDiv_3:count_3\ * !\FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\
            + !\FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=6)

    MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=5)

    MacroCell: Name=\FreqDiv_3:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_3\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:count_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_5\ * 
              \FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_3\ * 
              \FreqDiv_3:count_2\ * \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_4\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:count_5\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_5\ * 
              \FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_4\ * 
              \FreqDiv_3:count_3\ * \FreqDiv_3:count_2\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_5\ (fanout=4)

    MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=7)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: PosEdge(Net_4277)
        Main Equation            : 1 pterm
        (
              n4 * n2 * n3 * n1
        );
        Output = cydff_2 (fanout=1)

    MacroCell: Name=n1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_183 * c1
            + Net_183 * c0
        );
        Output = n1 (fanout=3)

    MacroCell: Name=n2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n1
        );
        Output = n2 (fanout=3)

    MacroCell: Name=n3, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_183 * c3
            + Net_183 * c2
        );
        Output = n3 (fanout=3)

    MacroCell: Name=n4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n3
        );
        Output = n4 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\AudioClkGen:UDB_ACG:div:Div:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:div:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:div:state_0\ ,
            ce0_comb => \AudioClkGen:UDB_ACG:div:ce0\ ,
            ce1_comb => \AudioClkGen:UDB_ACG:trigger_shaper\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
            route_si => \AudioClkGen:UDB_ACG:value\ ,
            chain_out => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \AudioClkGen:UDB_ACG:shaper:Div:u1\

    datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u1\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
            route_si => \AudioClkGen:UDB_ACG:value\ ,
            cl0_comb => \AudioClkGen:UDB_ACG:shaper:cl0_1\ ,
            chain_in => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AudioClkGen:UDB_ACG:shaper:Div:u0\

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:Counter:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:counterAddr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:counterAddr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:counterAddr_0\ ,
            z0_comb => \AudioClkGen:UDB_ACG:sync:counterZ0\ ,
            z1_comb => \AudioClkGen:UDB_ACG:sync:counterZ1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
            chain_out => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u1\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
            so_comb => \AudioClkGen:UDB_ACG:value\ ,
            chain_in => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_7 => n1 ,
            status_6 => n3 ,
            status_5 => n2 ,
            status_4 => n4 ,
            status_3 => Net_3941 ,
            status_2 => Net_4249 ,
            status_1 => Net_3936 ,
            status_0 => Net_3954 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \USBFS:dma_nrq_sync_6\ ,
            status_5 => \USBFS:dma_nrq_sync_5\ ,
            status_4 => \USBFS:dma_nrq_sync_4\ ,
            status_3 => \USBFS:dma_nrq_sync_3\ ,
            status_2 => \USBFS:dma_nrq_sync_2\ ,
            status_1 => \USBFS:dma_nrq_sync_1\ ,
            status_0 => \USBFS:dma_nrq_sync_0\ ,
            interrupt => \USBFS:Net_1768\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_1 => \USBFS:dma_nrq_sync_7\ ,
            status_0 => \USBFS:Net_1768\ ,
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000011"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\USBFS:nrqSync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_0\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[1]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \USBFS:dma_nrq_1\ ,
            out => \USBFS:dma_nrq_sync_1\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[2]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_2\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[3]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_3\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[4]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_4\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[5]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \USBFS:dma_nrq_5\ ,
            out => \USBFS:dma_nrq_sync_5\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[6]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_6\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\USBFS:nrqSync:genblk1[7]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            out => \USBFS:dma_nrq_sync_7\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Clock_CIC_Running:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Clock_CIC_Running:control_7\ ,
            control_6 => \Clock_CIC_Running:control_6\ ,
            control_5 => \Clock_CIC_Running:control_5\ ,
            control_4 => \Clock_CIC_Running:control_4\ ,
            control_3 => \Clock_CIC_Running:control_3\ ,
            control_2 => \Clock_CIC_Running:control_2\ ,
            control_1 => \Clock_CIC_Running:control_1\ ,
            control_0 => Net_4299 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_8to16
        PORT MAP (
            dmareq => Net_3926 ,
            termin => zero ,
            termout => Net_3979 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_3979 ,
            termin => zero ,
            termout => Net_3555 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =USBInDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_2599 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:dma_nrq_1\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep6\
        PORT MAP (
            dmareq => \USBFS:dma_req_5\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:dma_nrq_5\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:EP_DMA_Done_isr\
        PORT MAP (
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_InDMADone
        PORT MAP (
            interrupt => Net_2599 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_3555 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Tick
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   17 :   31 :   48 :  35.42%
UDB Macrocells                :   52 :  108 :  160 :  32.50%
UDB Unique Pterms             :   91 :  229 :  320 :  28.44%
UDB Total Pterms              :  102 :      :      : 
UDB Datapath Cells            :    6 :   14 :   20 :  30.00%
UDB Status Cells              :    5 :   15 :   20 :  25.00%
             Status Registers :    1 
            StatusI Registers :    2 
                   Sync Cells :    8 (in 2 status cells)
UDB Control Cells             :    1 :   19 :   20 :   5.00%
            Control Registers :    1 
DMA Channels                  :    5 :   19 :   24 :  20.83%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    4 :    0 :    4 : 100.00%
Comparator Fixed Blocks       :    4 :    0 :    4 : 100.00%
Opamp Fixed Blocks            :    4 :    0 :    4 : 100.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.479ms
Tech mapping phase: Elapsed time ==> 1s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : C0o(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : C1o(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : C2o(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : C3o(0) (fixed)
[IOP=(12)][IoId=(5)] : LED_sink(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LED_sink_SIOREF_0 (fixed)
IO_3@[IOP=(0)][IoId=(3)] : OA0m(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OA0o(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : OA1m(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : OA1o(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : OA2m(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : OA2o(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : OA3m(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : OA3o(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_12a(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_6a(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_3:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_2:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_0:ABuf\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_0:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_3:ctComp\
SC[0]@[FFB(SC,0)] : \Sample_Hold_0:SC\
SC[1]@[FFB(SC,1)] : \Sample_Hold_1:SC\
SC[2]@[FFB(SC,2)] : \Sample_Hold_2:SC\
SC[3]@[FFB(SC,3)] : \Sample_Hold_3:SC\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : C0o(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : C1o(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : C2o(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : C3o(0) (fixed)
[IOP=(12)][IoId=(5)] : LED_sink(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : LED_sink_SIOREF_0 (fixed)
IO_3@[IOP=(0)][IoId=(3)] : OA0m(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OA0o(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : OA1m(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : OA1o(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : OA2m(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : OA2o(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : OA3m(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : OA3o(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_12a(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_6a(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_3:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \Opamp_2:ABuf\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_0:ABuf\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_0:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \Comp_2:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_3:ctComp\
SC[0]@[FFB(SC,0)] : \Sample_Hold_0:SC\
SC[3]@[FFB(SC,3)] : \Sample_Hold_1:SC\
SC[1]@[FFB(SC,1)] : \Sample_Hold_2:SC\
SC[2]@[FFB(SC,2)] : \Sample_Hold_3:SC\
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 11s.940ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "u0o" overuses wire "AGR[5]"
Net "u1o" overuses wire "sc1 out Wire"
Net "u1o" overuses wire "AGR[5]"
Net "u3o" overuses wire "AGR[7]"
Net "u0i" overuses wire "AGL[7]"
Net "u0i" overuses wire "AGL[7]"
Net "u1i" overuses wire "AGR[6]"
Net "u1i" overuses wire "AGR[6]"
Net "u2i" overuses wire "sc1 out Wire"
Net "u2i" overuses wire "AGR[7]"
Net "u2i" overuses wire "AGL[7]"
Net "u2i" overuses wire "AGR[7]"
Net "u3i" overuses wire "AGR[6]"
Net "u0o" overuses wire "AGL[5]"
Net "u3o" overuses wire "AGR[4]"
Net "u0i" overuses wire "AGL[5]"
Net "u0i" overuses wire "AGL[5]"
Net "u1i" overuses wire "AGR[4]"
Net "u1i" overuses wire "AGR[4]"
Analog Routing phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \Opamp_0:Net_29\ {
    opamp_0_vminus
    opamp_0_vminus_x_p0_3
    p0_3
  }
  Net: u0o {
    sc_3_vin
    agr5_x_sc_3_vin
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \Opamp_1:Net_29\ {
    opamp_1_vminus
    opamp_1_vminus_x_p3_4
    p3_4
  }
  Net: u1o {
    sc_0_vin
    amuxbusl_x_sc_0_vin
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_p3_6
    p3_6
    amuxbusr_x_p3_1
    p3_1
  }
  Net: \Opamp_2:Net_29\ {
    opamp_2_vminus
    opamp_2_vminus_x_p0_5
    p0_5
  }
  Net: u2o {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \Opamp_3:Net_29\ {
    opamp_3_vminus
    opamp_3_vminus_x_p3_2
    p3_2
  }
  Net: u3o {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agr4_x_p3_0
    p3_0
    agr7_x_sc_1_vin
    agr7
    agr7_x_p3_7
    p3_7
  }
  Net: u0i {
    sc_0_vout
    agl1_x_sc_0_vout
    agl1
    agl1_x_comp_0_vplus
    comp_0_vplus
    agl7_x_sc_0_vout
    agl7
    agl7_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: vdda2 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    comp_vref_vdda_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_1_vminus
    comp_3_vminus_x_comp_vref_vdda_0256
    comp_3_vminus
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
    comp_2_vminus_x_comp_vref_vdda_0256
    comp_2_vminus
  }
  Net: u1i {
    sc_3_vout
    abusr0_x_sc_3_vout
    abusr0
    abusr0_x_opamp_1_vplus
    opamp_1_vplus
    abusr0_x_comp_3_vplus
    comp_3_vplus
  }
  Net: u2i {
    sc_1_vout
    abusr1_x_sc_1_vout
    abusr1
    abusl1_x_abusr1
    abusl1
    abusl1_x_opamp_2_vplus
    opamp_2_vplus
    abusr1_x_comp_1_vplus
    comp_1_vplus
  }
  Net: u3i {
    sc_2_vout
    agl6_x_sc_2_vout
    agl6
    agl6_x_agr6
    agr6
    agr6_x_opamp_3_vplus
    opamp_3_vplus
    agl6_x_comp_2_vplus
    comp_2_vplus
  }
  Net: \Sample_Hold_0:Net_105\ {
  }
  Net: \Sample_Hold_1:Net_105\ {
  }
  Net: \Sample_Hold_2:Net_105\ {
  }
  Net: \Sample_Hold_3:Net_105\ {
  }
}
Map of item to net {
  opamp_0_vminus                                   -> \Opamp_0:Net_29\
  opamp_0_vminus_x_p0_3                            -> \Opamp_0:Net_29\
  p0_3                                             -> \Opamp_0:Net_29\
  sc_3_vin                                         -> u0o
  agr5_x_sc_3_vin                                  -> u0o
  agr5                                             -> u0o
  agl5_x_agr5                                      -> u0o
  agl5                                             -> u0o
  agl5_x_p0_1                                      -> u0o
  p0_1                                             -> u0o
  opamp_1_vminus                                   -> \Opamp_1:Net_29\
  opamp_1_vminus_x_p3_4                            -> \Opamp_1:Net_29\
  p3_4                                             -> \Opamp_1:Net_29\
  sc_0_vin                                         -> u1o
  amuxbusl_x_sc_0_vin                              -> u1o
  amuxbusl                                         -> u1o
  amuxbusl_x_amuxbusr                              -> u1o
  amuxbusr                                         -> u1o
  amuxbusr_x_p3_6                                  -> u1o
  p3_6                                             -> u1o
  amuxbusr_x_p3_1                                  -> u1o
  p3_1                                             -> u1o
  opamp_2_vminus                                   -> \Opamp_2:Net_29\
  opamp_2_vminus_x_p0_5                            -> \Opamp_2:Net_29\
  p0_5                                             -> \Opamp_2:Net_29\
  sc_2_vin                                         -> u2o
  agl4_x_sc_2_vin                                  -> u2o
  agl4                                             -> u2o
  agl4_x_p0_0                                      -> u2o
  p0_0                                             -> u2o
  opamp_3_vminus                                   -> \Opamp_3:Net_29\
  opamp_3_vminus_x_p3_2                            -> \Opamp_3:Net_29\
  p3_2                                             -> \Opamp_3:Net_29\
  sc_1_vin                                         -> u3o
  agr4_x_sc_1_vin                                  -> u3o
  agr4                                             -> u3o
  agr4_x_p3_0                                      -> u3o
  p3_0                                             -> u3o
  agr7_x_sc_1_vin                                  -> u3o
  agr7                                             -> u3o
  agr7_x_p3_7                                      -> u3o
  p3_7                                             -> u3o
  sc_0_vout                                        -> u0i
  agl1_x_sc_0_vout                                 -> u0i
  agl1                                             -> u0i
  agl1_x_comp_0_vplus                              -> u0i
  comp_0_vplus                                     -> u0i
  agl7_x_sc_0_vout                                 -> u0i
  agl7                                             -> u0i
  agl7_x_opamp_0_vplus                             -> u0i
  opamp_0_vplus                                    -> u0i
  common_Vdda/2                                    -> vdda2
  common_Vdda/2_x_comp_vref_vdda                   -> vdda2
  comp_vref_vdda                                   -> vdda2
  comp_vref_vdda_x_comp_vref_vdda_0256             -> vdda2
  comp_vref_vdda_0256                              -> vdda2
  comp_1_vminus_x_comp_vref_vdda_0256              -> vdda2
  comp_1_vminus                                    -> vdda2
  comp_3_vminus_x_comp_vref_vdda_0256              -> vdda2
  comp_3_vminus                                    -> vdda2
  comp_0_vminus_x_comp_vref_vdda_0256              -> vdda2
  comp_0_vminus                                    -> vdda2
  comp_2_vminus_x_comp_vref_vdda_0256              -> vdda2
  comp_2_vminus                                    -> vdda2
  sc_3_vout                                        -> u1i
  abusr0_x_sc_3_vout                               -> u1i
  abusr0                                           -> u1i
  abusr0_x_opamp_1_vplus                           -> u1i
  opamp_1_vplus                                    -> u1i
  abusr0_x_comp_3_vplus                            -> u1i
  comp_3_vplus                                     -> u1i
  sc_1_vout                                        -> u2i
  abusr1_x_sc_1_vout                               -> u2i
  abusr1                                           -> u2i
  abusl1_x_abusr1                                  -> u2i
  abusl1                                           -> u2i
  abusl1_x_opamp_2_vplus                           -> u2i
  opamp_2_vplus                                    -> u2i
  abusr1_x_comp_1_vplus                            -> u2i
  comp_1_vplus                                     -> u2i
  sc_2_vout                                        -> u3i
  agl6_x_sc_2_vout                                 -> u3i
  agl6                                             -> u3i
  agl6_x_agr6                                      -> u3i
  agr6                                             -> u3i
  agr6_x_opamp_3_vplus                             -> u3i
  opamp_3_vplus                                    -> u3i
  agl6_x_comp_2_vplus                              -> u3i
  comp_2_vplus                                     -> u3i
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   22 :   40 :  45.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.61
                   Pterms :            5.39
               Macrocells :            2.89
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 793, final cost is 793 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      10.60 :       5.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3097 * !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\
            + Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:lastSof\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:lastSof\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3097
        );
        Output = \AudioClkGen:UDB_ACG:sync:lastSof\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u1\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
        route_si => \AudioClkGen:UDB_ACG:value\ ,
        cl0_comb => \AudioClkGen:UDB_ACG:shaper:cl0_1\ ,
        chain_in => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AudioClkGen:UDB_ACG:shaper:Div:u0\

controlcell: Name =\Clock_CIC_Running:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Clock_CIC_Running:control_7\ ,
        control_6 => \Clock_CIC_Running:control_6\ ,
        control_5 => \Clock_CIC_Running:control_5\ ,
        control_4 => \Clock_CIC_Running:control_4\ ,
        control_3 => \Clock_CIC_Running:control_3\ ,
        control_2 => \Clock_CIC_Running:control_2\ ,
        control_1 => \Clock_CIC_Running:control_1\ ,
        control_0 => Net_4299 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[1]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \USBFS:dma_nrq_1\ ,
        out => \USBFS:dma_nrq_sync_1\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_0\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[2]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_2\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[4]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_4\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\USBFS:EP8_DMA_Done_SR:sts_intr:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_1 => \USBFS:dma_nrq_sync_7\ ,
        status_0 => \USBFS:Net_1768\ ,
        interrupt => \USBFS:Net_1522\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000011"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync:counterZ0\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4290, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_2 * Net_4350 * Net_4299
        );
        Output = Net_4290 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync_ready\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync_ready\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync_ready\
        );
        Output = \AudioClkGen:UDB_ACG:sync_ready\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:Counter:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:counterAddr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:counterAddr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:counterAddr_0\ ,
        z0_comb => \AudioClkGen:UDB_ACG:sync:counterZ0\ ,
        z1_comb => \AudioClkGen:UDB_ACG:sync:counterZ1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=n1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_183 * c1
            + Net_183 * c0
        );
        Output = n1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=n2, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n1
        );
        Output = n2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3936, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3941
        );
        Output = Net_3936 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3941, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n2
        );
        Output = Net_3941 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_4249, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n4
        );
        Output = Net_4249 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_183, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_183 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
        chain_out => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\

synccell: Name =\USBFS:nrqSync:genblk1[7]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_7\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: PosEdge(Net_4277)
        Main Equation            : 1 pterm
        (
              n4 * n2 * n3 * n1
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4003, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_183
        );
        Output = Net_4003 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=n3, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_183 * c3
            + Net_183 * c2
        );
        Output = n3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3954, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4249
        );
        Output = Net_3954 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=n4, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n3
        );
        Output = n4 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u1\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
        so_comb => \AudioClkGen:UDB_ACG:value\ ,
        chain_in => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_7 => n1 ,
        status_6 => n3 ,
        status_5 => n2 ,
        status_4 => n4 ,
        status_3 => Net_3941 ,
        status_2 => Net_4249 ,
        status_1 => Net_3936 ,
        status_0 => Net_3954 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:trigger_shaper\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_2\
            + \AudioClkGen:UDB_ACG:sync_ready\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=GenClock, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
        );
        Output = GenClock (fanout=1)
        Properties               : 
        {
            clock_driver = "GenClock"
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
        route_si => \AudioClkGen:UDB_ACG:value\ ,
        chain_out => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \AudioClkGen:UDB_ACG:shaper:Div:u1\

statusicell: Name =\USBFS:EP17_DMA_Done_SR:sts_intr:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \USBFS:dma_nrq_sync_6\ ,
        status_5 => \USBFS:dma_nrq_sync_5\ ,
        status_4 => \USBFS:dma_nrq_sync_4\ ,
        status_3 => \USBFS:dma_nrq_sync_3\ ,
        status_2 => \USBFS:dma_nrq_sync_2\ ,
        status_1 => \USBFS:dma_nrq_sync_1\ ,
        status_0 => \USBFS:dma_nrq_sync_0\ ,
        interrupt => \USBFS:Net_1768\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:delta\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              !\AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              !\AudioClkGen:UDB_ACG:delta\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              \AudioClkGen:UDB_ACG:delta\
        );
        Output = \AudioClkGen:UDB_ACG:delta\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:transfer\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync_ready\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:transfer\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:deltaReg\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              !\AudioClkGen:UDB_ACG:delta\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:delta\ * \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              !\AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:deltaReg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_1\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:ce0\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:state_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
        );
        Output = \AudioClkGen:UDB_ACG:sync:state_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_1\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\AudioClkGen:UDB_ACG:div:Div:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:div:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:div:state_0\ ,
        ce0_comb => \AudioClkGen:UDB_ACG:div:ce0\ ,
        ce1_comb => \AudioClkGen:UDB_ACG:trigger_shaper\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[5]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \USBFS:dma_nrq_5\ ,
        out => \USBFS:dma_nrq_sync_5\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\USBFS:nrqSync:genblk1[6]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_6\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_3:count_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FreqDiv_3:not_last_reset\
            + \FreqDiv_3:count_5\ * \FreqDiv_3:count_4\ * 
              !\FreqDiv_3:count_3\ * !\FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\
            + !\FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_4350, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4350 * !\FreqDiv_3:not_last_reset\
            + !Net_4350 * \FreqDiv_3:count_5\ * \FreqDiv_3:count_4\ * 
              !\FreqDiv_3:count_3\ * !\FreqDiv_3:count_2\ * 
              !\FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
            + Net_4350 * \FreqDiv_3:not_last_reset\ * !\FreqDiv_3:count_5\ * 
              !\FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              !\FreqDiv_3:count_0\
        );
        Output = Net_4350 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_3:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\
        );
        Output = \FreqDiv_3:count_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_3:count_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_2\ * 
              \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_3\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_3:count_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_3:count_4\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_5\ * 
              \FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_3\ * 
              \FreqDiv_3:count_2\ * \FreqDiv_3:count_1\ * \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_4\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_3:count_5\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_5\ * 
              \FreqDiv_3:count_4\ * !\FreqDiv_3:count_3\ * 
              !\FreqDiv_3:count_2\ * !\FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
            + \FreqDiv_3:not_last_reset\ * \FreqDiv_3:count_4\ * 
              \FreqDiv_3:count_3\ * \FreqDiv_3:count_2\ * \FreqDiv_3:count_1\ * 
              \FreqDiv_3:count_0\
        );
        Output = \FreqDiv_3:count_5\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_3:not_last_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_3:not_last_reset\ (fanout=7)
        Properties               : 
        {
        }
}

synccell: Name =\USBFS:nrqSync:genblk1[3]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        out => \USBFS:dma_nrq_sync_3\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_4277, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FreqDiv_1:not_last_reset\ * !Net_4277
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\ * Net_4277 * !\FreqDiv_2:count_9\ * 
              !\FreqDiv_2:count_8\ * !\FreqDiv_2:count_7\ * 
              !\FreqDiv_2:count_6\ * !\FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              !\FreqDiv_2:count_2\
            + \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\ * !Net_4277 * 
              \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
        );
        Output = Net_4277 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_5\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_5\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:count_6\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_5\ * \FreqDiv_2:count_4\ * 
              \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_6\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_8\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * 
              \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_2:count_8\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_9\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \FreqDiv_2:count_9\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_2:count_7\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * 
              \FreqDiv_2:count_7\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\ * 
              \FreqDiv_2:count_2\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              \FreqDiv_2:count_4\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_2:count_4\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\ * \FreqDiv_2:count_3\ * \FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_4\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_2:count_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\FreqDiv_1:not_last_reset\
            + !\FreqDiv_1:count_1\
            + !\FreqDiv_1:count_0\
            + \FreqDiv_2:count_9\ * \FreqDiv_2:count_8\ * \FreqDiv_2:count_7\ * 
              \FreqDiv_2:count_6\ * \FreqDiv_2:count_5\ * 
              !\FreqDiv_2:count_4\ * !\FreqDiv_2:count_3\
            + !\FreqDiv_2:count_2\
        );
        Output = \FreqDiv_2:count_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_2:count_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_2:count_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3926, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \FreqDiv_1:not_last_reset\ * !Net_3926 * !\FreqDiv_1:count_1\
            + \FreqDiv_1:not_last_reset\ * !Net_3926 * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_3926 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_4258) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_3555 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:EP_DMA_Done_isr\
        PORT MAP (
            interrupt => \USBFS:Net_1522\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_InDMADone
        PORT MAP (
            interrupt => Net_2599 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_Tick
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_3979 ,
            termin => zero ,
            termout => Net_3555 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:dma_nrq_1\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =USBInDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_2599 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =DMA_8to16
        PORT MAP (
            dmareq => Net_3926 ,
            termin => zero ,
            termout => Net_3979 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(5)] 
    drqcell: Name =\USBFS:ep6\
        PORT MAP (
            dmareq => \USBFS:dma_req_5\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:dma_nrq_5\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = OA2o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA2o(0)__PA ,
        analog_term => u2o ,
        annotation => Net_4200 ,
        pad => OA2o(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OA0o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA0o(0)__PA ,
        analog_term => u0o ,
        annotation => Net_4192 ,
        pad => OA0o(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OA0m(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA0m(0)__PA ,
        analog_term => \Opamp_0:Net_29\ ,
        annotation => Net_260 ,
        pad => OA0m(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OA2m(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA2m(0)__PA ,
        analog_term => \Opamp_2:Net_29\ ,
        annotation => Net_4199 ,
        pad => OA2m(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = C2o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C2o(0)__PA ,
        input => c2 ,
        annotation => Net_4215 ,
        pad => C2o(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = C0o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C0o(0)__PA ,
        input => c0 ,
        annotation => Net_3985 ,
        pad => C0o(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_12a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12a(0)__PA ,
        analog_term => u3o ,
        annotation => Net_4204 ,
        pad => Pin_12a(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_6a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6a(0)__PA ,
        analog_term => u1o ,
        annotation => Net_4196 ,
        pad => Pin_6a(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OA3m(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA3m(0)__PA ,
        analog_term => \Opamp_3:Net_29\ ,
        annotation => Net_4203 ,
        pad => OA3m(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = C3o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C3o(0)__PA ,
        input => c3 ,
        annotation => Net_4218 ,
        pad => C3o(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OA1m(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA1m(0)__PA ,
        analog_term => \Opamp_1:Net_29\ ,
        annotation => Net_4195 ,
        pad => OA1m(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = C1o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C1o(0)__PA ,
        input => c1 ,
        annotation => Net_4217 ,
        pad => C1o(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OA1o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA1o(0)__PA ,
        analog_term => u1o ,
        annotation => Net_4196 ,
        pad => OA1o(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OA3o(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OA3o(0)__PA ,
        analog_term => u3o ,
        annotation => Net_4204 ,
        pad => OA3o(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=5]: 
Pin : Name = LED_sink(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_sink(0)__PA ,
        input => Net_4290 ,
        annotation => Net_4229 ,
        pad => LED_sink(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "5620bf3e-db0a-4b72-a1f7-28497bad0718/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => GenClock ,
            dclk_glb_0 => Net_4258 ,
            dclk_0 => Net_4258_local ,
            dclk_glb_1 => Net_55 ,
            dclk_1 => Net_55_local ,
            dclk_glb_2 => I2Sclk ,
            dclk_2 => I2Sclk_local ,
            dclk_glb_3 => Net_3093 ,
            dclk_3 => Net_3093_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\Comp_0:ctComp\
        PORT MAP (
            vplus => u0i ,
            vminus => vdda2 ,
            out => c0 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,1)]: 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => u2i ,
            vminus => vdda2 ,
            out => c2 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,2)]: 
    comparatorcell: Name =\Comp_3:ctComp\
        PORT MAP (
            vplus => u3i ,
            vminus => vdda2 ,
            out => c3 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ [FFB(Comparator,3)]: 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => u1i ,
            vminus => vdda2 ,
            out => c1 );
        Properties:
        {
            cy_registers = ""
        }
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
SC Fixed Block group 0: 
    SC Block @ [FFB(SC,0)]: 
    sccell: Name =\Sample_Hold_0:SC\
        PORT MAP (
            vref => \Sample_Hold_0:Net_105\ ,
            vin => u1o ,
            dyn_cntl_udb => Net_4003 ,
            modout => \Sample_Hold_0:Net_56\ ,
            vout => u0i );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,1)]: 
    sccell: Name =\Sample_Hold_2:SC\
        PORT MAP (
            vref => \Sample_Hold_2:Net_105\ ,
            vin => u3o ,
            dyn_cntl_udb => Net_4003 ,
            modout => \Sample_Hold_2:Net_56\ ,
            vout => u2i );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\Sample_Hold_3:SC\
        PORT MAP (
            vref => \Sample_Hold_3:Net_105\ ,
            vin => u2o ,
            dyn_cntl_udb => Net_183 ,
            modout => \Sample_Hold_3:Net_56\ ,
            vout => u3i );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,3)]: 
    sccell: Name =\Sample_Hold_1:SC\
        PORT MAP (
            vref => \Sample_Hold_1:Net_105\ ,
            vin => u0o ,
            dyn_cntl_udb => Net_183 ,
            modout => \Sample_Hold_1:Net_56\ ,
            vout => u1i );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_3097 ,
            arb_int => \USBFS:Net_79\ ,
            usb_int => \USBFS:Net_81\ ,
            ept_int_8 => \USBFS:ept_int_8\ ,
            ept_int_7 => \USBFS:ept_int_7\ ,
            ept_int_6 => \USBFS:ept_int_6\ ,
            ept_int_5 => \USBFS:ept_int_5\ ,
            ept_int_4 => \USBFS:ept_int_4\ ,
            ept_int_3 => \USBFS:ept_int_3\ ,
            ept_int_2 => \USBFS:ept_int_2\ ,
            ept_int_1 => \USBFS:ept_int_1\ ,
            ept_int_0 => \USBFS:ept_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ ,
            dma_termin => \USBFS:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: 
    Opamp Block @ [FFB(OpAmp,0)]: 
    abufcell: Name =\Opamp_0:ABuf\
        PORT MAP (
            vplus => u0i ,
            vminus => \Opamp_0:Net_29\ ,
            vout => u0o );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [FFB(OpAmp,1)]: 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => u1i ,
            vminus => \Opamp_1:Net_29\ ,
            vout => u1o );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\Opamp_2:ABuf\
        PORT MAP (
            vplus => u2i ,
            vminus => \Opamp_2:Net_29\ ,
            vout => u2o );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [FFB(OpAmp,3)]: 
    abufcell: Name =\Opamp_3:ABuf\
        PORT MAP (
            vplus => u3i ,
            vminus => \Opamp_3:Net_29\ ,
            vout => u3o );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffer group 0: empty
Vref group 0: 
    Vref Block @ [FFB(Vref,1)]: 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => vdda2 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |       OA2o(0) | Analog(u2o)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       OA0o(0) | Analog(u0o)
     |   3 |     * |      NONE |      HI_Z_ANALOG |       OA0m(0) | Analog(\Opamp_0:Net_29\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |       OA2m(0) | Analog(\Opamp_2:Net_29\)
     |   6 |     * |      NONE |         CMOS_OUT |        C2o(0) | In(c2)
     |   7 |     * |      NONE |         CMOS_OUT |        C0o(0) | In(c0)
-----+-----+-------+-----------+------------------+---------------+-------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |    Pin_12a(0) | Analog(u3o)
     |   1 |     * |      NONE |      HI_Z_ANALOG |     Pin_6a(0) | Analog(u1o)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       OA3m(0) | Analog(\Opamp_3:Net_29\)
     |   3 |     * |      NONE |         CMOS_OUT |        C3o(0) | In(c3)
     |   4 |     * |      NONE |      HI_Z_ANALOG |       OA1m(0) | Analog(\Opamp_1:Net_29\)
     |   5 |     * |      NONE |         CMOS_OUT |        C1o(0) | In(c1)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       OA1o(0) | Analog(u1o)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       OA3o(0) | Analog(u3o)
-----+-----+-------+-----------+------------------+---------------+-------------------------
  12 |   5 |     * |      NONE |         CMOS_OUT |   LED_sink(0) | In(Net_4290)
-----+-----+-------+-----------+------------------+---------------+-------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.028ms
Digital Placement phase: Elapsed time ==> 4s.688ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.793ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.851ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in REDOUBLER_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.602ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 30s.039ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 30s.151ms
API generation phase: Elapsed time ==> 4s.124ms
Dependency generation phase: Elapsed time ==> 0s.082ms
Cleanup phase: Elapsed time ==> 0s.017ms
