// Seed: 1573784434
module module_0 (
    input uwire id_0
    , id_4,
    input wire  id_1,
    input uwire id_2
    , id_5
);
  wire id_6;
  assign id_4 = id_1 ? id_5 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wand id_11,
    input tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    output tri1 id_15,
    output tri id_16,
    input wor id_17,
    input supply0 id_18,
    input tri0 id_19,
    input tri1 id_20,
    output wire id_21,
    input tri1 id_22,
    output tri0 id_23,
    input wand id_24,
    input supply1 id_25,
    input supply1 id_26,
    inout supply1 id_27,
    input wand id_28,
    input wire id_29,
    input uwire id_30,
    output uwire id_31,
    output tri0 id_32,
    input wor id_33,
    output tri1 id_34
);
  assign id_32 = 1'h0;
  module_0 modCall_1 (
      id_33,
      id_27,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_34 = 1 == id_28 | 1'h0;
  wire id_36;
endmodule
