#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Dec 25 00:37:19 2018
# Process ID: 6868
# Current directory: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1
# Command line: vivado.exe -log design_main_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_wrapper.tcl
# Log file: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/design_main_wrapper.vds
# Journal file: C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kerem Gurler/Downloads/Basys3-master/Library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kerem Gurler/Desktop/IPS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
Command: synth_design -top design_main_wrapper -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 400.238 ; gain = 103.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_main_wrapper' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/imports/hdl/design_main_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'design_main' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:14' bound to instance 'design_main_i' of component 'design_main' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/imports/hdl/design_main_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'design_main' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:48]
INFO: [Synth 8-3491] module 'design_main_c_counter_binary_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'design_main_c_counter_binary_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:823]
INFO: [Synth 8-638] synthesizing module 'design_main_c_counter_binary_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_c_counter_binary_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_controller_wrapper_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_controller_wrapper_0_0_stub.vhdl:5' bound to instance 'controller_wrapper_0' of component 'design_main_controller_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:830]
INFO: [Synth 8-638] synthesizing module 'design_main_controller_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_controller_wrapper_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_main_seg7_wrapper_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_seg7_wrapper_0_0_stub.vhdl:5' bound to instance 'seg7_wrapper_0' of component 'design_main_seg7_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:859]
INFO: [Synth 8-638] synthesizing module 'design_main_seg7_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_seg7_wrapper_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_main_storage_wrapper_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_storage_wrapper_0_0_stub.vhdl:5' bound to instance 'storage_wrapper_0' of component 'design_main_storage_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:879]
INFO: [Synth 8-638] synthesizing module 'design_main_storage_wrapper_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_storage_wrapper_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_main_xlconstant_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_main_xlconstant_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:908]
INFO: [Synth 8-638] synthesizing module 'design_main_xlconstant_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_main_xlconstant_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_main_xlconstant_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:912]
INFO: [Synth 8-638] synthesizing module 'design_main_xlconstant_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_main_xup_2_to_1_mux_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_2_to_1_mux_0_0_stub.vhdl:5' bound to instance 'xup_2_to_1_mux_0' of component 'design_main_xup_2_to_1_mux_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:916]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_2_to_1_mux_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_2_to_1_mux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_2_to_1_mux_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_2_to_1_mux_1_0_stub.vhdl:5' bound to instance 'xup_2_to_1_mux_1' of component 'design_main_xup_2_to_1_mux_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:923]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_2_to_1_mux_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_2_to_1_mux_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and2_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_0_0_stub.vhdl:5' bound to instance 'xup_and2_0' of component 'design_main_xup_and2_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:930]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_1_0_stub.vhdl:5' bound to instance 'xup_and2_1' of component 'design_main_xup_and2_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:936]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_2_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_2_0_stub.vhdl:5' bound to instance 'xup_and2_2' of component 'design_main_xup_and2_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:942]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_3_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_3_0_stub.vhdl:5' bound to instance 'xup_and2_3' of component 'design_main_xup_and2_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:948]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_4_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_4_0_stub.vhdl:5' bound to instance 'xup_and2_4' of component 'design_main_xup_and2_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:954]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_4_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_5_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_5_0_stub.vhdl:5' bound to instance 'xup_and2_5' of component 'design_main_xup_and2_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:960]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_5_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and2_6_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_6_0_stub.vhdl:5' bound to instance 'xup_and2_6' of component 'design_main_xup_and2_6_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:966]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and2_6_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and2_6_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_and3_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_0_stub.vhdl:5' bound to instance 'xup_and3_0' of component 'design_main_xup_and3_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:972]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_0_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_1_stub.vhdl:5' bound to instance 'xup_and3_1' of component 'design_main_xup_and3_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:979]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_0_2' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_2_stub.vhdl:5' bound to instance 'xup_and3_2' of component 'design_main_xup_and3_0_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:986]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_0_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_0_3' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_3_stub.vhdl:5' bound to instance 'xup_and3_3' of component 'design_main_xup_and3_0_3' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:993]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_0_3' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_2_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_2_0_stub.vhdl:5' bound to instance 'xup_and3_4' of component 'design_main_xup_and3_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_4_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_4_0_stub.vhdl:5' bound to instance 'xup_and3_5' of component 'design_main_xup_and3_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1007]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_4_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_4_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_4_1_stub.vhdl:5' bound to instance 'xup_and3_6' of component 'design_main_xup_and3_4_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_4_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_4_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_7_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_7_0_stub.vhdl:5' bound to instance 'xup_and3_7' of component 'design_main_xup_and3_7_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1021]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_7_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_7_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and3_8_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_8_0_stub.vhdl:5' bound to instance 'xup_and3_8' of component 'design_main_xup_and3_8_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1028]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and3_8_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and3_8_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_and4_0_10' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_10_stub.vhdl:5' bound to instance 'xup_and4_0' of component 'design_main_xup_and4_0_10' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_0_10' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_10_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_0_11' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_11_stub.vhdl:5' bound to instance 'xup_and4_1' of component 'design_main_xup_and4_0_11' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_0_11' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_11_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_10_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_10_0_stub.vhdl:5' bound to instance 'xup_and4_10' of component 'design_main_xup_and4_10_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_10_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_10_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_11_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_11_0_stub.vhdl:5' bound to instance 'xup_and4_11' of component 'design_main_xup_and4_11_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1059]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_11_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_11_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_11_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_11_1_stub.vhdl:5' bound to instance 'xup_and4_12' of component 'design_main_xup_and4_11_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_11_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_11_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_0_12' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_12_stub.vhdl:5' bound to instance 'xup_and4_2' of component 'design_main_xup_and4_0_12' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_0_12' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_12_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_0_13' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_13_stub.vhdl:5' bound to instance 'xup_and4_3' of component 'design_main_xup_and4_0_13' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_0_13' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_13_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_0_14' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_14_stub.vhdl:5' bound to instance 'xup_and4_4' of component 'design_main_xup_and4_0_14' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_0_14' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_0_14_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_5_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_0_stub.vhdl:5' bound to instance 'xup_and4_5' of component 'design_main_xup_and4_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_5_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_1_stub.vhdl:5' bound to instance 'xup_and4_6' of component 'design_main_xup_and4_5_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_5_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_5_2' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_2_stub.vhdl:5' bound to instance 'xup_and4_7' of component 'design_main_xup_and4_5_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_5_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_5_3' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_3_stub.vhdl:5' bound to instance 'xup_and4_8' of component 'design_main_xup_and4_5_3' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_5_3' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_3_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and4_5_4' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_4_stub.vhdl:5' bound to instance 'xup_and4_9' of component 'design_main_xup_and4_5_4' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and4_5_4' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and4_5_4_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_and5_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_0_0_stub.vhdl:5' bound to instance 'xup_and5_0' of component 'design_main_xup_and5_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_1_0_stub.vhdl:5' bound to instance 'xup_and5_1' of component 'design_main_xup_and5_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1148]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_1_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_1_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_1_1_stub.vhdl:5' bound to instance 'xup_and5_2' of component 'design_main_xup_and5_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1157]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_1_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_3_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_3_0_stub.vhdl:5' bound to instance 'xup_and5_3' of component 'design_main_xup_and5_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_3_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_3_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_3_1_stub.vhdl:5' bound to instance 'xup_and5_4' of component 'design_main_xup_and5_3_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_3_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_3_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_5_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_5_0_stub.vhdl:5' bound to instance 'xup_and5_5' of component 'design_main_xup_and5_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1184]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_5_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_5_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_and5_5_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_5_1_stub.vhdl:5' bound to instance 'xup_and5_6' of component 'design_main_xup_and5_5_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1193]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_and5_5_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_and5_5_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_clk_divider_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_clk_divider_0_0_stub.vhdl:5' bound to instance 'xup_clk_divider_0' of component 'design_main_xup_clk_divider_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_clk_divider_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_clk_divider_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_dff_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_0_0_stub.vhdl:5' bound to instance 'xup_dff_0' of component 'design_main_xup_dff_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1207]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_dff_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_dff_en_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_0_0_stub.vhdl:5' bound to instance 'xup_dff_en_0' of component 'design_main_xup_dff_en_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1213]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_dff_en_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_dff_en_reset_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_0_stub.vhdl:5' bound to instance 'xup_dff_en_reset_0' of component 'design_main_xup_dff_en_reset_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1220]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_dff_en_reset_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_dff_en_reset_0_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_1_stub.vhdl:5' bound to instance 'xup_dff_en_reset_1' of component 'design_main_xup_dff_en_reset_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1228]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_dff_en_reset_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_dff_en_reset_0_2' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_2_stub.vhdl:5' bound to instance 'xup_dff_en_reset_2' of component 'design_main_xup_dff_en_reset_0_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1236]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_dff_en_reset_0_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_dff_en_reset_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_inv_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_0_0_stub.vhdl:5' bound to instance 'xup_inv_0' of component 'design_main_xup_inv_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1244]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_0_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_0_1_stub.vhdl:5' bound to instance 'xup_inv_1' of component 'design_main_xup_inv_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_1_0_stub.vhdl:5' bound to instance 'xup_inv_2' of component 'design_main_xup_inv_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1254]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_3_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_0_stub.vhdl:5' bound to instance 'xup_inv_3' of component 'design_main_xup_inv_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1259]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_4_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_4_0_stub.vhdl:5' bound to instance 'xup_inv_4' of component 'design_main_xup_inv_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1264]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_4_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_4_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_3_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_1_stub.vhdl:5' bound to instance 'xup_inv_5' of component 'design_main_xup_inv_3_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1269]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_3_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_3_2' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_2_stub.vhdl:5' bound to instance 'xup_inv_6' of component 'design_main_xup_inv_3_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1274]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_3_2' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_3_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_7_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_7_0_stub.vhdl:5' bound to instance 'xup_inv_7' of component 'design_main_xup_inv_7_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_7_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_7_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_8_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_8_0_stub.vhdl:5' bound to instance 'xup_inv_8' of component 'design_main_xup_inv_8_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1284]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_8_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_8_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_inv_9_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_9_0_stub.vhdl:5' bound to instance 'xup_inv_9' of component 'design_main_xup_inv_9_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_inv_9_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_inv_9_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_main_xup_or2_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_0_0_stub.vhdl:5' bound to instance 'xup_or2_0' of component 'design_main_xup_or2_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or2_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_or2_1_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_1_1_stub.vhdl:5' bound to instance 'xup_or2_1' of component 'design_main_xup_or2_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1300]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or2_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_1_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_or2_2_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_2_0_stub.vhdl:5' bound to instance 'xup_or2_2' of component 'design_main_xup_or2_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1306]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or2_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_or2_3_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_3_0_stub.vhdl:5' bound to instance 'xup_or2_3' of component 'design_main_xup_or2_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1312]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or2_3_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or2_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_main_xup_or3_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_0_0_stub.vhdl:5' bound to instance 'xup_or3_0' of component 'design_main_xup_or3_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1318]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or3_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_or3_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_1_0_stub.vhdl:5' bound to instance 'xup_or3_1' of component 'design_main_xup_or3_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or3_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_or3_2_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_2_0_stub.vhdl:5' bound to instance 'xup_or3_2' of component 'design_main_xup_or3_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1332]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or3_2_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or3_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_main_xup_or4_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or4_0_0_stub.vhdl:5' bound to instance 'xup_or4_0' of component 'design_main_xup_or4_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or4_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or4_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_or4_1_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or4_1_1_stub.vhdl:5' bound to instance 'xup_or4_1' of component 'design_main_xup_or4_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1347]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or4_1_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or4_1_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_main_xup_or5_0_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or5_0_0_stub.vhdl:5' bound to instance 'xup_or5_0' of component 'design_main_xup_or5_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or5_0_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or5_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_or5_0_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or5_0_1_stub.vhdl:5' bound to instance 'xup_or5_1' of component 'design_main_xup_or5_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or5_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or5_0_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_main_xup_or6_0_1' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or6_0_1_stub.vhdl:5' bound to instance 'xup_or6_0' of component 'design_main_xup_or6_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1373]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or6_0_1' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or6_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_main_xup_or6_1_0' declared at 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or6_1_0_stub.vhdl:5' bound to instance 'xup_or6_1' of component 'design_main_xup_or6_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:1383]
INFO: [Synth 8-638] synthesizing module 'design_main_xup_or6_1_0' [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/.Xil/Vivado-6868-LAPTOP-TA7K8CE5/realtime/design_main_xup_or6_1_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_main' (1#1) [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/synth/design_main.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_main_wrapper' (2#1) [C:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/imports/hdl/design_main_wrapper.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 456.898 ; gain = 160.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 456.898 ; gain = 160.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 456.898 ; gain = 160.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_0/design_main_xup_dff_en_reset_0_0/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_0/design_main_xup_dff_en_reset_0_0/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_1/design_main_xup_dff_en_reset_0_1/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_1/design_main_xup_dff_en_reset_0_1/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_2/design_main_xup_dff_en_reset_0_2/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_reset_0_2/design_main_xup_dff_en_reset_0_2/design_main_xup_dff_en_reset_0_2_in_context.xdc] for cell 'design_main_i/xup_dff_en_reset_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_0_0/design_main_xup_inv_0_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_0_0/design_main_xup_inv_0_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_0_1/design_main_xup_inv_0_1/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_0_1/design_main_xup_inv_0_1/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_1_0/design_main_xup_inv_1_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_1_0/design_main_xup_inv_1_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_clk_divider_0_0/design_main_xup_clk_divider_0_0/design_main_xup_clk_divider_0_0_in_context.xdc] for cell 'design_main_i/xup_clk_divider_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_clk_divider_0_0/design_main_xup_clk_divider_0_0/design_main_xup_clk_divider_0_0_in_context.xdc] for cell 'design_main_i/xup_clk_divider_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xlconstant_0_0/design_main_xlconstant_0_0/design_main_xlconstant_0_0_in_context.xdc] for cell 'design_main_i/xlconstant_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xlconstant_0_0/design_main_xlconstant_0_0/design_main_xlconstant_0_0_in_context.xdc] for cell 'design_main_i/xlconstant_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_2_to_1_mux_0_0/design_main_xup_2_to_1_mux_0_0/design_main_xup_2_to_1_mux_0_0_in_context.xdc] for cell 'design_main_i/xup_2_to_1_mux_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_2_to_1_mux_0_0/design_main_xup_2_to_1_mux_0_0/design_main_xup_2_to_1_mux_0_0_in_context.xdc] for cell 'design_main_i/xup_2_to_1_mux_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_2_to_1_mux_1_0/design_main_xup_2_to_1_mux_1_0/design_main_xup_2_to_1_mux_0_0_in_context.xdc] for cell 'design_main_i/xup_2_to_1_mux_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_2_to_1_mux_1_0/design_main_xup_2_to_1_mux_1_0/design_main_xup_2_to_1_mux_0_0_in_context.xdc] for cell 'design_main_i/xup_2_to_1_mux_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xlconstant_1_0/design_main_xlconstant_1_0/design_main_xlconstant_1_0_in_context.xdc] for cell 'design_main_i/xlconstant_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xlconstant_1_0/design_main_xlconstant_1_0/design_main_xlconstant_1_0_in_context.xdc] for cell 'design_main_i/xlconstant_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_0/design_main_xup_and3_0_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_0/design_main_xup_and3_0_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_1/design_main_xup_and3_0_1/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_1/design_main_xup_and3_0_1/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_2/design_main_xup_and3_0_2/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_2/design_main_xup_and3_0_2/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_3/design_main_xup_and3_0_3/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_0_3/design_main_xup_and3_0_3/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_0_0/design_main_xup_or2_0_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_0_0/design_main_xup_or2_0_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_c_counter_binary_0_0/design_main_c_counter_binary_0_0/design_main_c_counter_binary_0_0_in_context.xdc] for cell 'design_main_i/c_counter_binary_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_c_counter_binary_0_0/design_main_c_counter_binary_0_0/design_main_c_counter_binary_0_0_in_context.xdc] for cell 'design_main_i/c_counter_binary_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_2_0/design_main_xup_and3_2_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_4'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_2_0/design_main_xup_and3_2_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_4'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_4_0/design_main_xup_and3_4_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_5'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_4_0/design_main_xup_and3_4_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_5'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_4_1/design_main_xup_and3_4_1/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_6'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_4_1/design_main_xup_and3_4_1/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_6'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or5_0_1/design_main_xup_or5_0_1/design_main_xup_or5_0_0_in_context.xdc] for cell 'design_main_i/xup_or5_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or5_0_1/design_main_xup_or5_0_1/design_main_xup_or5_0_0_in_context.xdc] for cell 'design_main_i/xup_or5_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_10/design_main_xup_and4_0_10/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_10/design_main_xup_and4_0_10/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_11/design_main_xup_and4_0_11/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_11/design_main_xup_and4_0_11/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_12/design_main_xup_and4_0_12/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_12/design_main_xup_and4_0_12/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_13/design_main_xup_and4_0_13/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_13/design_main_xup_and4_0_13/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_14/design_main_xup_and4_0_14/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_4'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_0_14/design_main_xup_and4_0_14/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_4'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_1_1/design_main_xup_or2_1_1/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_1_1/design_main_xup_or2_1_1/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_0_0/design_main_xup_and2_0_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_0_0/design_main_xup_and2_0_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_4_0/design_main_xup_inv_4_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_4'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_4_0/design_main_xup_inv_4_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_4'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_0/design_main_xup_and4_5_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_5'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_0/design_main_xup_and4_5_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_5'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_1/design_main_xup_and4_5_1/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_6'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_1/design_main_xup_and4_5_1/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_6'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_0_0/design_main_xup_and5_0_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_0_0/design_main_xup_and5_0_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_1_0/design_main_xup_and5_1_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_1_0/design_main_xup_and5_1_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_1_1/design_main_xup_and5_1_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_1_1/design_main_xup_and5_1_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_2/design_main_xup_and4_5_2/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_7'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_2/design_main_xup_and4_5_2/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_7'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_3/design_main_xup_and4_5_3/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_8'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_3/design_main_xup_and4_5_3/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_8'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_4/design_main_xup_and4_5_4/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_9'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_5_4/design_main_xup_and4_5_4/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_9'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_2_0/design_main_xup_or2_2_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_2_0/design_main_xup_or2_2_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_1_0/design_main_xup_and2_1_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_1_0/design_main_xup_and2_1_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_11_0/design_main_xup_and4_11_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_11'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_11_0/design_main_xup_and4_11_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_11'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_11_1/design_main_xup_and4_11_1/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_12'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_11_1/design_main_xup_and4_11_1/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_12'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or6_0_1/design_main_xup_or6_0_1/design_main_xup_or6_0_1_in_context.xdc] for cell 'design_main_i/xup_or6_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or6_0_1/design_main_xup_or6_0_1/design_main_xup_or6_0_1_in_context.xdc] for cell 'design_main_i/xup_or6_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_0/design_main_xup_inv_3_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_0/design_main_xup_inv_3_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_1/design_main_xup_inv_3_1/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_5'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_1/design_main_xup_inv_3_1/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_5'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_2/design_main_xup_inv_3_2/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_6'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_3_2/design_main_xup_inv_3_2/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_6'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_3_0/design_main_xup_and5_3_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_3_0/design_main_xup_and5_3_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_3_1/design_main_xup_and5_3_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_4'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_3_1/design_main_xup_and5_3_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_4'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_7_0/design_main_xup_inv_7_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_7'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_7_0/design_main_xup_inv_7_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_7'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_7_0/design_main_xup_and3_7_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_7'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_7_0/design_main_xup_and3_7_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_7'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_5_0/design_main_xup_and5_5_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_5'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_5_0/design_main_xup_and5_5_0/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_5'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or6_1_0/design_main_xup_or6_1_0/design_main_xup_or6_0_1_in_context.xdc] for cell 'design_main_i/xup_or6_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or6_1_0/design_main_xup_or6_1_0/design_main_xup_or6_0_1_in_context.xdc] for cell 'design_main_i/xup_or6_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_10_0/design_main_xup_and4_10_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_10'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and4_10_0/design_main_xup_and4_10_0/design_main_xup_and4_5_2_in_context.xdc] for cell 'design_main_i/xup_and4_10'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_5_1/design_main_xup_and5_5_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_6'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and5_5_1/design_main_xup_and5_5_1/design_main_xup_and5_0_0_in_context.xdc] for cell 'design_main_i/xup_and5_6'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or4_1_1/design_main_xup_or4_1_1/design_main_xup_or4_0_0_in_context.xdc] for cell 'design_main_i/xup_or4_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or4_1_1/design_main_xup_or4_1_1/design_main_xup_or4_0_0_in_context.xdc] for cell 'design_main_i/xup_or4_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_8_0/design_main_xup_and3_8_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_8'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and3_8_0/design_main_xup_and3_8_0/design_main_xup_and3_0_3_in_context.xdc] for cell 'design_main_i/xup_and3_8'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or5_0_0/design_main_xup_or5_0_0/design_main_xup_or5_0_0_in_context.xdc] for cell 'design_main_i/xup_or5_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or5_0_0/design_main_xup_or5_0_0/design_main_xup_or5_0_0_in_context.xdc] for cell 'design_main_i/xup_or5_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_0_0/design_main_xup_dff_en_0_0/design_main_xup_dff_en_0_1_in_context.xdc] for cell 'design_main_i/xup_dff_en_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_en_0_0/design_main_xup_dff_en_0_0/design_main_xup_dff_en_0_1_in_context.xdc] for cell 'design_main_i/xup_dff_en_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_2_0/design_main_xup_and2_2_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_2_0/design_main_xup_and2_2_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_2'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_8_0/design_main_xup_inv_8_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_8'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_8_0/design_main_xup_inv_8_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_8'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_storage_wrapper_0_0/design_main_storage_wrapper_0_0/design_main_storage_wrapper_0_0_in_context.xdc] for cell 'design_main_i/storage_wrapper_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_storage_wrapper_0_0/design_main_storage_wrapper_0_0/design_main_storage_wrapper_0_0_in_context.xdc] for cell 'design_main_i/storage_wrapper_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/design_main_seg7_wrapper_0_0/design_main_seg7_wrapper_0_0_in_context.xdc] for cell 'design_main_i/seg7_wrapper_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_seg7_wrapper_0_0/design_main_seg7_wrapper_0_0/design_main_seg7_wrapper_0_0_in_context.xdc] for cell 'design_main_i/seg7_wrapper_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_controller_wrapper_0_0/design_main_controller_wrapper_0_0/design_main_controller_wrapper_0_0_in_context.xdc] for cell 'design_main_i/controller_wrapper_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_controller_wrapper_0_0/design_main_controller_wrapper_0_0/design_main_controller_wrapper_0_0_in_context.xdc] for cell 'design_main_i/controller_wrapper_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or4_0_0/design_main_xup_or4_0_0/design_main_xup_or4_0_0_in_context.xdc] for cell 'design_main_i/xup_or4_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or4_0_0/design_main_xup_or4_0_0/design_main_xup_or4_0_0_in_context.xdc] for cell 'design_main_i/xup_or4_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_0_0/design_main_xup_or3_0_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_0_0/design_main_xup_or3_0_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_3_0/design_main_xup_or2_3_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or2_3_0/design_main_xup_or2_3_0/design_main_xup_or2_0_0_in_context.xdc] for cell 'design_main_i/xup_or2_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_1_0/design_main_xup_or3_1_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_1'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_1_0/design_main_xup_or3_1_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_1'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_0_0/design_main_xup_dff_0_0/design_main_xup_dff_0_0_in_context.xdc] for cell 'design_main_i/xup_dff_0'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_dff_0_0/design_main_xup_dff_0_0/design_main_xup_dff_0_0_in_context.xdc] for cell 'design_main_i/xup_dff_0'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_9_0/design_main_xup_inv_9_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_9'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_inv_9_0/design_main_xup_inv_9_0/design_main_xup_inv_1_0_in_context.xdc] for cell 'design_main_i/xup_inv_9'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_3_0/design_main_xup_and2_3_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_3'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_3_0/design_main_xup_and2_3_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_3'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_4_0/design_main_xup_and2_4_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_4'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_4_0/design_main_xup_and2_4_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_4'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_5_0/design_main_xup_and2_5_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_5'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_5_0/design_main_xup_and2_5_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_5'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_6_0/design_main_xup_and2_6_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_6'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_and2_6_0/design_main_xup_and2_6_0/design_main_xup_and2_0_0_in_context.xdc] for cell 'design_main_i/xup_and2_6'
Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_2_0/design_main_xup_or3_2_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_2'
Finished Parsing XDC File [c:/Users/Kerem Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_xup_or3_2_0/design_main_xup_or3_2_0/design_main_xup_or3_0_2_in_context.xdc] for cell 'design_main_i/xup_or3_2'
Parsing XDC File [C:/Users/Kerem Gurler/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Kerem Gurler/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kerem Gurler/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 777.078 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_main_i/c_counter_binary_0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_main_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_dff_en_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_dff_en_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_dff_en_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_clk_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_2_to_1_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_2_to_1_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or6_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or6_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and4_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and5_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and3_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_dff_en_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/storage_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/seg7_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/controller_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_dff_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_inv_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_and2_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_main_i/xup_or3_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_main_c_counter_binary_0_0   |         1|
|2     |design_main_controller_wrapper_0_0 |         1|
|3     |design_main_seg7_wrapper_0_0       |         1|
|4     |design_main_storage_wrapper_0_0    |         1|
|5     |design_main_xlconstant_0_0         |         1|
|6     |design_main_xlconstant_1_0         |         1|
|7     |design_main_xup_2_to_1_mux_0_0     |         1|
|8     |design_main_xup_2_to_1_mux_1_0     |         1|
|9     |design_main_xup_and2_0_0           |         1|
|10    |design_main_xup_and2_1_0           |         1|
|11    |design_main_xup_and2_2_0           |         1|
|12    |design_main_xup_and2_3_0           |         1|
|13    |design_main_xup_and2_4_0           |         1|
|14    |design_main_xup_and2_5_0           |         1|
|15    |design_main_xup_and2_6_0           |         1|
|16    |design_main_xup_and3_0_0           |         1|
|17    |design_main_xup_and3_0_1           |         1|
|18    |design_main_xup_and3_0_2           |         1|
|19    |design_main_xup_and3_0_3           |         1|
|20    |design_main_xup_and3_2_0           |         1|
|21    |design_main_xup_and3_4_0           |         1|
|22    |design_main_xup_and3_4_1           |         1|
|23    |design_main_xup_and3_7_0           |         1|
|24    |design_main_xup_and3_8_0           |         1|
|25    |design_main_xup_and4_0_10          |         1|
|26    |design_main_xup_and4_0_11          |         1|
|27    |design_main_xup_and4_10_0          |         1|
|28    |design_main_xup_and4_11_0          |         1|
|29    |design_main_xup_and4_11_1          |         1|
|30    |design_main_xup_and4_0_12          |         1|
|31    |design_main_xup_and4_0_13          |         1|
|32    |design_main_xup_and4_0_14          |         1|
|33    |design_main_xup_and4_5_0           |         1|
|34    |design_main_xup_and4_5_1           |         1|
|35    |design_main_xup_and4_5_2           |         1|
|36    |design_main_xup_and4_5_3           |         1|
|37    |design_main_xup_and4_5_4           |         1|
|38    |design_main_xup_and5_0_0           |         1|
|39    |design_main_xup_and5_1_0           |         1|
|40    |design_main_xup_and5_1_1           |         1|
|41    |design_main_xup_and5_3_0           |         1|
|42    |design_main_xup_and5_3_1           |         1|
|43    |design_main_xup_and5_5_0           |         1|
|44    |design_main_xup_and5_5_1           |         1|
|45    |design_main_xup_clk_divider_0_0    |         1|
|46    |design_main_xup_dff_0_0            |         1|
|47    |design_main_xup_dff_en_0_0         |         1|
|48    |design_main_xup_dff_en_reset_0_0   |         1|
|49    |design_main_xup_dff_en_reset_0_1   |         1|
|50    |design_main_xup_dff_en_reset_0_2   |         1|
|51    |design_main_xup_inv_0_0            |         1|
|52    |design_main_xup_inv_0_1            |         1|
|53    |design_main_xup_inv_1_0            |         1|
|54    |design_main_xup_inv_3_0            |         1|
|55    |design_main_xup_inv_4_0            |         1|
|56    |design_main_xup_inv_3_1            |         1|
|57    |design_main_xup_inv_3_2            |         1|
|58    |design_main_xup_inv_7_0            |         1|
|59    |design_main_xup_inv_8_0            |         1|
|60    |design_main_xup_inv_9_0            |         1|
|61    |design_main_xup_or2_0_0            |         1|
|62    |design_main_xup_or2_1_1            |         1|
|63    |design_main_xup_or2_2_0            |         1|
|64    |design_main_xup_or2_3_0            |         1|
|65    |design_main_xup_or3_0_0            |         1|
|66    |design_main_xup_or3_1_0            |         1|
|67    |design_main_xup_or3_2_0            |         1|
|68    |design_main_xup_or4_0_0            |         1|
|69    |design_main_xup_or4_1_1            |         1|
|70    |design_main_xup_or5_0_0            |         1|
|71    |design_main_xup_or5_0_1            |         1|
|72    |design_main_xup_or6_0_1            |         1|
|73    |design_main_xup_or6_1_0            |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |design_main_c_counter_binary_0_0_bbox_0   |     1|
|2     |design_main_controller_wrapper_0_0_bbox_1 |     1|
|3     |design_main_seg7_wrapper_0_0_bbox_2       |     1|
|4     |design_main_storage_wrapper_0_0_bbox_3    |     1|
|5     |design_main_xlconstant_0_0_bbox_4         |     1|
|6     |design_main_xlconstant_1_0_bbox_5         |     1|
|7     |design_main_xup_2_to_1_mux_0_0_bbox_6     |     1|
|8     |design_main_xup_2_to_1_mux_1_0_bbox_7     |     1|
|9     |design_main_xup_and2_0_0_bbox_8           |     1|
|10    |design_main_xup_and2_1_0_bbox_9           |     1|
|11    |design_main_xup_and2_2_0_bbox_10          |     1|
|12    |design_main_xup_and2_3_0_bbox_11          |     1|
|13    |design_main_xup_and2_4_0_bbox_12          |     1|
|14    |design_main_xup_and2_5_0_bbox_13          |     1|
|15    |design_main_xup_and2_6_0_bbox_14          |     1|
|16    |design_main_xup_and3_0_0_bbox_15          |     1|
|17    |design_main_xup_and3_0_1_bbox_16          |     1|
|18    |design_main_xup_and3_0_2_bbox_17          |     1|
|19    |design_main_xup_and3_0_3_bbox_18          |     1|
|20    |design_main_xup_and3_2_0_bbox_19          |     1|
|21    |design_main_xup_and3_4_0_bbox_20          |     1|
|22    |design_main_xup_and3_4_1_bbox_21          |     1|
|23    |design_main_xup_and3_7_0_bbox_22          |     1|
|24    |design_main_xup_and3_8_0_bbox_23          |     1|
|25    |design_main_xup_and4_0_10_bbox_24         |     1|
|26    |design_main_xup_and4_0_11_bbox_25         |     1|
|27    |design_main_xup_and4_0_12_bbox_29         |     1|
|28    |design_main_xup_and4_0_13_bbox_30         |     1|
|29    |design_main_xup_and4_0_14_bbox_31         |     1|
|30    |design_main_xup_and4_10_0_bbox_26         |     1|
|31    |design_main_xup_and4_11_0_bbox_27         |     1|
|32    |design_main_xup_and4_11_1_bbox_28         |     1|
|33    |design_main_xup_and4_5_0_bbox_32          |     1|
|34    |design_main_xup_and4_5_1_bbox_33          |     1|
|35    |design_main_xup_and4_5_2_bbox_34          |     1|
|36    |design_main_xup_and4_5_3_bbox_35          |     1|
|37    |design_main_xup_and4_5_4_bbox_36          |     1|
|38    |design_main_xup_and5_0_0_bbox_37          |     1|
|39    |design_main_xup_and5_1_0_bbox_38          |     1|
|40    |design_main_xup_and5_1_1_bbox_39          |     1|
|41    |design_main_xup_and5_3_0_bbox_40          |     1|
|42    |design_main_xup_and5_3_1_bbox_41          |     1|
|43    |design_main_xup_and5_5_0_bbox_42          |     1|
|44    |design_main_xup_and5_5_1_bbox_43          |     1|
|45    |design_main_xup_clk_divider_0_0_bbox_44   |     1|
|46    |design_main_xup_dff_0_0_bbox_45           |     1|
|47    |design_main_xup_dff_en_0_0_bbox_46        |     1|
|48    |design_main_xup_dff_en_reset_0_0_bbox_47  |     1|
|49    |design_main_xup_dff_en_reset_0_1_bbox_48  |     1|
|50    |design_main_xup_dff_en_reset_0_2_bbox_49  |     1|
|51    |design_main_xup_inv_0_0_bbox_50           |     1|
|52    |design_main_xup_inv_0_1_bbox_51           |     1|
|53    |design_main_xup_inv_1_0_bbox_52           |     1|
|54    |design_main_xup_inv_3_0_bbox_53           |     1|
|55    |design_main_xup_inv_3_1_bbox_55           |     1|
|56    |design_main_xup_inv_3_2_bbox_56           |     1|
|57    |design_main_xup_inv_4_0_bbox_54           |     1|
|58    |design_main_xup_inv_7_0_bbox_57           |     1|
|59    |design_main_xup_inv_8_0_bbox_58           |     1|
|60    |design_main_xup_inv_9_0_bbox_59           |     1|
|61    |design_main_xup_or2_0_0_bbox_60           |     1|
|62    |design_main_xup_or2_1_1_bbox_61           |     1|
|63    |design_main_xup_or2_2_0_bbox_62           |     1|
|64    |design_main_xup_or2_3_0_bbox_63           |     1|
|65    |design_main_xup_or3_0_0_bbox_64           |     1|
|66    |design_main_xup_or3_1_0_bbox_65           |     1|
|67    |design_main_xup_or3_2_0_bbox_66           |     1|
|68    |design_main_xup_or4_0_0_bbox_67           |     1|
|69    |design_main_xup_or4_1_1_bbox_68           |     1|
|70    |design_main_xup_or5_0_0_bbox_69           |     1|
|71    |design_main_xup_or5_0_1_bbox_70           |     1|
|72    |design_main_xup_or6_0_1_bbox_71           |     1|
|73    |design_main_xup_or6_1_0_bbox_72           |     1|
|74    |IBUF                                      |    18|
|75    |OBUF                                      |    16|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   135|
|2     |  design_main_i |design_main |   101|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 777.078 ; gain = 480.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 777.078 ; gain = 160.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 777.078 ; gain = 480.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 782.070 ; gain = 498.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kerem Gurler/EE_Project/EE_Project.runs/synth_1/design_main_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_main_wrapper_utilization_synth.rpt -pb design_main_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 782.375 ; gain = 0.047
INFO: [Common 17-206] Exiting Vivado at Tue Dec 25 00:38:10 2018...
