EESchema-LIBRARY Version 2.3  Date: Mon 31 Jan 2011 20:05:20 ART
#
# ZIGBIT_DUAL
#
DEF ZIGBIT_DUAL U 0 40 Y Y 1 F N
F0 "U" -350 1350 60 H V C CNN
F1 "ZIGBIT_DUAL" 300 1350 60 H V C CNN
DRAW
S -650 1300 650 -1300 0 1 0 N
X SPI_CLK 1 -950 1200 300 R 50 50 1 1 O
X SPI_MISO 2 -950 1100 300 R 50 50 1 1 B
X SPI_MOSI 3 -950 1000 300 R 50 50 1 1 B
X GPIO0 4 -950 900 300 R 50 50 1 1 B
X GPIO1 5 -950 800 300 R 50 50 1 1 B
X GPIO2 6 -950 700 300 R 50 50 1 1 B
X OSC32K_OUT 7 -950 600 300 R 50 50 1 1 O
X RESET 8 -950 500 300 R 50 50 1 1 I
X DGND 9 -950 400 300 R 50 50 1 1 W
X CPU_CLK 10 -950 300 300 R 50 50 1 1 O
X GPIO4 20 -950 -700 300 R 50 50 1 1 B
X ADC_INPUT_3 30 950 800 300 L 50 50 1 1 I
X USART0_EXTCLK 40 950 -200 300 L 50 50 1 1 B
X I2C_CLK 11 -950 200 300 R 50 50 1 1 O
X GPIO5 21 -950 -800 300 R 50 50 1 1 B
X ADC_INPUT_2 31 950 700 300 L 50 50 1 1 I
X GPIO8 41 950 -300 300 L 50 50 1 1 B
X I2C_DATA 12 -950 100 300 R 50 50 1 1 B
X DGND 22 -950 -900 300 R 50 50 1 1 W
X ADC_INPUT_1 32 950 600 300 L 50 50 1 1 I
X IRQ_7 42 950 -400 300 L 50 50 1 1 I
X UART_TXD 13 -950 0 300 R 50 50 1 1 O
X DGND 23 -950 -1000 300 R 50 50 1 1 W
X ADC_INPUT_0(BAT) 33 950 500 300 L 50 50 1 1 I
X IRQ_6 43 950 -500 300 L 50 50 1 1 I
X UART_RXD 14 -950 -100 300 R 50 50 1 1 I
X D_VCC 24 -950 -1100 300 R 50 50 1 1 W
X A_VREF 34 950 400 300 L 50 50 1 1 W
X UART_RTS 15 -950 -200 300 R 50 50 1 1 I
X D_VCC 25 -950 -1200 300 R 50 50 1 1 W
X AGND 35 950 300 300 L 50 50 1 1 W
X UART_CTS 16 -950 -300 300 R 50 50 1 1 O
X JTAG_TMS 26 950 1200 300 L 50 50 1 1 I
X GPIO_1WR 36 950 200 300 L 50 50 1 1 B
X GPIO6 17 -950 -400 300 R 50 50 1 1 B
X JTAG_TDI 27 950 1100 300 L 50 50 1 1 I
X UART_DTR 37 950 100 300 L 50 50 1 1 I
X GPIO7 18 -950 -500 300 R 50 50 1 1 B
X JTAG_TDO 28 950 1000 300 L 50 50 1 1 O
X USART0_RXD 38 950 0 300 L 50 50 1 1 I
X GPIO3 19 -950 -600 300 R 50 50 1 1 B
X JTAG_TCK 29 950 900 300 L 50 50 1 1 I
X USART0_TXD 39 950 -100 300 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# ZIGBIT_DUAL_DIP
#
DEF ZIGBIT_DUAL_DIP U 0 40 Y Y 1 F N
F0 "U" -550 1100 60 H V C CNN
F1 "ZIGBIT_DUAL_DIP" 250 1100 60 H V C CNN
DRAW
S -650 1050 650 -1050 0 1 0 N
X SPI_CLK 1 -950 950 300 R 50 50 1 1 O
X SPI_MISO 2 -950 850 300 R 50 50 1 1 B
X SPI_MOSI 3 -950 750 300 R 50 50 1 1 B
X GPIO0 4 -950 650 300 R 50 50 1 1 B
X GPIO1 5 -950 550 300 R 50 50 1 1 B
X GPIO2 6 -950 450 300 R 50 50 1 1 B
X OSC32K_OUT 7 -950 350 300 R 50 50 1 1 O
X RESET 8 -950 250 300 R 50 50 1 1 I
X CPU_CLK 9 -950 150 300 R 50 50 1 1 O
X I2C_CLK 10 -950 50 300 R 50 50 1 1 O
X GPIO5 20 -950 -950 300 R 50 50 1 1 B
X ADC_INPUT_0(BAT) 30 950 -50 300 L 50 50 1 1 I
X IRQ_6 40 950 950 300 L 50 50 1 1 I
X I2C_DATA 11 -950 -50 300 R 50 50 1 1 B
X DGND 21 950 -950 300 L 50 50 1 1 W
X A_VREF 31 950 50 300 L 50 50 1 1 W
X UART_TXD 12 -950 -150 300 R 50 50 1 1 O
X D_VCC 22 950 -850 300 L 50 50 1 1 W
X AGND 32 950 150 300 L 50 50 1 1 W
X UART_RXD 13 -950 -250 300 R 50 50 1 1 I
X JTAG_TMS 23 950 -750 300 L 50 50 1 1 I
X GPIO_1WR 33 950 250 300 L 50 50 1 1 B
X UART_RTS 14 -950 -350 300 R 50 50 1 1 I
X JTAG_TDI 24 950 -650 300 L 50 50 1 1 I
X UART_DTR 34 950 350 300 L 50 50 1 1 I
X UART_CTS 15 -950 -450 300 R 50 50 1 1 O
X JTAG_TDO 25 950 -550 300 L 50 50 1 1 O
X USART0_RXD 35 950 450 300 L 50 50 1 1 I
X GPIO6 16 -950 -550 300 R 50 50 1 1 B
X JTAG_TCK 26 950 -450 300 L 50 50 1 1 I
X USART0_TXD 36 950 550 300 L 50 50 1 1 O
X GPIO7 17 -950 -650 300 R 50 50 1 1 B
X ADC_INPUT_3 27 950 -350 300 L 50 50 1 1 I
X USART0_EXTCLK 37 950 650 300 L 50 50 1 1 B
X GPIO3 18 -950 -750 300 R 50 50 1 1 B
X ADC_INPUT_2 28 950 -250 300 L 50 50 1 1 I
X GPIO8 38 950 750 300 L 50 50 1 1 B
X GPIO4 19 -950 -850 300 R 50 50 1 1 B
X ADC_INPUT_1 29 950 -150 300 L 50 50 1 1 I
X IRQ_7 39 950 850 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
