// Seed: 379239183
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2 = id_2 - 1'b0 | 1;
  assign id_2 = 1;
  genvar id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  assign id_1[1] = id_1;
  logic id_2;
  logic id_4;
endmodule
