#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000876510 .scope module, "test" "test" 2 3;
 .timescale -4 -4;
v00000000008d3770_0 .var "dummy", 0 0;
v00000000008d39f0_0 .var "dumpfile_path", 512 0;
v00000000008d3e50_0 .var "w", 0 0;
L_00000000008d48d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000000000087c5a8 .resolv tri, v00000000008d3450_0, L_00000000008d48d8;
v00000000008d47b0_0 .net8 "z", 0 0, RS_000000000087c5a8;  2 drivers
S_00000000008766a0 .scope module, "Ej_2" "seq_detector" 2 10, 3 1 0, S_0000000000876510;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /OUTPUT 1 "z";
L_000000000086eba0 .functor NOT 1, v00000000008d3e50_0, C4<0>, C4<0>, C4<0>;
L_000000000086ec10 .functor AND 1, L_000000000086eba0, v000000000086b770_0, C4<1>, C4<1>;
L_000000000086ed60 .functor NOT 1, v000000000086c5d0_0, C4<0>, C4<0>, C4<0>;
L_000000000086eeb0 .functor AND 1, L_000000000086ec10, L_000000000086ed60, C4<1>, C4<1>;
L_000000000086ec80 .functor NOT 1, v000000000086b770_0, C4<0>, C4<0>, C4<0>;
L_000000000086ef20 .functor AND 1, v00000000008d3e50_0, L_000000000086ec80, C4<1>, C4<1>;
L_000000000086f150 .functor AND 1, L_000000000086ef20, v000000000086c5d0_0, C4<1>, C4<1>;
L_000000000086ecf0 .functor OR 1, L_000000000086eeb0, L_000000000086f150, C4<0>, C4<0>;
L_000000000086edd0 .functor NOT 1, v000000000086b770_0, C4<0>, C4<0>, C4<0>;
L_000000000086ea50 .functor AND 1, v00000000008d3e50_0, L_000000000086edd0, C4<1>, C4<1>;
L_000000000086ef90 .functor NOT 1, v000000000086c5d0_0, C4<0>, C4<0>, C4<0>;
L_000000000086ee40 .functor AND 1, L_000000000086ea50, L_000000000086ef90, C4<1>, C4<1>;
L_000000000086f070 .functor NOT 1, v00000000008d3e50_0, C4<0>, C4<0>, C4<0>;
L_000000000086f000 .functor AND 1, L_000000000086f070, v000000000086b770_0, C4<1>, C4<1>;
L_000000000086eb30 .functor NOT 1, v000000000086c5d0_0, C4<0>, C4<0>, C4<0>;
L_000000000091d0a0 .functor AND 1, L_000000000086f000, L_000000000086eb30, C4<1>, C4<1>;
L_000000000091d3b0 .functor OR 1, L_000000000086ee40, L_000000000091d0a0, C4<0>, C4<0>;
L_000000000091cd90 .functor AND 1, v00000000008d3e50_0, v000000000086b770_0, C4<1>, C4<1>;
L_000000000091ca80 .functor AND 1, L_000000000091cd90, v000000000086c5d0_0, C4<1>, C4<1>;
L_000000000091d2d0 .functor OR 1, L_000000000091d3b0, L_000000000091ca80, C4<0>, C4<0>;
v000000000086b950_0 .net "Y1", 0 0, L_000000000091d2d0;  1 drivers
v000000000086b9f0_0 .net "Y2", 0 0, L_000000000086ecf0;  1 drivers
v000000000086ba90_0 .net *"_s0", 0 0, L_000000000086eba0;  1 drivers
v000000000086bd10_0 .net *"_s10", 0 0, L_000000000086ef20;  1 drivers
v000000000086bb30_0 .net *"_s12", 0 0, L_000000000086f150;  1 drivers
v000000000086bc70_0 .net *"_s16", 0 0, L_000000000086edd0;  1 drivers
v000000000086c210_0 .net *"_s18", 0 0, L_000000000086ea50;  1 drivers
v000000000086bbd0_0 .net *"_s2", 0 0, L_000000000086ec10;  1 drivers
v00000000008d2b90_0 .net *"_s20", 0 0, L_000000000086ef90;  1 drivers
v00000000008d31d0_0 .net *"_s22", 0 0, L_000000000086ee40;  1 drivers
v00000000008d2c30_0 .net *"_s24", 0 0, L_000000000086f070;  1 drivers
v00000000008d4350_0 .net *"_s26", 0 0, L_000000000086f000;  1 drivers
v00000000008d2910_0 .net *"_s28", 0 0, L_000000000086eb30;  1 drivers
v00000000008d3810_0 .net *"_s30", 0 0, L_000000000091d0a0;  1 drivers
v00000000008d3950_0 .net *"_s32", 0 0, L_000000000091d3b0;  1 drivers
v00000000008d3270_0 .net *"_s34", 0 0, L_000000000091cd90;  1 drivers
v00000000008d3310_0 .net *"_s36", 0 0, L_000000000091ca80;  1 drivers
v00000000008d29b0_0 .net *"_s4", 0 0, L_000000000086ed60;  1 drivers
v00000000008d4710_0 .net *"_s6", 0 0, L_000000000086eeb0;  1 drivers
v00000000008d2cd0_0 .net *"_s8", 0 0, L_000000000086ec80;  1 drivers
v00000000008d3630_0 .net "clk", 0 0, v000000000086be50_0;  1 drivers
v00000000008d4490_0 .net "w", 0 0, v00000000008d3e50_0;  1 drivers
v00000000008d2d70_0 .net "y1", 0 0, v000000000086c5d0_0;  1 drivers
v00000000008d38b0_0 .net "y2", 0 0, v000000000086b770_0;  1 drivers
v00000000008d3450_0 .var "z", 0 0;
E_000000000086e900 .event edge, v000000000086be50_0;
S_000000000087b110 .scope module, "Clockers" "clock_gen" 3 6, 4 2 0, S_00000000008766a0;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk";
P_000000000086e940 .param/l "PERIOD" 0 4 4, +C4<00000000000000000000000000000010>;
v000000000086be50_0 .var "clk", 0 0;
S_000000000087b2a0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 4 9, 4 9 0, S_000000000087b110;
 .timescale -4 -4;
S_000000000087a940 .scope module, "FFD1" "RisingEdge_DFlipFlop" 3 18, 5 1 0, S_00000000008766a0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000000000086c490_0 .net "D", 0 0, L_000000000091d2d0;  alias, 1 drivers
v000000000086c5d0_0 .var "Q", 0 0;
v000000000086c530_0 .net "clk", 0 0, v000000000086be50_0;  alias, 1 drivers
E_000000000086dd00 .event posedge, v000000000086be50_0;
S_000000000087aad0 .scope module, "FFD2" "RisingEdge_DFlipFlop" 3 19, 5 1 0, S_00000000008766a0;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
v000000000086c670_0 .net "D", 0 0, L_000000000086ecf0;  alias, 1 drivers
v000000000086b770_0 .var "Q", 0 0;
v000000000086b810_0 .net "clk", 0 0, v000000000086be50_0;  alias, 1 drivers
    .scope S_000000000087b110;
T_0 ;
    %fork t_1, S_000000000087b2a0;
    %jmp t_0;
    .scope S_000000000087b2a0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000086be50_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000086be50_0, 0;
    %delay 1, 0;
    %end;
    .scope S_000000000087b110;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000087a940;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000086c5d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000000000087a940;
T_2 ;
    %wait E_000000000086dd00;
    %load/vec4 v000000000086c490_0;
    %assign/vec4 v000000000086c5d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000087aad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000086b770_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000087aad0;
T_4 ;
    %wait E_000000000086dd00;
    %load/vec4 v000000000086c670_0;
    %assign/vec4 v000000000086b770_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008766a0;
T_5 ;
    %wait E_000000000086e900;
    %load/vec4 v00000000008d4490_0;
    %load/vec4 v00000000008d2d70_0;
    %and;
    %load/vec4 v00000000008d38b0_0;
    %and;
    %store/vec4 v00000000008d3450_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000876510;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v00000000008d39f0_0, 0, 513;
    %end;
    .thread T_6;
    .scope S_0000000000876510;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d3e50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000000876510;
T_8 ;
    %vpi_func 2 69 "$value$plusargs" 32, "VCD_PATH=%s", v00000000008d39f0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000008d3770_0, 0, 1;
    %vpi_call 2 70 "$dumpfile", v00000000008d39f0_0 {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000876510 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "Ej_2.v";
    "clock.v";
    "RisingEdge_DFlipFlop.v";
