
**** 04/15/23 19:36:07 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "SCHEMATIC1-time_potsweep"  [ D:\Orcad Projects\prep5_analog2_lab\prep5_analog2_lab-PSpiceFiles\SCHEMATIC1\time_potsweep


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "time_potsweep.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\sixsi\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 3m 0 1u SKIPBP 
.STEP LIN PARAM pot_sweep 0 1.1 1 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source PREP5_ANALOG2_LAB
R_R1         0 N00386  1Meg TC=0,0 
R_R2         N00386 VOUT  10k TC=0,0 
X_R5         N00386 N00386 N03204 POT PARAMS: SET={pot_sweep} VALUE=10Meg
V_V3         VIN- 0  AC 0.1
+SIN 0 0.1 1k 0 0 0
R_R6         0 N03204  1k TC=0,0 
E_U1         0 0 VALUE {LIMIT(V(VIN-,0)*1E6,-15V,+15V)}
E_U2         VOUT 0 VALUE {LIMIT(V(0,N00386)*1E6,-15V,+15V)}
.PARAM  pot_sweep=0.5

**** RESUMING time_potsweep.cir ****
.END

ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving E_U1. You may break the loop by adding a series resistance
