{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540493897647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540493897662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 14:58:17 2018 " "Processing started: Thu Oct 25 14:58:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540493897662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493897662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabVhdl -c LabVhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabVhdl -c LabVhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493897662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 1 -1 1540493899349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540493899349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador4x1-Multiplexador4x1 " "Found design unit 1: Multiplexador4x1-Multiplexador4x1" {  } { { "Multiplexador4x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911302 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador4x1 " "Found entity 1: Multiplexador4x1" {  } { { "Multiplexador4x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormais4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadormais4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorMais4-SomadorMais4 " "Found design unit 1: SomadorMais4-SomadorMais4" {  } { { "SomadorMais4.vhd" "" { Text "C:/Lab_VHDL/SomadorMais4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911318 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorMais4 " "Found entity 1: SomadorMais4" {  } { { "SomadorMais4.vhd" "" { Text "C:/Lab_VHDL/SomadorMais4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qand-behavior " "Found design unit 1: Qand-behavior" {  } { { "QAnd.vhd" "" { Text "C:/Lab_VHDL/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911333 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "QAnd.vhd" "" { Text "C:/Lab_VHDL/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QOr-behavior " "Found design unit 1: QOr-behavior" {  } { { "QOr.vhd" "" { Text "C:/Lab_VHDL/QOr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911333 ""} { "Info" "ISGN_ENTITY_NAME" "1 QOr " "Found entity 1: QOr" {  } { { "QOr.vhd" "" { Text "C:/Lab_VHDL/QOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QXor-QXor " "Found design unit 1: QXor-QXor" {  } { { "QXor.vhd" "" { Text "C:/Lab_VHDL/QXor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911349 ""} { "Info" "ISGN_ENTITY_NAME" "1 QXor " "Found entity 1: QXor" {  } { { "QXor.vhd" "" { Text "C:/Lab_VHDL/QXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNot-behavior " "Found design unit 1: QNot-behavior" {  } { { "QNot.vhd" "" { Text "C:/Lab_VHDL/QNot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911364 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNot " "Found entity 1: QNot" {  } { { "QNot.vhd" "" { Text "C:/Lab_VHDL/QNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM16bits-BEHAVIOR " "Found design unit 1: MemoriaROM16bits-BEHAVIOR" {  } { { "MemoriaROM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaROM16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911380 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM16bits " "Found entity 1: MemoriaROM16bits" {  } { { "MemoriaROM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaROM16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaRAM16bits-COMPORTAMENTO " "Found design unit 1: MemoriaRAM16bits-COMPORTAMENTO" {  } { { "MemoriaRAM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaRAM16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911396 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaRAM16bits " "Found entity 1: MemoriaRAM16bits" {  } { { "MemoriaRAM16bits.vhd" "" { Text "C:/Lab_VHDL/MemoriaRAM16bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Lab_VHDL/Somadorde16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "C:/Lab_VHDL/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNand-behavior " "Found design unit 1: QNand-behavior" {  } { { "QNand.vhd" "" { Text "C:/Lab_VHDL/QNand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911411 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNand " "Found entity 1: QNand" {  } { { "QNand.vhd" "" { Text "C:/Lab_VHDL/QNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Lab_VHDL/ShiftEsquerda.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911427 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "C:/Lab_VHDL/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA16bits-BEHAVIOR " "Found design unit 1: ULA16bits-BEHAVIOR" {  } { { "ULA16bits.vhd" "" { Text "C:/Lab_VHDL/ULA16bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911443 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA16bits " "Found entity 1: ULA16bits" {  } { { "ULA16bits.vhd" "" { Text "C:/Lab_VHDL/ULA16bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdireita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftdireita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDireita-BEHAVIOR " "Found design unit 1: ShiftDireita-BEHAVIOR" {  } { { "ShiftDireita.vhd" "" { Text "C:/Lab_VHDL/ShiftDireita.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911458 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDireita " "Found entity 1: ShiftDireita" {  } { { "ShiftDireita.vhd" "" { Text "C:/Lab_VHDL/ShiftDireita.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracaode16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracaode16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracaode16bits-BEHAVIOR " "Found design unit 1: Subtracaode16bits-BEHAVIOR" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Lab_VHDL/Subtracaode16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracaode16bits " "Found entity 1: Subtracaode16bits" {  } { { "Subtracaode16bits.vhd" "" { Text "C:/Lab_VHDL/Subtracaode16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador12x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador12x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador12x1-Multiplexador12x1 " "Found design unit 1: Multiplexador12x1-Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador12x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador12x1 " "Found entity 1: Multiplexador12x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/Lab_VHDL/Multiplexador12x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493911489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493911489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA16bits " "Elaborating entity \"ULA16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540493911599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAnd QAnd:G1 " "Elaborating entity \"QAnd\" for hierarchy \"QAnd:G1\"" {  } { { "ULA16bits.vhd" "G1" { Text "C:/Lab_VHDL/ULA16bits.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QOr QOr:G2 " "Elaborating entity \"QOr\" for hierarchy \"QOr:G2\"" {  } { { "ULA16bits.vhd" "G2" { Text "C:/Lab_VHDL/ULA16bits.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QNot QNot:G3 " "Elaborating entity \"QNot\" for hierarchy \"QNot:G3\"" {  } { { "ULA16bits.vhd" "G3" { Text "C:/Lab_VHDL/ULA16bits.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QXor QXor:G5 " "Elaborating entity \"QXor\" for hierarchy \"QXor:G5\"" {  } { { "ULA16bits.vhd" "G5" { Text "C:/Lab_VHDL/ULA16bits.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QNand QNand:G6 " "Elaborating entity \"QNand\" for hierarchy \"QNand:G6\"" {  } { { "ULA16bits.vhd" "G6" { Text "C:/Lab_VHDL/ULA16bits.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftDireita ShiftDireita:G7 " "Elaborating entity \"ShiftDireita\" for hierarchy \"ShiftDireita:G7\"" {  } { { "ULA16bits.vhd" "G7" { Text "C:/Lab_VHDL/ULA16bits.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "ULA16bits.vhd" "G9" { Text "C:/Lab_VHDL/ULA16bits.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G11 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G11\"" {  } { { "ULA16bits.vhd" "G11" { Text "C:/Lab_VHDL/ULA16bits.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracaode16bits Subtracaode16bits:G12 " "Elaborating entity \"Subtracaode16bits\" for hierarchy \"Subtracaode16bits:G12\"" {  } { { "ULA16bits.vhd" "G12" { Text "C:/Lab_VHDL/ULA16bits.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador12x1 Multiplexador12x1:G13 " "Elaborating entity \"Multiplexador12x1\" for hierarchy \"Multiplexador12x1:G13\"" {  } { { "ULA16bits.vhd" "G13" { Text "C:/Lab_VHDL/ULA16bits.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493911708 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540493913099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540493913302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540493914130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493914130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540493914192 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540493914192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540493914192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540493914192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540493914208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 14:58:34 2018 " "Processing ended: Thu Oct 25 14:58:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540493914208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540493914208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540493914208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493914208 ""}
