TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM C/C++ Codegen                                      Unix v18.1.1.LTS *
       3                    ;* Date/Time created: Fri Jul  3 20:08:25 2020                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../driverlib/sw_crc.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM C/C++ Codegen Unix v18.1.1.LTS Copyright (c) 1996-
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/pola/workspace_v8/Microwave/Debug")
      13 00000000                   .sect   ".const:.string:g_pui8Crc8CCITT"
      14                            .clink
      15                            .align  1
      16                            .elfsym g_pui8Crc8CCITT,SYM_SIZE(256)
      17 00000000           g_pui8Crc8CCITT:
      18 00000000 00000000          .bits   0,8                     ; g_pui8Crc8CCITT[0] @ 0
      19 00000000 00000700          .bits   7,8                     ; g_pui8Crc8CCITT[1] @ 8
      20 00000000 000E0700          .bits   14,8                    ; g_pui8Crc8CCITT[2] @ 16
      21 00000000 090E0700          .bits   9,8                     ; g_pui8Crc8CCITT[3] @ 24
      22 00000004 0000001C          .bits   28,8                    ; g_pui8Crc8CCITT[4] @ 32
      23 00000004 00001B1C          .bits   27,8                    ; g_pui8Crc8CCITT[5] @ 40
      24 00000004 00121B1C          .bits   18,8                    ; g_pui8Crc8CCITT[6] @ 48
      25 00000004 15121B1C          .bits   21,8                    ; g_pui8Crc8CCITT[7] @ 56
      26 00000008 00000038          .bits   56,8                    ; g_pui8Crc8CCITT[8] @ 64
      27 00000008 00003F38          .bits   63,8                    ; g_pui8Crc8CCITT[9] @ 72
      28 00000008 00363F38          .bits   54,8                    ; g_pui8Crc8CCITT[10] @ 80
      29 00000008 31363F38          .bits   49,8                    ; g_pui8Crc8CCITT[11] @ 88
      30 0000000c 00000024          .bits   36,8                    ; g_pui8Crc8CCITT[12] @ 96
      31 0000000c 00002324          .bits   35,8                    ; g_pui8Crc8CCITT[13] @ 104
      32 0000000c 002A2324          .bits   42,8                    ; g_pui8Crc8CCITT[14] @ 112
      33 0000000c 2D2A2324          .bits   45,8                    ; g_pui8Crc8CCITT[15] @ 120
      34 00000010 00000070          .bits   112,8                   ; g_pui8Crc8CCITT[16] @ 128
      35 00000010 00007770          .bits   119,8                   ; g_pui8Crc8CCITT[17] @ 136
      36 00000010 007E7770          .bits   126,8                   ; g_pui8Crc8CCITT[18] @ 144
      37 00000010 797E7770          .bits   121,8                   ; g_pui8Crc8CCITT[19] @ 152
      38 00000014 0000006C          .bits   108,8                   ; g_pui8Crc8CCITT[20] @ 160
      39 00000014 00006B6C          .bits   107,8                   ; g_pui8Crc8CCITT[21] @ 168
      40 00000014 00626B6C          .bits   98,8                    ; g_pui8Crc8CCITT[22] @ 176
      41 00000014 65626B6C          .bits   101,8                   ; g_pui8Crc8CCITT[23] @ 184
      42 00000018 00000048          .bits   72,8                    ; g_pui8Crc8CCITT[24] @ 192
      43 00000018 00004F48          .bits   79,8                    ; g_pui8Crc8CCITT[25] @ 200
      44 00000018 00464F48          .bits   70,8                    ; g_pui8Crc8CCITT[26] @ 208
      45 00000018 41464F48          .bits   65,8                    ; g_pui8Crc8CCITT[27] @ 216
      46 0000001c 00000054          .bits   84,8                    ; g_pui8Crc8CCITT[28] @ 224
      47 0000001c 00005354          .bits   83,8                    ; g_pui8Crc8CCITT[29] @ 232
      48 0000001c 005A5354          .bits   90,8                    ; g_pui8Crc8CCITT[30] @ 240
      49 0000001c 5D5A5354          .bits   93,8                    ; g_pui8Crc8CCITT[31] @ 248
      50 00000020 000000E0          .bits   224,8                   ; g_pui8Crc8CCITT[32] @ 256
      51 00000020 0000E7E0          .bits   231,8                   ; g_pui8Crc8CCITT[33] @ 264
      52 00000020 00EEE7E0          .bits   238,8                   ; g_pui8Crc8CCITT[34] @ 272
      53 00000020 E9EEE7E0          .bits   233,8                   ; g_pui8Crc8CCITT[35] @ 280
      54 00000024 000000FC          .bits   252,8                   ; g_pui8Crc8CCITT[36] @ 288
      55 00000024 0000FBFC          .bits   251,8                   ; g_pui8Crc8CCITT[37] @ 296
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    2

      56 00000024 00F2FBFC          .bits   242,8                   ; g_pui8Crc8CCITT[38] @ 304
      57 00000024 F5F2FBFC          .bits   245,8                   ; g_pui8Crc8CCITT[39] @ 312
      58 00000028 000000D8          .bits   216,8                   ; g_pui8Crc8CCITT[40] @ 320
      59 00000028 0000DFD8          .bits   223,8                   ; g_pui8Crc8CCITT[41] @ 328
      60 00000028 00D6DFD8          .bits   214,8                   ; g_pui8Crc8CCITT[42] @ 336
      61 00000028 D1D6DFD8          .bits   209,8                   ; g_pui8Crc8CCITT[43] @ 344
      62 0000002c 000000C4          .bits   196,8                   ; g_pui8Crc8CCITT[44] @ 352
      63 0000002c 0000C3C4          .bits   195,8                   ; g_pui8Crc8CCITT[45] @ 360
      64 0000002c 00CAC3C4          .bits   202,8                   ; g_pui8Crc8CCITT[46] @ 368
      65 0000002c CDCAC3C4          .bits   205,8                   ; g_pui8Crc8CCITT[47] @ 376
      66 00000030 00000090          .bits   144,8                   ; g_pui8Crc8CCITT[48] @ 384
      67 00000030 00009790          .bits   151,8                   ; g_pui8Crc8CCITT[49] @ 392
      68 00000030 009E9790          .bits   158,8                   ; g_pui8Crc8CCITT[50] @ 400
      69 00000030 999E9790          .bits   153,8                   ; g_pui8Crc8CCITT[51] @ 408
      70 00000034 0000008C          .bits   140,8                   ; g_pui8Crc8CCITT[52] @ 416
      71 00000034 00008B8C          .bits   139,8                   ; g_pui8Crc8CCITT[53] @ 424
      72 00000034 00828B8C          .bits   130,8                   ; g_pui8Crc8CCITT[54] @ 432
      73 00000034 85828B8C          .bits   133,8                   ; g_pui8Crc8CCITT[55] @ 440
      74 00000038 000000A8          .bits   168,8                   ; g_pui8Crc8CCITT[56] @ 448
      75 00000038 0000AFA8          .bits   175,8                   ; g_pui8Crc8CCITT[57] @ 456
      76 00000038 00A6AFA8          .bits   166,8                   ; g_pui8Crc8CCITT[58] @ 464
      77 00000038 A1A6AFA8          .bits   161,8                   ; g_pui8Crc8CCITT[59] @ 472
      78 0000003c 000000B4          .bits   180,8                   ; g_pui8Crc8CCITT[60] @ 480
      79 0000003c 0000B3B4          .bits   179,8                   ; g_pui8Crc8CCITT[61] @ 488
      80 0000003c 00BAB3B4          .bits   186,8                   ; g_pui8Crc8CCITT[62] @ 496
      81 0000003c BDBAB3B4          .bits   189,8                   ; g_pui8Crc8CCITT[63] @ 504
      82 00000040 000000C7          .bits   199,8                   ; g_pui8Crc8CCITT[64] @ 512
      83 00000040 0000C0C7          .bits   192,8                   ; g_pui8Crc8CCITT[65] @ 520
      84 00000040 00C9C0C7          .bits   201,8                   ; g_pui8Crc8CCITT[66] @ 528
      85 00000040 CEC9C0C7          .bits   206,8                   ; g_pui8Crc8CCITT[67] @ 536
      86 00000044 000000DB          .bits   219,8                   ; g_pui8Crc8CCITT[68] @ 544
      87 00000044 0000DCDB          .bits   220,8                   ; g_pui8Crc8CCITT[69] @ 552
      88 00000044 00D5DCDB          .bits   213,8                   ; g_pui8Crc8CCITT[70] @ 560
      89 00000044 D2D5DCDB          .bits   210,8                   ; g_pui8Crc8CCITT[71] @ 568
      90 00000048 000000FF          .bits   255,8                   ; g_pui8Crc8CCITT[72] @ 576
      91 00000048 0000F8FF          .bits   248,8                   ; g_pui8Crc8CCITT[73] @ 584
      92 00000048 00F1F8FF          .bits   241,8                   ; g_pui8Crc8CCITT[74] @ 592
      93 00000048 F6F1F8FF          .bits   246,8                   ; g_pui8Crc8CCITT[75] @ 600
      94 0000004c 000000E3          .bits   227,8                   ; g_pui8Crc8CCITT[76] @ 608
      95 0000004c 0000E4E3          .bits   228,8                   ; g_pui8Crc8CCITT[77] @ 616
      96 0000004c 00EDE4E3          .bits   237,8                   ; g_pui8Crc8CCITT[78] @ 624
      97 0000004c EAEDE4E3          .bits   234,8                   ; g_pui8Crc8CCITT[79] @ 632
      98 00000050 000000B7          .bits   183,8                   ; g_pui8Crc8CCITT[80] @ 640
      99 00000050 0000B0B7          .bits   176,8                   ; g_pui8Crc8CCITT[81] @ 648
     100 00000050 00B9B0B7          .bits   185,8                   ; g_pui8Crc8CCITT[82] @ 656
     101 00000050 BEB9B0B7          .bits   190,8                   ; g_pui8Crc8CCITT[83] @ 664
     102 00000054 000000AB          .bits   171,8                   ; g_pui8Crc8CCITT[84] @ 672
     103 00000054 0000ACAB          .bits   172,8                   ; g_pui8Crc8CCITT[85] @ 680
     104 00000054 00A5ACAB          .bits   165,8                   ; g_pui8Crc8CCITT[86] @ 688
     105 00000054 A2A5ACAB          .bits   162,8                   ; g_pui8Crc8CCITT[87] @ 696
     106 00000058 0000008F          .bits   143,8                   ; g_pui8Crc8CCITT[88] @ 704
     107 00000058 0000888F          .bits   136,8                   ; g_pui8Crc8CCITT[89] @ 712
     108 00000058 0081888F          .bits   129,8                   ; g_pui8Crc8CCITT[90] @ 720
     109 00000058 8681888F          .bits   134,8                   ; g_pui8Crc8CCITT[91] @ 728
     110 0000005c 00000093          .bits   147,8                   ; g_pui8Crc8CCITT[92] @ 736
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    3

     111 0000005c 00009493          .bits   148,8                   ; g_pui8Crc8CCITT[93] @ 744
     112 0000005c 009D9493          .bits   157,8                   ; g_pui8Crc8CCITT[94] @ 752
     113 0000005c 9A9D9493          .bits   154,8                   ; g_pui8Crc8CCITT[95] @ 760
     114 00000060 00000027          .bits   39,8                    ; g_pui8Crc8CCITT[96] @ 768
     115 00000060 00002027          .bits   32,8                    ; g_pui8Crc8CCITT[97] @ 776
     116 00000060 00292027          .bits   41,8                    ; g_pui8Crc8CCITT[98] @ 784
     117 00000060 2E292027          .bits   46,8                    ; g_pui8Crc8CCITT[99] @ 792
     118 00000064 0000003B          .bits   59,8                    ; g_pui8Crc8CCITT[100] @ 800
     119 00000064 00003C3B          .bits   60,8                    ; g_pui8Crc8CCITT[101] @ 808
     120 00000064 00353C3B          .bits   53,8                    ; g_pui8Crc8CCITT[102] @ 816
     121 00000064 32353C3B          .bits   50,8                    ; g_pui8Crc8CCITT[103] @ 824
     122 00000068 0000001F          .bits   31,8                    ; g_pui8Crc8CCITT[104] @ 832
     123 00000068 0000181F          .bits   24,8                    ; g_pui8Crc8CCITT[105] @ 840
     124 00000068 0011181F          .bits   17,8                    ; g_pui8Crc8CCITT[106] @ 848
     125 00000068 1611181F          .bits   22,8                    ; g_pui8Crc8CCITT[107] @ 856
     126 0000006c 00000003          .bits   3,8                     ; g_pui8Crc8CCITT[108] @ 864
     127 0000006c 00000403          .bits   4,8                     ; g_pui8Crc8CCITT[109] @ 872
     128 0000006c 000D0403          .bits   13,8                    ; g_pui8Crc8CCITT[110] @ 880
     129 0000006c 0A0D0403          .bits   10,8                    ; g_pui8Crc8CCITT[111] @ 888
     130 00000070 00000057          .bits   87,8                    ; g_pui8Crc8CCITT[112] @ 896
     131 00000070 00005057          .bits   80,8                    ; g_pui8Crc8CCITT[113] @ 904
     132 00000070 00595057          .bits   89,8                    ; g_pui8Crc8CCITT[114] @ 912
     133 00000070 5E595057          .bits   94,8                    ; g_pui8Crc8CCITT[115] @ 920
     134 00000074 0000004B          .bits   75,8                    ; g_pui8Crc8CCITT[116] @ 928
     135 00000074 00004C4B          .bits   76,8                    ; g_pui8Crc8CCITT[117] @ 936
     136 00000074 00454C4B          .bits   69,8                    ; g_pui8Crc8CCITT[118] @ 944
     137 00000074 42454C4B          .bits   66,8                    ; g_pui8Crc8CCITT[119] @ 952
     138 00000078 0000006F          .bits   111,8                   ; g_pui8Crc8CCITT[120] @ 960
     139 00000078 0000686F          .bits   104,8                   ; g_pui8Crc8CCITT[121] @ 968
     140 00000078 0061686F          .bits   97,8                    ; g_pui8Crc8CCITT[122] @ 976
     141 00000078 6661686F          .bits   102,8                   ; g_pui8Crc8CCITT[123] @ 984
     142 0000007c 00000073          .bits   115,8                   ; g_pui8Crc8CCITT[124] @ 992
     143 0000007c 00007473          .bits   116,8                   ; g_pui8Crc8CCITT[125] @ 1000
     144 0000007c 007D7473          .bits   125,8                   ; g_pui8Crc8CCITT[126] @ 1008
     145 0000007c 7A7D7473          .bits   122,8                   ; g_pui8Crc8CCITT[127] @ 1016
     146 00000080 00000089          .bits   137,8                   ; g_pui8Crc8CCITT[128] @ 1024
     147 00000080 00008E89          .bits   142,8                   ; g_pui8Crc8CCITT[129] @ 1032
     148 00000080 00878E89          .bits   135,8                   ; g_pui8Crc8CCITT[130] @ 1040
     149 00000080 80878E89          .bits   128,8                   ; g_pui8Crc8CCITT[131] @ 1048
     150 00000084 00000095          .bits   149,8                   ; g_pui8Crc8CCITT[132] @ 1056
     151 00000084 00009295          .bits   146,8                   ; g_pui8Crc8CCITT[133] @ 1064
     152 00000084 009B9295          .bits   155,8                   ; g_pui8Crc8CCITT[134] @ 1072
     153 00000084 9C9B9295          .bits   156,8                   ; g_pui8Crc8CCITT[135] @ 1080
     154 00000088 000000B1          .bits   177,8                   ; g_pui8Crc8CCITT[136] @ 1088
     155 00000088 0000B6B1          .bits   182,8                   ; g_pui8Crc8CCITT[137] @ 1096
     156 00000088 00BFB6B1          .bits   191,8                   ; g_pui8Crc8CCITT[138] @ 1104
     157 00000088 B8BFB6B1          .bits   184,8                   ; g_pui8Crc8CCITT[139] @ 1112
     158 0000008c 000000AD          .bits   173,8                   ; g_pui8Crc8CCITT[140] @ 1120
     159 0000008c 0000AAAD          .bits   170,8                   ; g_pui8Crc8CCITT[141] @ 1128
     160 0000008c 00A3AAAD          .bits   163,8                   ; g_pui8Crc8CCITT[142] @ 1136
     161 0000008c A4A3AAAD          .bits   164,8                   ; g_pui8Crc8CCITT[143] @ 1144
     162 00000090 000000F9          .bits   249,8                   ; g_pui8Crc8CCITT[144] @ 1152
     163 00000090 0000FEF9          .bits   254,8                   ; g_pui8Crc8CCITT[145] @ 1160
     164 00000090 00F7FEF9          .bits   247,8                   ; g_pui8Crc8CCITT[146] @ 1168
     165 00000090 F0F7FEF9          .bits   240,8                   ; g_pui8Crc8CCITT[147] @ 1176
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    4

     166 00000094 000000E5          .bits   229,8                   ; g_pui8Crc8CCITT[148] @ 1184
     167 00000094 0000E2E5          .bits   226,8                   ; g_pui8Crc8CCITT[149] @ 1192
     168 00000094 00EBE2E5          .bits   235,8                   ; g_pui8Crc8CCITT[150] @ 1200
     169 00000094 ECEBE2E5          .bits   236,8                   ; g_pui8Crc8CCITT[151] @ 1208
     170 00000098 000000C1          .bits   193,8                   ; g_pui8Crc8CCITT[152] @ 1216
     171 00000098 0000C6C1          .bits   198,8                   ; g_pui8Crc8CCITT[153] @ 1224
     172 00000098 00CFC6C1          .bits   207,8                   ; g_pui8Crc8CCITT[154] @ 1232
     173 00000098 C8CFC6C1          .bits   200,8                   ; g_pui8Crc8CCITT[155] @ 1240
     174 0000009c 000000DD          .bits   221,8                   ; g_pui8Crc8CCITT[156] @ 1248
     175 0000009c 0000DADD          .bits   218,8                   ; g_pui8Crc8CCITT[157] @ 1256
     176 0000009c 00D3DADD          .bits   211,8                   ; g_pui8Crc8CCITT[158] @ 1264
     177 0000009c D4D3DADD          .bits   212,8                   ; g_pui8Crc8CCITT[159] @ 1272
     178 000000a0 00000069          .bits   105,8                   ; g_pui8Crc8CCITT[160] @ 1280
     179 000000a0 00006E69          .bits   110,8                   ; g_pui8Crc8CCITT[161] @ 1288
     180 000000a0 00676E69          .bits   103,8                   ; g_pui8Crc8CCITT[162] @ 1296
     181 000000a0 60676E69          .bits   96,8                    ; g_pui8Crc8CCITT[163] @ 1304
     182 000000a4 00000075          .bits   117,8                   ; g_pui8Crc8CCITT[164] @ 1312
     183 000000a4 00007275          .bits   114,8                   ; g_pui8Crc8CCITT[165] @ 1320
     184 000000a4 007B7275          .bits   123,8                   ; g_pui8Crc8CCITT[166] @ 1328
     185 000000a4 7C7B7275          .bits   124,8                   ; g_pui8Crc8CCITT[167] @ 1336
     186 000000a8 00000051          .bits   81,8                    ; g_pui8Crc8CCITT[168] @ 1344
     187 000000a8 00005651          .bits   86,8                    ; g_pui8Crc8CCITT[169] @ 1352
     188 000000a8 005F5651          .bits   95,8                    ; g_pui8Crc8CCITT[170] @ 1360
     189 000000a8 585F5651          .bits   88,8                    ; g_pui8Crc8CCITT[171] @ 1368
     190 000000ac 0000004D          .bits   77,8                    ; g_pui8Crc8CCITT[172] @ 1376
     191 000000ac 00004A4D          .bits   74,8                    ; g_pui8Crc8CCITT[173] @ 1384
     192 000000ac 00434A4D          .bits   67,8                    ; g_pui8Crc8CCITT[174] @ 1392
     193 000000ac 44434A4D          .bits   68,8                    ; g_pui8Crc8CCITT[175] @ 1400
     194 000000b0 00000019          .bits   25,8                    ; g_pui8Crc8CCITT[176] @ 1408
     195 000000b0 00001E19          .bits   30,8                    ; g_pui8Crc8CCITT[177] @ 1416
     196 000000b0 00171E19          .bits   23,8                    ; g_pui8Crc8CCITT[178] @ 1424
     197 000000b0 10171E19          .bits   16,8                    ; g_pui8Crc8CCITT[179] @ 1432
     198 000000b4 00000005          .bits   5,8                     ; g_pui8Crc8CCITT[180] @ 1440
     199 000000b4 00000205          .bits   2,8                     ; g_pui8Crc8CCITT[181] @ 1448
     200 000000b4 000B0205          .bits   11,8                    ; g_pui8Crc8CCITT[182] @ 1456
     201 000000b4 0C0B0205          .bits   12,8                    ; g_pui8Crc8CCITT[183] @ 1464
     202 000000b8 00000021          .bits   33,8                    ; g_pui8Crc8CCITT[184] @ 1472
     203 000000b8 00002621          .bits   38,8                    ; g_pui8Crc8CCITT[185] @ 1480
     204 000000b8 002F2621          .bits   47,8                    ; g_pui8Crc8CCITT[186] @ 1488
     205 000000b8 282F2621          .bits   40,8                    ; g_pui8Crc8CCITT[187] @ 1496
     206 000000bc 0000003D          .bits   61,8                    ; g_pui8Crc8CCITT[188] @ 1504
     207 000000bc 00003A3D          .bits   58,8                    ; g_pui8Crc8CCITT[189] @ 1512
     208 000000bc 00333A3D          .bits   51,8                    ; g_pui8Crc8CCITT[190] @ 1520
     209 000000bc 34333A3D          .bits   52,8                    ; g_pui8Crc8CCITT[191] @ 1528
     210 000000c0 0000004E          .bits   78,8                    ; g_pui8Crc8CCITT[192] @ 1536
     211 000000c0 0000494E          .bits   73,8                    ; g_pui8Crc8CCITT[193] @ 1544
     212 000000c0 0040494E          .bits   64,8                    ; g_pui8Crc8CCITT[194] @ 1552
     213 000000c0 4740494E          .bits   71,8                    ; g_pui8Crc8CCITT[195] @ 1560
     214 000000c4 00000052          .bits   82,8                    ; g_pui8Crc8CCITT[196] @ 1568
     215 000000c4 00005552          .bits   85,8                    ; g_pui8Crc8CCITT[197] @ 1576
     216 000000c4 005C5552          .bits   92,8                    ; g_pui8Crc8CCITT[198] @ 1584
     217 000000c4 5B5C5552          .bits   91,8                    ; g_pui8Crc8CCITT[199] @ 1592
     218 000000c8 00000076          .bits   118,8                   ; g_pui8Crc8CCITT[200] @ 1600
     219 000000c8 00007176          .bits   113,8                   ; g_pui8Crc8CCITT[201] @ 1608
     220 000000c8 00787176          .bits   120,8                   ; g_pui8Crc8CCITT[202] @ 1616
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    5

     221 000000c8 7F787176          .bits   127,8                   ; g_pui8Crc8CCITT[203] @ 1624
     222 000000cc 0000006A          .bits   106,8                   ; g_pui8Crc8CCITT[204] @ 1632
     223 000000cc 00006D6A          .bits   109,8                   ; g_pui8Crc8CCITT[205] @ 1640
     224 000000cc 00646D6A          .bits   100,8                   ; g_pui8Crc8CCITT[206] @ 1648
     225 000000cc 63646D6A          .bits   99,8                    ; g_pui8Crc8CCITT[207] @ 1656
     226 000000d0 0000003E          .bits   62,8                    ; g_pui8Crc8CCITT[208] @ 1664
     227 000000d0 0000393E          .bits   57,8                    ; g_pui8Crc8CCITT[209] @ 1672
     228 000000d0 0030393E          .bits   48,8                    ; g_pui8Crc8CCITT[210] @ 1680
     229 000000d0 3730393E          .bits   55,8                    ; g_pui8Crc8CCITT[211] @ 1688
     230 000000d4 00000022          .bits   34,8                    ; g_pui8Crc8CCITT[212] @ 1696
     231 000000d4 00002522          .bits   37,8                    ; g_pui8Crc8CCITT[213] @ 1704
     232 000000d4 002C2522          .bits   44,8                    ; g_pui8Crc8CCITT[214] @ 1712
     233 000000d4 2B2C2522          .bits   43,8                    ; g_pui8Crc8CCITT[215] @ 1720
     234 000000d8 00000006          .bits   6,8                     ; g_pui8Crc8CCITT[216] @ 1728
     235 000000d8 00000106          .bits   1,8                     ; g_pui8Crc8CCITT[217] @ 1736
     236 000000d8 00080106          .bits   8,8                     ; g_pui8Crc8CCITT[218] @ 1744
     237 000000d8 0F080106          .bits   15,8                    ; g_pui8Crc8CCITT[219] @ 1752
     238 000000dc 0000001A          .bits   26,8                    ; g_pui8Crc8CCITT[220] @ 1760
     239 000000dc 00001D1A          .bits   29,8                    ; g_pui8Crc8CCITT[221] @ 1768
     240 000000dc 00141D1A          .bits   20,8                    ; g_pui8Crc8CCITT[222] @ 1776
     241 000000dc 13141D1A          .bits   19,8                    ; g_pui8Crc8CCITT[223] @ 1784
     242 000000e0 000000AE          .bits   174,8                   ; g_pui8Crc8CCITT[224] @ 1792
     243 000000e0 0000A9AE          .bits   169,8                   ; g_pui8Crc8CCITT[225] @ 1800
     244 000000e0 00A0A9AE          .bits   160,8                   ; g_pui8Crc8CCITT[226] @ 1808
     245 000000e0 A7A0A9AE          .bits   167,8                   ; g_pui8Crc8CCITT[227] @ 1816
     246 000000e4 000000B2          .bits   178,8                   ; g_pui8Crc8CCITT[228] @ 1824
     247 000000e4 0000B5B2          .bits   181,8                   ; g_pui8Crc8CCITT[229] @ 1832
     248 000000e4 00BCB5B2          .bits   188,8                   ; g_pui8Crc8CCITT[230] @ 1840
     249 000000e4 BBBCB5B2          .bits   187,8                   ; g_pui8Crc8CCITT[231] @ 1848
     250 000000e8 00000096          .bits   150,8                   ; g_pui8Crc8CCITT[232] @ 1856
     251 000000e8 00009196          .bits   145,8                   ; g_pui8Crc8CCITT[233] @ 1864
     252 000000e8 00989196          .bits   152,8                   ; g_pui8Crc8CCITT[234] @ 1872
     253 000000e8 9F989196          .bits   159,8                   ; g_pui8Crc8CCITT[235] @ 1880
     254 000000ec 0000008A          .bits   138,8                   ; g_pui8Crc8CCITT[236] @ 1888
     255 000000ec 00008D8A          .bits   141,8                   ; g_pui8Crc8CCITT[237] @ 1896
     256 000000ec 00848D8A          .bits   132,8                   ; g_pui8Crc8CCITT[238] @ 1904
     257 000000ec 83848D8A          .bits   131,8                   ; g_pui8Crc8CCITT[239] @ 1912
     258 000000f0 000000DE          .bits   222,8                   ; g_pui8Crc8CCITT[240] @ 1920
     259 000000f0 0000D9DE          .bits   217,8                   ; g_pui8Crc8CCITT[241] @ 1928
     260 000000f0 00D0D9DE          .bits   208,8                   ; g_pui8Crc8CCITT[242] @ 1936
     261 000000f0 D7D0D9DE          .bits   215,8                   ; g_pui8Crc8CCITT[243] @ 1944
     262 000000f4 000000C2          .bits   194,8                   ; g_pui8Crc8CCITT[244] @ 1952
     263 000000f4 0000C5C2          .bits   197,8                   ; g_pui8Crc8CCITT[245] @ 1960
     264 000000f4 00CCC5C2          .bits   204,8                   ; g_pui8Crc8CCITT[246] @ 1968
     265 000000f4 CBCCC5C2          .bits   203,8                   ; g_pui8Crc8CCITT[247] @ 1976
     266 000000f8 000000E6          .bits   230,8                   ; g_pui8Crc8CCITT[248] @ 1984
     267 000000f8 0000E1E6          .bits   225,8                   ; g_pui8Crc8CCITT[249] @ 1992
     268 000000f8 00E8E1E6          .bits   232,8                   ; g_pui8Crc8CCITT[250] @ 2000
     269 000000f8 EFE8E1E6          .bits   239,8                   ; g_pui8Crc8CCITT[251] @ 2008
     270 000000fc 000000FA          .bits   250,8                   ; g_pui8Crc8CCITT[252] @ 2016
     271 000000fc 0000FDFA          .bits   253,8                   ; g_pui8Crc8CCITT[253] @ 2024
     272 000000fc 00F4FDFA          .bits   244,8                   ; g_pui8Crc8CCITT[254] @ 2032
     273 000000fc F3F4FDFA          .bits   243,8                   ; g_pui8Crc8CCITT[255] @ 2040
     274                    
     275                    $C$DW$1 .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    6

     276                            .dwattr $C$DW$1, DW_AT_name("g_pui8Crc8CCITT")
     277                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("g_pui8Crc8CCITT")
     278                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$44)
     279                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr g_pui8Crc8CCITT]
     280                            .dwattr $C$DW$1, DW_AT_decl_file("../driverlib/sw_crc.c")
     281                            .dwattr $C$DW$1, DW_AT_decl_line(0x37)
     282                            .dwattr $C$DW$1, DW_AT_decl_column(0x16)
     283                    
     284 00000000                   .sect   ".const:g_pui16Crc16"
     285                            .clink
     286                            .align  2
     287                            .elfsym g_pui16Crc16,SYM_SIZE(512)
     288 00000000           g_pui16Crc16:
     289 00000000 00000000          .bits   0,16                    ; g_pui16Crc16[0] @ 0
     290 00000000 C0C10000          .bits   49345,16                        ; g_pui16Crc16[1] @ 16
     291 00000004 0000C181          .bits   49537,16                        ; g_pui16Crc16[2] @ 32
     292 00000004 0140C181          .bits   320,16                  ; g_pui16Crc16[3] @ 48
     293 00000008 0000C301          .bits   49921,16                        ; g_pui16Crc16[4] @ 64
     294 00000008 03C0C301          .bits   960,16                  ; g_pui16Crc16[5] @ 80
     295 0000000c 00000280          .bits   640,16                  ; g_pui16Crc16[6] @ 96
     296 0000000c C2410280          .bits   49729,16                        ; g_pui16Crc16[7] @ 112
     297 00000010 0000C601          .bits   50689,16                        ; g_pui16Crc16[8] @ 128
     298 00000010 06C0C601          .bits   1728,16                 ; g_pui16Crc16[9] @ 144
     299 00000014 00000780          .bits   1920,16                 ; g_pui16Crc16[10] @ 160
     300 00000014 C7410780          .bits   51009,16                        ; g_pui16Crc16[11] @ 176
     301 00000018 00000500          .bits   1280,16                 ; g_pui16Crc16[12] @ 192
     302 00000018 C5C10500          .bits   50625,16                        ; g_pui16Crc16[13] @ 208
     303 0000001c 0000C481          .bits   50305,16                        ; g_pui16Crc16[14] @ 224
     304 0000001c 0440C481          .bits   1088,16                 ; g_pui16Crc16[15] @ 240
     305 00000020 0000CC01          .bits   52225,16                        ; g_pui16Crc16[16] @ 256
     306 00000020 0CC0CC01          .bits   3264,16                 ; g_pui16Crc16[17] @ 272
     307 00000024 00000D80          .bits   3456,16                 ; g_pui16Crc16[18] @ 288
     308 00000024 CD410D80          .bits   52545,16                        ; g_pui16Crc16[19] @ 304
     309 00000028 00000F00          .bits   3840,16                 ; g_pui16Crc16[20] @ 320
     310 00000028 CFC10F00          .bits   53185,16                        ; g_pui16Crc16[21] @ 336
     311 0000002c 0000CE81          .bits   52865,16                        ; g_pui16Crc16[22] @ 352
     312 0000002c 0E40CE81          .bits   3648,16                 ; g_pui16Crc16[23] @ 368
     313 00000030 00000A00          .bits   2560,16                 ; g_pui16Crc16[24] @ 384
     314 00000030 CAC10A00          .bits   51905,16                        ; g_pui16Crc16[25] @ 400
     315 00000034 0000CB81          .bits   52097,16                        ; g_pui16Crc16[26] @ 416
     316 00000034 0B40CB81          .bits   2880,16                 ; g_pui16Crc16[27] @ 432
     317 00000038 0000C901          .bits   51457,16                        ; g_pui16Crc16[28] @ 448
     318 00000038 09C0C901          .bits   2496,16                 ; g_pui16Crc16[29] @ 464
     319 0000003c 00000880          .bits   2176,16                 ; g_pui16Crc16[30] @ 480
     320 0000003c C8410880          .bits   51265,16                        ; g_pui16Crc16[31] @ 496
     321 00000040 0000D801          .bits   55297,16                        ; g_pui16Crc16[32] @ 512
     322 00000040 18C0D801          .bits   6336,16                 ; g_pui16Crc16[33] @ 528
     323 00000044 00001980          .bits   6528,16                 ; g_pui16Crc16[34] @ 544
     324 00000044 D9411980          .bits   55617,16                        ; g_pui16Crc16[35] @ 560
     325 00000048 00001B00          .bits   6912,16                 ; g_pui16Crc16[36] @ 576
     326 00000048 DBC11B00          .bits   56257,16                        ; g_pui16Crc16[37] @ 592
     327 0000004c 0000DA81          .bits   55937,16                        ; g_pui16Crc16[38] @ 608
     328 0000004c 1A40DA81          .bits   6720,16                 ; g_pui16Crc16[39] @ 624
     329 00000050 00001E00          .bits   7680,16                 ; g_pui16Crc16[40] @ 640
     330 00000050 DEC11E00          .bits   57025,16                        ; g_pui16Crc16[41] @ 656
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    7

     331 00000054 0000DF81          .bits   57217,16                        ; g_pui16Crc16[42] @ 672
     332 00000054 1F40DF81          .bits   8000,16                 ; g_pui16Crc16[43] @ 688
     333 00000058 0000DD01          .bits   56577,16                        ; g_pui16Crc16[44] @ 704
     334 00000058 1DC0DD01          .bits   7616,16                 ; g_pui16Crc16[45] @ 720
     335 0000005c 00001C80          .bits   7296,16                 ; g_pui16Crc16[46] @ 736
     336 0000005c DC411C80          .bits   56385,16                        ; g_pui16Crc16[47] @ 752
     337 00000060 00001400          .bits   5120,16                 ; g_pui16Crc16[48] @ 768
     338 00000060 D4C11400          .bits   54465,16                        ; g_pui16Crc16[49] @ 784
     339 00000064 0000D581          .bits   54657,16                        ; g_pui16Crc16[50] @ 800
     340 00000064 1540D581          .bits   5440,16                 ; g_pui16Crc16[51] @ 816
     341 00000068 0000D701          .bits   55041,16                        ; g_pui16Crc16[52] @ 832
     342 00000068 17C0D701          .bits   6080,16                 ; g_pui16Crc16[53] @ 848
     343 0000006c 00001680          .bits   5760,16                 ; g_pui16Crc16[54] @ 864
     344 0000006c D6411680          .bits   54849,16                        ; g_pui16Crc16[55] @ 880
     345 00000070 0000D201          .bits   53761,16                        ; g_pui16Crc16[56] @ 896
     346 00000070 12C0D201          .bits   4800,16                 ; g_pui16Crc16[57] @ 912
     347 00000074 00001380          .bits   4992,16                 ; g_pui16Crc16[58] @ 928
     348 00000074 D3411380          .bits   54081,16                        ; g_pui16Crc16[59] @ 944
     349 00000078 00001100          .bits   4352,16                 ; g_pui16Crc16[60] @ 960
     350 00000078 D1C11100          .bits   53697,16                        ; g_pui16Crc16[61] @ 976
     351 0000007c 0000D081          .bits   53377,16                        ; g_pui16Crc16[62] @ 992
     352 0000007c 1040D081          .bits   4160,16                 ; g_pui16Crc16[63] @ 1008
     353 00000080 0000F001          .bits   61441,16                        ; g_pui16Crc16[64] @ 1024
     354 00000080 30C0F001          .bits   12480,16                        ; g_pui16Crc16[65] @ 1040
     355 00000084 00003180          .bits   12672,16                        ; g_pui16Crc16[66] @ 1056
     356 00000084 F1413180          .bits   61761,16                        ; g_pui16Crc16[67] @ 1072
     357 00000088 00003300          .bits   13056,16                        ; g_pui16Crc16[68] @ 1088
     358 00000088 F3C13300          .bits   62401,16                        ; g_pui16Crc16[69] @ 1104
     359 0000008c 0000F281          .bits   62081,16                        ; g_pui16Crc16[70] @ 1120
     360 0000008c 3240F281          .bits   12864,16                        ; g_pui16Crc16[71] @ 1136
     361 00000090 00003600          .bits   13824,16                        ; g_pui16Crc16[72] @ 1152
     362 00000090 F6C13600          .bits   63169,16                        ; g_pui16Crc16[73] @ 1168
     363 00000094 0000F781          .bits   63361,16                        ; g_pui16Crc16[74] @ 1184
     364 00000094 3740F781          .bits   14144,16                        ; g_pui16Crc16[75] @ 1200
     365 00000098 0000F501          .bits   62721,16                        ; g_pui16Crc16[76] @ 1216
     366 00000098 35C0F501          .bits   13760,16                        ; g_pui16Crc16[77] @ 1232
     367 0000009c 00003480          .bits   13440,16                        ; g_pui16Crc16[78] @ 1248
     368 0000009c F4413480          .bits   62529,16                        ; g_pui16Crc16[79] @ 1264
     369 000000a0 00003C00          .bits   15360,16                        ; g_pui16Crc16[80] @ 1280
     370 000000a0 FCC13C00          .bits   64705,16                        ; g_pui16Crc16[81] @ 1296
     371 000000a4 0000FD81          .bits   64897,16                        ; g_pui16Crc16[82] @ 1312
     372 000000a4 3D40FD81          .bits   15680,16                        ; g_pui16Crc16[83] @ 1328
     373 000000a8 0000FF01          .bits   65281,16                        ; g_pui16Crc16[84] @ 1344
     374 000000a8 3FC0FF01          .bits   16320,16                        ; g_pui16Crc16[85] @ 1360
     375 000000ac 00003E80          .bits   16000,16                        ; g_pui16Crc16[86] @ 1376
     376 000000ac FE413E80          .bits   65089,16                        ; g_pui16Crc16[87] @ 1392
     377 000000b0 0000FA01          .bits   64001,16                        ; g_pui16Crc16[88] @ 1408
     378 000000b0 3AC0FA01          .bits   15040,16                        ; g_pui16Crc16[89] @ 1424
     379 000000b4 00003B80          .bits   15232,16                        ; g_pui16Crc16[90] @ 1440
     380 000000b4 FB413B80          .bits   64321,16                        ; g_pui16Crc16[91] @ 1456
     381 000000b8 00003900          .bits   14592,16                        ; g_pui16Crc16[92] @ 1472
     382 000000b8 F9C13900          .bits   63937,16                        ; g_pui16Crc16[93] @ 1488
     383 000000bc 0000F881          .bits   63617,16                        ; g_pui16Crc16[94] @ 1504
     384 000000bc 3840F881          .bits   14400,16                        ; g_pui16Crc16[95] @ 1520
     385 000000c0 00002800          .bits   10240,16                        ; g_pui16Crc16[96] @ 1536
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    8

     386 000000c0 E8C12800          .bits   59585,16                        ; g_pui16Crc16[97] @ 1552
     387 000000c4 0000E981          .bits   59777,16                        ; g_pui16Crc16[98] @ 1568
     388 000000c4 2940E981          .bits   10560,16                        ; g_pui16Crc16[99] @ 1584
     389 000000c8 0000EB01          .bits   60161,16                        ; g_pui16Crc16[100] @ 1600
     390 000000c8 2BC0EB01          .bits   11200,16                        ; g_pui16Crc16[101] @ 1616
     391 000000cc 00002A80          .bits   10880,16                        ; g_pui16Crc16[102] @ 1632
     392 000000cc EA412A80          .bits   59969,16                        ; g_pui16Crc16[103] @ 1648
     393 000000d0 0000EE01          .bits   60929,16                        ; g_pui16Crc16[104] @ 1664
     394 000000d0 2EC0EE01          .bits   11968,16                        ; g_pui16Crc16[105] @ 1680
     395 000000d4 00002F80          .bits   12160,16                        ; g_pui16Crc16[106] @ 1696
     396 000000d4 EF412F80          .bits   61249,16                        ; g_pui16Crc16[107] @ 1712
     397 000000d8 00002D00          .bits   11520,16                        ; g_pui16Crc16[108] @ 1728
     398 000000d8 EDC12D00          .bits   60865,16                        ; g_pui16Crc16[109] @ 1744
     399 000000dc 0000EC81          .bits   60545,16                        ; g_pui16Crc16[110] @ 1760
     400 000000dc 2C40EC81          .bits   11328,16                        ; g_pui16Crc16[111] @ 1776
     401 000000e0 0000E401          .bits   58369,16                        ; g_pui16Crc16[112] @ 1792
     402 000000e0 24C0E401          .bits   9408,16                 ; g_pui16Crc16[113] @ 1808
     403 000000e4 00002580          .bits   9600,16                 ; g_pui16Crc16[114] @ 1824
     404 000000e4 E5412580          .bits   58689,16                        ; g_pui16Crc16[115] @ 1840
     405 000000e8 00002700          .bits   9984,16                 ; g_pui16Crc16[116] @ 1856
     406 000000e8 E7C12700          .bits   59329,16                        ; g_pui16Crc16[117] @ 1872
     407 000000ec 0000E681          .bits   59009,16                        ; g_pui16Crc16[118] @ 1888
     408 000000ec 2640E681          .bits   9792,16                 ; g_pui16Crc16[119] @ 1904
     409 000000f0 00002200          .bits   8704,16                 ; g_pui16Crc16[120] @ 1920
     410 000000f0 E2C12200          .bits   58049,16                        ; g_pui16Crc16[121] @ 1936
     411 000000f4 0000E381          .bits   58241,16                        ; g_pui16Crc16[122] @ 1952
     412 000000f4 2340E381          .bits   9024,16                 ; g_pui16Crc16[123] @ 1968
     413 000000f8 0000E101          .bits   57601,16                        ; g_pui16Crc16[124] @ 1984
     414 000000f8 21C0E101          .bits   8640,16                 ; g_pui16Crc16[125] @ 2000
     415 000000fc 00002080          .bits   8320,16                 ; g_pui16Crc16[126] @ 2016
     416 000000fc E0412080          .bits   57409,16                        ; g_pui16Crc16[127] @ 2032
     417 00000100 0000A001          .bits   40961,16                        ; g_pui16Crc16[128] @ 2048
     418 00000100 60C0A001          .bits   24768,16                        ; g_pui16Crc16[129] @ 2064
     419 00000104 00006180          .bits   24960,16                        ; g_pui16Crc16[130] @ 2080
     420 00000104 A1416180          .bits   41281,16                        ; g_pui16Crc16[131] @ 2096
     421 00000108 00006300          .bits   25344,16                        ; g_pui16Crc16[132] @ 2112
     422 00000108 A3C16300          .bits   41921,16                        ; g_pui16Crc16[133] @ 2128
     423 0000010c 0000A281          .bits   41601,16                        ; g_pui16Crc16[134] @ 2144
     424 0000010c 6240A281          .bits   25152,16                        ; g_pui16Crc16[135] @ 2160
     425 00000110 00006600          .bits   26112,16                        ; g_pui16Crc16[136] @ 2176
     426 00000110 A6C16600          .bits   42689,16                        ; g_pui16Crc16[137] @ 2192
     427 00000114 0000A781          .bits   42881,16                        ; g_pui16Crc16[138] @ 2208
     428 00000114 6740A781          .bits   26432,16                        ; g_pui16Crc16[139] @ 2224
     429 00000118 0000A501          .bits   42241,16                        ; g_pui16Crc16[140] @ 2240
     430 00000118 65C0A501          .bits   26048,16                        ; g_pui16Crc16[141] @ 2256
     431 0000011c 00006480          .bits   25728,16                        ; g_pui16Crc16[142] @ 2272
     432 0000011c A4416480          .bits   42049,16                        ; g_pui16Crc16[143] @ 2288
     433 00000120 00006C00          .bits   27648,16                        ; g_pui16Crc16[144] @ 2304
     434 00000120 ACC16C00          .bits   44225,16                        ; g_pui16Crc16[145] @ 2320
     435 00000124 0000AD81          .bits   44417,16                        ; g_pui16Crc16[146] @ 2336
     436 00000124 6D40AD81          .bits   27968,16                        ; g_pui16Crc16[147] @ 2352
     437 00000128 0000AF01          .bits   44801,16                        ; g_pui16Crc16[148] @ 2368
     438 00000128 6FC0AF01          .bits   28608,16                        ; g_pui16Crc16[149] @ 2384
     439 0000012c 00006E80          .bits   28288,16                        ; g_pui16Crc16[150] @ 2400
     440 0000012c AE416E80          .bits   44609,16                        ; g_pui16Crc16[151] @ 2416
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE    9

     441 00000130 0000AA01          .bits   43521,16                        ; g_pui16Crc16[152] @ 2432
     442 00000130 6AC0AA01          .bits   27328,16                        ; g_pui16Crc16[153] @ 2448
     443 00000134 00006B80          .bits   27520,16                        ; g_pui16Crc16[154] @ 2464
     444 00000134 AB416B80          .bits   43841,16                        ; g_pui16Crc16[155] @ 2480
     445 00000138 00006900          .bits   26880,16                        ; g_pui16Crc16[156] @ 2496
     446 00000138 A9C16900          .bits   43457,16                        ; g_pui16Crc16[157] @ 2512
     447 0000013c 0000A881          .bits   43137,16                        ; g_pui16Crc16[158] @ 2528
     448 0000013c 6840A881          .bits   26688,16                        ; g_pui16Crc16[159] @ 2544
     449 00000140 00007800          .bits   30720,16                        ; g_pui16Crc16[160] @ 2560
     450 00000140 B8C17800          .bits   47297,16                        ; g_pui16Crc16[161] @ 2576
     451 00000144 0000B981          .bits   47489,16                        ; g_pui16Crc16[162] @ 2592
     452 00000144 7940B981          .bits   31040,16                        ; g_pui16Crc16[163] @ 2608
     453 00000148 0000BB01          .bits   47873,16                        ; g_pui16Crc16[164] @ 2624
     454 00000148 7BC0BB01          .bits   31680,16                        ; g_pui16Crc16[165] @ 2640
     455 0000014c 00007A80          .bits   31360,16                        ; g_pui16Crc16[166] @ 2656
     456 0000014c BA417A80          .bits   47681,16                        ; g_pui16Crc16[167] @ 2672
     457 00000150 0000BE01          .bits   48641,16                        ; g_pui16Crc16[168] @ 2688
     458 00000150 7EC0BE01          .bits   32448,16                        ; g_pui16Crc16[169] @ 2704
     459 00000154 00007F80          .bits   32640,16                        ; g_pui16Crc16[170] @ 2720
     460 00000154 BF417F80          .bits   48961,16                        ; g_pui16Crc16[171] @ 2736
     461 00000158 00007D00          .bits   32000,16                        ; g_pui16Crc16[172] @ 2752
     462 00000158 BDC17D00          .bits   48577,16                        ; g_pui16Crc16[173] @ 2768
     463 0000015c 0000BC81          .bits   48257,16                        ; g_pui16Crc16[174] @ 2784
     464 0000015c 7C40BC81          .bits   31808,16                        ; g_pui16Crc16[175] @ 2800
     465 00000160 0000B401          .bits   46081,16                        ; g_pui16Crc16[176] @ 2816
     466 00000160 74C0B401          .bits   29888,16                        ; g_pui16Crc16[177] @ 2832
     467 00000164 00007580          .bits   30080,16                        ; g_pui16Crc16[178] @ 2848
     468 00000164 B5417580          .bits   46401,16                        ; g_pui16Crc16[179] @ 2864
     469 00000168 00007700          .bits   30464,16                        ; g_pui16Crc16[180] @ 2880
     470 00000168 B7C17700          .bits   47041,16                        ; g_pui16Crc16[181] @ 2896
     471 0000016c 0000B681          .bits   46721,16                        ; g_pui16Crc16[182] @ 2912
     472 0000016c 7640B681          .bits   30272,16                        ; g_pui16Crc16[183] @ 2928
     473 00000170 00007200          .bits   29184,16                        ; g_pui16Crc16[184] @ 2944
     474 00000170 B2C17200          .bits   45761,16                        ; g_pui16Crc16[185] @ 2960
     475 00000174 0000B381          .bits   45953,16                        ; g_pui16Crc16[186] @ 2976
     476 00000174 7340B381          .bits   29504,16                        ; g_pui16Crc16[187] @ 2992
     477 00000178 0000B101          .bits   45313,16                        ; g_pui16Crc16[188] @ 3008
     478 00000178 71C0B101          .bits   29120,16                        ; g_pui16Crc16[189] @ 3024
     479 0000017c 00007080          .bits   28800,16                        ; g_pui16Crc16[190] @ 3040
     480 0000017c B0417080          .bits   45121,16                        ; g_pui16Crc16[191] @ 3056
     481 00000180 00005000          .bits   20480,16                        ; g_pui16Crc16[192] @ 3072
     482 00000180 90C15000          .bits   37057,16                        ; g_pui16Crc16[193] @ 3088
     483 00000184 00009181          .bits   37249,16                        ; g_pui16Crc16[194] @ 3104
     484 00000184 51409181          .bits   20800,16                        ; g_pui16Crc16[195] @ 3120
     485 00000188 00009301          .bits   37633,16                        ; g_pui16Crc16[196] @ 3136
     486 00000188 53C09301          .bits   21440,16                        ; g_pui16Crc16[197] @ 3152
     487 0000018c 00005280          .bits   21120,16                        ; g_pui16Crc16[198] @ 3168
     488 0000018c 92415280          .bits   37441,16                        ; g_pui16Crc16[199] @ 3184
     489 00000190 00009601          .bits   38401,16                        ; g_pui16Crc16[200] @ 3200
     490 00000190 56C09601          .bits   22208,16                        ; g_pui16Crc16[201] @ 3216
     491 00000194 00005780          .bits   22400,16                        ; g_pui16Crc16[202] @ 3232
     492 00000194 97415780          .bits   38721,16                        ; g_pui16Crc16[203] @ 3248
     493 00000198 00005500          .bits   21760,16                        ; g_pui16Crc16[204] @ 3264
     494 00000198 95C15500          .bits   38337,16                        ; g_pui16Crc16[205] @ 3280
     495 0000019c 00009481          .bits   38017,16                        ; g_pui16Crc16[206] @ 3296
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   10

     496 0000019c 54409481          .bits   21568,16                        ; g_pui16Crc16[207] @ 3312
     497 000001a0 00009C01          .bits   39937,16                        ; g_pui16Crc16[208] @ 3328
     498 000001a0 5CC09C01          .bits   23744,16                        ; g_pui16Crc16[209] @ 3344
     499 000001a4 00005D80          .bits   23936,16                        ; g_pui16Crc16[210] @ 3360
     500 000001a4 9D415D80          .bits   40257,16                        ; g_pui16Crc16[211] @ 3376
     501 000001a8 00005F00          .bits   24320,16                        ; g_pui16Crc16[212] @ 3392
     502 000001a8 9FC15F00          .bits   40897,16                        ; g_pui16Crc16[213] @ 3408
     503 000001ac 00009E81          .bits   40577,16                        ; g_pui16Crc16[214] @ 3424
     504 000001ac 5E409E81          .bits   24128,16                        ; g_pui16Crc16[215] @ 3440
     505 000001b0 00005A00          .bits   23040,16                        ; g_pui16Crc16[216] @ 3456
     506 000001b0 9AC15A00          .bits   39617,16                        ; g_pui16Crc16[217] @ 3472
     507 000001b4 00009B81          .bits   39809,16                        ; g_pui16Crc16[218] @ 3488
     508 000001b4 5B409B81          .bits   23360,16                        ; g_pui16Crc16[219] @ 3504
     509 000001b8 00009901          .bits   39169,16                        ; g_pui16Crc16[220] @ 3520
     510 000001b8 59C09901          .bits   22976,16                        ; g_pui16Crc16[221] @ 3536
     511 000001bc 00005880          .bits   22656,16                        ; g_pui16Crc16[222] @ 3552
     512 000001bc 98415880          .bits   38977,16                        ; g_pui16Crc16[223] @ 3568
     513 000001c0 00008801          .bits   34817,16                        ; g_pui16Crc16[224] @ 3584
     514 000001c0 48C08801          .bits   18624,16                        ; g_pui16Crc16[225] @ 3600
     515 000001c4 00004980          .bits   18816,16                        ; g_pui16Crc16[226] @ 3616
     516 000001c4 89414980          .bits   35137,16                        ; g_pui16Crc16[227] @ 3632
     517 000001c8 00004B00          .bits   19200,16                        ; g_pui16Crc16[228] @ 3648
     518 000001c8 8BC14B00          .bits   35777,16                        ; g_pui16Crc16[229] @ 3664
     519 000001cc 00008A81          .bits   35457,16                        ; g_pui16Crc16[230] @ 3680
     520 000001cc 4A408A81          .bits   19008,16                        ; g_pui16Crc16[231] @ 3696
     521 000001d0 00004E00          .bits   19968,16                        ; g_pui16Crc16[232] @ 3712
     522 000001d0 8EC14E00          .bits   36545,16                        ; g_pui16Crc16[233] @ 3728
     523 000001d4 00008F81          .bits   36737,16                        ; g_pui16Crc16[234] @ 3744
     524 000001d4 4F408F81          .bits   20288,16                        ; g_pui16Crc16[235] @ 3760
     525 000001d8 00008D01          .bits   36097,16                        ; g_pui16Crc16[236] @ 3776
     526 000001d8 4DC08D01          .bits   19904,16                        ; g_pui16Crc16[237] @ 3792
     527 000001dc 00004C80          .bits   19584,16                        ; g_pui16Crc16[238] @ 3808
     528 000001dc 8C414C80          .bits   35905,16                        ; g_pui16Crc16[239] @ 3824
     529 000001e0 00004400          .bits   17408,16                        ; g_pui16Crc16[240] @ 3840
     530 000001e0 84C14400          .bits   33985,16                        ; g_pui16Crc16[241] @ 3856
     531 000001e4 00008581          .bits   34177,16                        ; g_pui16Crc16[242] @ 3872
     532 000001e4 45408581          .bits   17728,16                        ; g_pui16Crc16[243] @ 3888
     533 000001e8 00008701          .bits   34561,16                        ; g_pui16Crc16[244] @ 3904
     534 000001e8 47C08701          .bits   18368,16                        ; g_pui16Crc16[245] @ 3920
     535 000001ec 00004680          .bits   18048,16                        ; g_pui16Crc16[246] @ 3936
     536 000001ec 86414680          .bits   34369,16                        ; g_pui16Crc16[247] @ 3952
     537 000001f0 00008201          .bits   33281,16                        ; g_pui16Crc16[248] @ 3968
     538 000001f0 42C08201          .bits   17088,16                        ; g_pui16Crc16[249] @ 3984
     539 000001f4 00004380          .bits   17280,16                        ; g_pui16Crc16[250] @ 4000
     540 000001f4 83414380          .bits   33601,16                        ; g_pui16Crc16[251] @ 4016
     541 000001f8 00004100          .bits   16640,16                        ; g_pui16Crc16[252] @ 4032
     542 000001f8 81C14100          .bits   33217,16                        ; g_pui16Crc16[253] @ 4048
     543 000001fc 00008081          .bits   32897,16                        ; g_pui16Crc16[254] @ 4064
     544 000001fc 40408081          .bits   16448,16                        ; g_pui16Crc16[255] @ 4080
     545                    
     546                    $C$DW$2 .dwtag  DW_TAG_variable
     547                            .dwattr $C$DW$2, DW_AT_name("g_pui16Crc16")
     548                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("g_pui16Crc16")
     549                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$58)
     550                            .dwattr $C$DW$2, DW_AT_location[DW_OP_addr g_pui16Crc16]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   11

     551                            .dwattr $C$DW$2, DW_AT_decl_file("../driverlib/sw_crc.c")
     552                            .dwattr $C$DW$2, DW_AT_decl_line(0x61)
     553                            .dwattr $C$DW$2, DW_AT_decl_column(0x17)
     554                    
     555 00000000                   .sect   ".const:g_pui32Crc32"
     556                            .clink
     557                            .align  4
     558                            .elfsym g_pui32Crc32,SYM_SIZE(1024)
     559 00000000           g_pui32Crc32:
     560 00000000 00000000          .bits   0,32                    ; g_pui32Crc32[0] @ 0
     561 00000004 77073096          .bits   1996959894,32                   ; g_pui32Crc32[1] @ 32
     562 00000008 EE0E612C          .bits   -301047508,32                   ; g_pui32Crc32[2] @ 64
     563 0000000c 990951BA          .bits   -1727442502,32                  ; g_pui32Crc32[3] @ 96
     564 00000010 076DC419          .bits   124634137,32                    ; g_pui32Crc32[4] @ 128
     565 00000014 706AF48F          .bits   1886057615,32                   ; g_pui32Crc32[5] @ 160
     566 00000018 E963A535          .bits   -379345611,32                   ; g_pui32Crc32[6] @ 192
     567 0000001c 9E6495A3          .bits   -1637575261,32                  ; g_pui32Crc32[7] @ 224
     568 00000020 0EDB8832          .bits   249268274,32                    ; g_pui32Crc32[8] @ 256
     569 00000024 79DCB8A4          .bits   2044508324,32                   ; g_pui32Crc32[9] @ 288
     570 00000028 E0D5E91E          .bits   -522852066,32                   ; g_pui32Crc32[10] @ 320
     571 0000002c 97D2D988          .bits   -1747789432,32                  ; g_pui32Crc32[11] @ 352
     572 00000030 09B64C2B          .bits   162941995,32                    ; g_pui32Crc32[12] @ 384
     573 00000034 7EB17CBD          .bits   2125561021,32                   ; g_pui32Crc32[13] @ 416
     574 00000038 E7B82D07          .bits   -407360249,32                   ; g_pui32Crc32[14] @ 448
     575 0000003c 90BF1D91          .bits   -1866523247,32                  ; g_pui32Crc32[15] @ 480
     576 00000040 1DB71064          .bits   498536548,32                    ; g_pui32Crc32[16] @ 512
     577 00000044 6AB020F2          .bits   1789927666,32                   ; g_pui32Crc32[17] @ 544
     578 00000048 F3B97148          .bits   -205950648,32                   ; g_pui32Crc32[18] @ 576
     579 0000004c 84BE41DE          .bits   -2067906082,32                  ; g_pui32Crc32[19] @ 608
     580 00000050 1ADAD47D          .bits   450548861,32                    ; g_pui32Crc32[20] @ 640
     581 00000054 6DDDE4EB          .bits   1843258603,32                   ; g_pui32Crc32[21] @ 672
     582 00000058 F4D4B551          .bits   -187386543,32                   ; g_pui32Crc32[22] @ 704
     583 0000005c 83D385C7          .bits   -2083289657,32                  ; g_pui32Crc32[23] @ 736
     584 00000060 136C9856          .bits   325883990,32                    ; g_pui32Crc32[24] @ 768
     585 00000064 646BA8C0          .bits   1684777152,32                   ; g_pui32Crc32[25] @ 800
     586 00000068 FD62F97A          .bits   -43845254,32                    ; g_pui32Crc32[26] @ 832
     587 0000006c 8A65C9EC          .bits   -1973040660,32                  ; g_pui32Crc32[27] @ 864
     588 00000070 14015C4F          .bits   335633487,32                    ; g_pui32Crc32[28] @ 896
     589 00000074 63066CD9          .bits   1661365465,32                   ; g_pui32Crc32[29] @ 928
     590 00000078 FA0F3D63          .bits   -99664541,32                    ; g_pui32Crc32[30] @ 960
     591 0000007c 8D080DF5          .bits   -1928851979,32                  ; g_pui32Crc32[31] @ 992
     592 00000080 3B6E20C8          .bits   997073096,32                    ; g_pui32Crc32[32] @ 1024
     593 00000084 4C69105E          .bits   1281953886,32                   ; g_pui32Crc32[33] @ 1056
     594 00000088 D56041E4          .bits   -715111964,32                   ; g_pui32Crc32[34] @ 1088
     595 0000008c A2677172          .bits   -1570279054,32                  ; g_pui32Crc32[35] @ 1120
     596 00000090 3C03E4D1          .bits   1006888145,32                   ; g_pui32Crc32[36] @ 1152
     597 00000094 4B04D447          .bits   1258607687,32                   ; g_pui32Crc32[37] @ 1184
     598 00000098 D20D85FD          .bits   -770865667,32                   ; g_pui32Crc32[38] @ 1216
     599 0000009c A50AB56B          .bits   -1526024853,32                  ; g_pui32Crc32[39] @ 1248
     600 000000a0 35B5A8FA          .bits   901097722,32                    ; g_pui32Crc32[40] @ 1280
     601 000000a4 42B2986C          .bits   1119000684,32                   ; g_pui32Crc32[41] @ 1312
     602 000000a8 DBBBC9D6          .bits   -608450090,32                   ; g_pui32Crc32[42] @ 1344
     603 000000ac ACBCF940          .bits   -1396901568,32                  ; g_pui32Crc32[43] @ 1376
     604 000000b0 32D86CE3          .bits   853044451,32                    ; g_pui32Crc32[44] @ 1408
     605 000000b4 45DF5C75          .bits   1172266101,32                   ; g_pui32Crc32[45] @ 1440
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   12

     606 000000b8 DCD60DCF          .bits   -589951537,32                   ; g_pui32Crc32[46] @ 1472
     607 000000bc ABD13D59          .bits   -1412350631,32                  ; g_pui32Crc32[47] @ 1504
     608 000000c0 26D930AC          .bits   651767980,32                    ; g_pui32Crc32[48] @ 1536
     609 000000c4 51DE003A          .bits   1373503546,32                   ; g_pui32Crc32[49] @ 1568
     610 000000c8 C8D75180          .bits   -925412992,32                   ; g_pui32Crc32[50] @ 1600
     611 000000cc BFD06116          .bits   -1076862698,32                  ; g_pui32Crc32[51] @ 1632
     612 000000d0 21B4F4B5          .bits   565507253,32                    ; g_pui32Crc32[52] @ 1664
     613 000000d4 56B3C423          .bits   1454621731,32                   ; g_pui32Crc32[53] @ 1696
     614 000000d8 CFBA9599          .bits   -809855591,32                   ; g_pui32Crc32[54] @ 1728
     615 000000dc B8BDA50F          .bits   -1195530993,32                  ; g_pui32Crc32[55] @ 1760
     616 000000e0 2802B89E          .bits   671266974,32                    ; g_pui32Crc32[56] @ 1792
     617 000000e4 5F058808          .bits   1594198024,32                   ; g_pui32Crc32[57] @ 1824
     618 000000e8 C60CD9B2          .bits   -972236366,32                   ; g_pui32Crc32[58] @ 1856
     619 000000ec B10BE924          .bits   -1324619484,32                  ; g_pui32Crc32[59] @ 1888
     620 000000f0 2F6F7C87          .bits   795835527,32                    ; g_pui32Crc32[60] @ 1920
     621 000000f4 58684C11          .bits   1483230225,32                   ; g_pui32Crc32[61] @ 1952
     622 000000f8 C1611DAB          .bits   -1050600021,32                  ; g_pui32Crc32[62] @ 1984
     623 000000fc B6662D3D          .bits   -1234817731,32                  ; g_pui32Crc32[63] @ 2016
     624 00000100 76DC4190          .bits   1994146192,32                   ; g_pui32Crc32[64] @ 2048
     625 00000104 01DB7106          .bits   31158534,32                     ; g_pui32Crc32[65] @ 2080
     626 00000108 98D220BC          .bits   -1731059524,32                  ; g_pui32Crc32[66] @ 2112
     627 0000010c EFD5102A          .bits   -271249366,32                   ; g_pui32Crc32[67] @ 2144
     628 00000110 71B18589          .bits   1907459465,32                   ; g_pui32Crc32[68] @ 2176
     629 00000114 06B6B51F          .bits   112637215,32                    ; g_pui32Crc32[69] @ 2208
     630 00000118 9FBFE4A5          .bits   -1614814043,32                  ; g_pui32Crc32[70] @ 2240
     631 0000011c E8B8D433          .bits   -390540237,32                   ; g_pui32Crc32[71] @ 2272
     632 00000120 7807C9A2          .bits   2013776290,32                   ; g_pui32Crc32[72] @ 2304
     633 00000124 0F00F934          .bits   251722036,32                    ; g_pui32Crc32[73] @ 2336
     634 00000128 9609A88E          .bits   -1777751922,32                  ; g_pui32Crc32[74] @ 2368
     635 0000012c E10E9818          .bits   -519137256,32                   ; g_pui32Crc32[75] @ 2400
     636 00000130 7F6A0DBB          .bits   2137656763,32                   ; g_pui32Crc32[76] @ 2432
     637 00000134 086D3D2D          .bits   141376813,32                    ; g_pui32Crc32[77] @ 2464
     638 00000138 91646C97          .bits   -1855689577,32                  ; g_pui32Crc32[78] @ 2496
     639 0000013c E6635C01          .bits   -429695999,32                   ; g_pui32Crc32[79] @ 2528
     640 00000140 6B6B51F4          .bits   1802195444,32                   ; g_pui32Crc32[80] @ 2560
     641 00000144 1C6C6162          .bits   476864866,32                    ; g_pui32Crc32[81] @ 2592
     642 00000148 856530D8          .bits   -2056965928,32                  ; g_pui32Crc32[82] @ 2624
     643 0000014c F262004E          .bits   -228458418,32                   ; g_pui32Crc32[83] @ 2656
     644 00000150 6C0695ED          .bits   1812370925,32                   ; g_pui32Crc32[84] @ 2688
     645 00000154 1B01A57B          .bits   453092731,32                    ; g_pui32Crc32[85] @ 2720
     646 00000158 8208F4C1          .bits   -2113342271,32                  ; g_pui32Crc32[86] @ 2752
     647 0000015c F50FC457          .bits   -183516073,32                   ; g_pui32Crc32[87] @ 2784
     648 00000160 65B0D9C6          .bits   1706088902,32                   ; g_pui32Crc32[88] @ 2816
     649 00000164 12B7E950          .bits   314042704,32                    ; g_pui32Crc32[89] @ 2848
     650 00000168 8BBEB8EA          .bits   -1950435094,32                  ; g_pui32Crc32[90] @ 2880
     651 0000016c FCB9887C          .bits   -54949764,32                    ; g_pui32Crc32[91] @ 2912
     652 00000170 62DD1DDF          .bits   1658658271,32                   ; g_pui32Crc32[92] @ 2944
     653 00000174 15DA2D49          .bits   366619977,32                    ; g_pui32Crc32[93] @ 2976
     654 00000178 8CD37CF3          .bits   -1932296973,32                  ; g_pui32Crc32[94] @ 3008
     655 0000017c FBD44C65          .bits   -69972891,32                    ; g_pui32Crc32[95] @ 3040
     656 00000180 4DB26158          .bits   1303535960,32                   ; g_pui32Crc32[96] @ 3072
     657 00000184 3AB551CE          .bits   984961486,32                    ; g_pui32Crc32[97] @ 3104
     658 00000188 A3BC0074          .bits   -1547960204,32                  ; g_pui32Crc32[98] @ 3136
     659 0000018c D4BB30E2          .bits   -725929758,32                   ; g_pui32Crc32[99] @ 3168
     660 00000190 4ADFA541          .bits   1256170817,32                   ; g_pui32Crc32[100] @ 3200
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   13

     661 00000194 3DD895D7          .bits   1037604311,32                   ; g_pui32Crc32[101] @ 3232
     662 00000198 A4D1C46D          .bits   -1529756563,32                  ; g_pui32Crc32[102] @ 3264
     663 0000019c D3D6F4FB          .bits   -740887301,32                   ; g_pui32Crc32[103] @ 3296
     664 000001a0 4369E96A          .bits   1131014506,32                   ; g_pui32Crc32[104] @ 3328
     665 000001a4 346ED9FC          .bits   879679996,32                    ; g_pui32Crc32[105] @ 3360
     666 000001a8 AD678846          .bits   -1385723834,32                  ; g_pui32Crc32[106] @ 3392
     667 000001ac DA60B8D0          .bits   -631195440,32                   ; g_pui32Crc32[107] @ 3424
     668 000001b0 44042D73          .bits   1141124467,32                   ; g_pui32Crc32[108] @ 3456
     669 000001b4 33031DE5          .bits   855842277,32                    ; g_pui32Crc32[109] @ 3488
     670 000001b8 AA0A4C5F          .bits   -1442165665,32                  ; g_pui32Crc32[110] @ 3520
     671 000001bc DD0D7CC9          .bits   -586318647,32                   ; g_pui32Crc32[111] @ 3552
     672 000001c0 5005713C          .bits   1342533948,32                   ; g_pui32Crc32[112] @ 3584
     673 000001c4 270241AA          .bits   654459306,32                    ; g_pui32Crc32[113] @ 3616
     674 000001c8 BE0B1010          .bits   -1106571248,32                  ; g_pui32Crc32[114] @ 3648
     675 000001cc C90C2086          .bits   -921952122,32                   ; g_pui32Crc32[115] @ 3680
     676 000001d0 5768B525          .bits   1466479909,32                   ; g_pui32Crc32[116] @ 3712
     677 000001d4 206F85B3          .bits   544179635,32                    ; g_pui32Crc32[117] @ 3744
     678 000001d8 B966D409          .bits   -1184443383,32                  ; g_pui32Crc32[118] @ 3776
     679 000001dc CE61E49F          .bits   -832445281,32                   ; g_pui32Crc32[119] @ 3808
     680 000001e0 5EDEF90E          .bits   1591671054,32                   ; g_pui32Crc32[120] @ 3840
     681 000001e4 29D9C998          .bits   702138776,32                    ; g_pui32Crc32[121] @ 3872
     682 000001e8 B0D09822          .bits   -1328506846,32                  ; g_pui32Crc32[122] @ 3904
     683 000001ec C7D7A8B4          .bits   -942167884,32                   ; g_pui32Crc32[123] @ 3936
     684 000001f0 59B33D17          .bits   1504918807,32                   ; g_pui32Crc32[124] @ 3968
     685 000001f4 2EB40D81          .bits   783551873,32                    ; g_pui32Crc32[125] @ 4000
     686 000001f8 B7BD5C3B          .bits   -1212326853,32                  ; g_pui32Crc32[126] @ 4032
     687 000001fc C0BA6CAD          .bits   -1061524307,32                  ; g_pui32Crc32[127] @ 4064
     688 00000200 EDB88320          .bits   -306674912,32                   ; g_pui32Crc32[128] @ 4096
     689 00000204 9ABFB3B6          .bits   -1698712650,32                  ; g_pui32Crc32[129] @ 4128
     690 00000208 03B6E20C          .bits   62317068,32                     ; g_pui32Crc32[130] @ 4160
     691 0000020c 74B1D29A          .bits   1957810842,32                   ; g_pui32Crc32[131] @ 4192
     692 00000210 EAD54739          .bits   -355121351,32                   ; g_pui32Crc32[132] @ 4224
     693 00000214 9DD277AF          .bits   -1647151185,32                  ; g_pui32Crc32[133] @ 4256
     694 00000218 04DB2615          .bits   81470997,32                     ; g_pui32Crc32[134] @ 4288
     695 0000021c 73DC1683          .bits   1943803523,32                   ; g_pui32Crc32[135] @ 4320
     696 00000220 E3630B12          .bits   -480048366,32                   ; g_pui32Crc32[136] @ 4352
     697 00000224 94643B84          .bits   -1805370492,32                  ; g_pui32Crc32[137] @ 4384
     698 00000228 0D6D6A3E          .bits   225274430,32                    ; g_pui32Crc32[138] @ 4416
     699 0000022c 7A6A5AA8          .bits   2053790376,32                   ; g_pui32Crc32[139] @ 4448
     700 00000230 E40ECF0B          .bits   -468791541,32                   ; g_pui32Crc32[140] @ 4480
     701 00000234 9309FF9D          .bits   -1828061283,32                  ; g_pui32Crc32[141] @ 4512
     702 00000238 0A00AE27          .bits   167816743,32                    ; g_pui32Crc32[142] @ 4544
     703 0000023c 7D079EB1          .bits   2097651377,32                   ; g_pui32Crc32[143] @ 4576
     704 00000240 F00F9344          .bits   -267414716,32                   ; g_pui32Crc32[144] @ 4608
     705 00000244 8708A3D2          .bits   -2029476910,32                  ; g_pui32Crc32[145] @ 4640
     706 00000248 1E01F268          .bits   503444072,32                    ; g_pui32Crc32[146] @ 4672
     707 0000024c 6906C2FE          .bits   1762050814,32                   ; g_pui32Crc32[147] @ 4704
     708 00000250 F762575D          .bits   -144550051,32                   ; g_pui32Crc32[148] @ 4736
     709 00000254 806567CB          .bits   -2140837941,32                  ; g_pui32Crc32[149] @ 4768
     710 00000258 196C3671          .bits   426522225,32                    ; g_pui32Crc32[150] @ 4800
     711 0000025c 6E6B06E7          .bits   1852507879,32                   ; g_pui32Crc32[151] @ 4832
     712 00000260 FED41B76          .bits   -19653770,32                    ; g_pui32Crc32[152] @ 4864
     713 00000264 89D32BE0          .bits   -1982649376,32                  ; g_pui32Crc32[153] @ 4896
     714 00000268 10DA7A5A          .bits   282753626,32                    ; g_pui32Crc32[154] @ 4928
     715 0000026c 67DD4ACC          .bits   1742555852,32                   ; g_pui32Crc32[155] @ 4960
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   14

     716 00000270 F9B9DF6F          .bits   -105259153,32                   ; g_pui32Crc32[156] @ 4992
     717 00000274 8EBEEFF9          .bits   -1900089351,32                  ; g_pui32Crc32[157] @ 5024
     718 00000278 17B7BE43          .bits   397917763,32                    ; g_pui32Crc32[158] @ 5056
     719 0000027c 60B08ED5          .bits   1622183637,32                   ; g_pui32Crc32[159] @ 5088
     720 00000280 D6D6A3E8          .bits   -690576408,32                   ; g_pui32Crc32[160] @ 5120
     721 00000284 A1D1937E          .bits   -1580100738,32                  ; g_pui32Crc32[161] @ 5152
     722 00000288 38D8C2C4          .bits   953729732,32                    ; g_pui32Crc32[162] @ 5184
     723 0000028c 4FDFF252          .bits   1340076626,32                   ; g_pui32Crc32[163] @ 5216
     724 00000290 D1BB67F1          .bits   -776247311,32                   ; g_pui32Crc32[164] @ 5248
     725 00000294 A6BC5767          .bits   -1497606297,32                  ; g_pui32Crc32[165] @ 5280
     726 00000298 3FB506DD          .bits   1068828381,32                   ; g_pui32Crc32[166] @ 5312
     727 0000029c 48B2364B          .bits   1219638859,32                   ; g_pui32Crc32[167] @ 5344
     728 000002a0 D80D2BDA          .bits   -670225446,32                   ; g_pui32Crc32[168] @ 5376
     729 000002a4 AF0A1B4C          .bits   -1358292148,32                  ; g_pui32Crc32[169] @ 5408
     730 000002a8 36034AF6          .bits   906185462,32                    ; g_pui32Crc32[170] @ 5440
     731 000002ac 41047A60          .bits   1090812512,32                   ; g_pui32Crc32[171] @ 5472
     732 000002b0 DF60EFC3          .bits   -547295293,32                   ; g_pui32Crc32[172] @ 5504
     733 000002b4 A867DF55          .bits   -1469587627,32                  ; g_pui32Crc32[173] @ 5536
     734 000002b8 316E8EEF          .bits   829329135,32                    ; g_pui32Crc32[174] @ 5568
     735 000002bc 4669BE79          .bits   1181335161,32                   ; g_pui32Crc32[175] @ 5600
     736 000002c0 CB61B38C          .bits   -882789492,32                   ; g_pui32Crc32[176] @ 5632
     737 000002c4 BC66831A          .bits   -1134132454,32                  ; g_pui32Crc32[177] @ 5664
     738 000002c8 256FD2A0          .bits   628085408,32                    ; g_pui32Crc32[178] @ 5696
     739 000002cc 5268E236          .bits   1382605366,32                   ; g_pui32Crc32[179] @ 5728
     740 000002d0 CC0C7795          .bits   -871598187,32                   ; g_pui32Crc32[180] @ 5760
     741 000002d4 BB0B4703          .bits   -1156888829,32                  ; g_pui32Crc32[181] @ 5792
     742 000002d8 220216B9          .bits   570562233,32                    ; g_pui32Crc32[182] @ 5824
     743 000002dc 5505262F          .bits   1426400815,32                   ; g_pui32Crc32[183] @ 5856
     744 000002e0 C5BA3BBE          .bits   -977650754,32                   ; g_pui32Crc32[184] @ 5888
     745 000002e4 B2BD0B28          .bits   -1296233688,32                  ; g_pui32Crc32[185] @ 5920
     746 000002e8 2BB45A92          .bits   733239954,32                    ; g_pui32Crc32[186] @ 5952
     747 000002ec 5CB36A04          .bits   1555261956,32                   ; g_pui32Crc32[187] @ 5984
     748 000002f0 C2D7FFA7          .bits   -1026031705,32                  ; g_pui32Crc32[188] @ 6016
     749 000002f4 B5D0CF31          .bits   -1244606671,32                  ; g_pui32Crc32[189] @ 6048
     750 000002f8 2CD99E8B          .bits   752459403,32                    ; g_pui32Crc32[190] @ 6080
     751 000002fc 5BDEAE1D          .bits   1541320221,32                   ; g_pui32Crc32[191] @ 6112
     752 00000300 9B64C2B0          .bits   -1687895376,32                  ; g_pui32Crc32[192] @ 6144
     753 00000304 EC63F226          .bits   -328994266,32                   ; g_pui32Crc32[193] @ 6176
     754 00000308 756AA39C          .bits   1969922972,32                   ; g_pui32Crc32[194] @ 6208
     755 0000030c 026D930A          .bits   40735498,32                     ; g_pui32Crc32[195] @ 6240
     756 00000310 9C0906A9          .bits   -1677130071,32                  ; g_pui32Crc32[196] @ 6272
     757 00000314 EB0E363F          .bits   -351390145,32                   ; g_pui32Crc32[197] @ 6304
     758 00000318 72076785          .bits   1913087877,32                   ; g_pui32Crc32[198] @ 6336
     759 0000031c 05005713          .bits   83908371,32                     ; g_pui32Crc32[199] @ 6368
     760 00000320 95BF4A82          .bits   -1782625662,32                  ; g_pui32Crc32[200] @ 6400
     761 00000324 E2B87A14          .bits   -491226604,32                   ; g_pui32Crc32[201] @ 6432
     762 00000328 7BB12BAE          .bits   2075208622,32                   ; g_pui32Crc32[202] @ 6464
     763 0000032c 0CB61B38          .bits   213261112,32                    ; g_pui32Crc32[203] @ 6496
     764 00000330 92D28E9B          .bits   -1831694693,32                  ; g_pui32Crc32[204] @ 6528
     765 00000334 E5D5BE0D          .bits   -438977011,32                   ; g_pui32Crc32[205] @ 6560
     766 00000338 7CDCEFB7          .bits   2094854071,32                   ; g_pui32Crc32[206] @ 6592
     767 0000033c 0BDBDF21          .bits   198958881,32                    ; g_pui32Crc32[207] @ 6624
     768 00000340 86D3D2D4          .bits   -2032938284,32                  ; g_pui32Crc32[208] @ 6656
     769 00000344 F1D4E242          .bits   -237706686,32                   ; g_pui32Crc32[209] @ 6688
     770 00000348 68DDB3F8          .bits   1759359992,32                   ; g_pui32Crc32[210] @ 6720
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   15

     771 0000034c 1FDA836E          .bits   534414190,32                    ; g_pui32Crc32[211] @ 6752
     772 00000350 81BE16CD          .bits   -2118248755,32                  ; g_pui32Crc32[212] @ 6784
     773 00000354 F6B9265B          .bits   -155638181,32                   ; g_pui32Crc32[213] @ 6816
     774 00000358 6FB077E1          .bits   1873836001,32                   ; g_pui32Crc32[214] @ 6848
     775 0000035c 18B74777          .bits   414664567,32                    ; g_pui32Crc32[215] @ 6880
     776 00000360 88085AE6          .bits   -2012718362,32                  ; g_pui32Crc32[216] @ 6912
     777 00000364 FF0F6A70          .bits   -15766928,32                    ; g_pui32Crc32[217] @ 6944
     778 00000368 66063BCA          .bits   1711684554,32                   ; g_pui32Crc32[218] @ 6976
     779 0000036c 11010B5C          .bits   285281116,32                    ; g_pui32Crc32[219] @ 7008
     780 00000370 8F659EFF          .bits   -1889165569,32                  ; g_pui32Crc32[220] @ 7040
     781 00000374 F862AE69          .bits   -127750551,32                   ; g_pui32Crc32[221] @ 7072
     782 00000378 616BFFD3          .bits   1634467795,32                   ; g_pui32Crc32[222] @ 7104
     783 0000037c 166CCF45          .bits   376229701,32                    ; g_pui32Crc32[223] @ 7136
     784 00000380 A00AE278          .bits   -1609899400,32                  ; g_pui32Crc32[224] @ 7168
     785 00000384 D70DD2EE          .bits   -686959890,32                   ; g_pui32Crc32[225] @ 7200
     786 00000388 4E048354          .bits   1308918612,32                   ; g_pui32Crc32[226] @ 7232
     787 0000038c 3903B3C2          .bits   956543938,32                    ; g_pui32Crc32[227] @ 7264
     788 00000390 A7672661          .bits   -1486412191,32                  ; g_pui32Crc32[228] @ 7296
     789 00000394 D06016F7          .bits   -799009033,32                   ; g_pui32Crc32[229] @ 7328
     790 00000398 4969474D          .bits   1231636301,32                   ; g_pui32Crc32[230] @ 7360
     791 0000039c 3E6E77DB          .bits   1047427035,32                   ; g_pui32Crc32[231] @ 7392
     792 000003a0 AED16A4A          .bits   -1362007478,32                  ; g_pui32Crc32[232] @ 7424
     793 000003a4 D9D65ADC          .bits   -640263460,32                   ; g_pui32Crc32[233] @ 7456
     794 000003a8 40DF0B66          .bits   1088359270,32                   ; g_pui32Crc32[234] @ 7488
     795 000003ac 37D83BF0          .bits   936918000,32                    ; g_pui32Crc32[235] @ 7520
     796 000003b0 A9BCAE53          .bits   -1447252397,32                  ; g_pui32Crc32[236] @ 7552
     797 000003b4 DEBB9EC5          .bits   -558129467,32                   ; g_pui32Crc32[237] @ 7584
     798 000003b8 47B2CF7F          .bits   1202900863,32                   ; g_pui32Crc32[238] @ 7616
     799 000003bc 30B5FFE9          .bits   817233897,32                    ; g_pui32Crc32[239] @ 7648
     800 000003c0 BDBDF21C          .bits   -1111625188,32                  ; g_pui32Crc32[240] @ 7680
     801 000003c4 CABAC28A          .bits   -893730166,32                   ; g_pui32Crc32[241] @ 7712
     802 000003c8 53B39330          .bits   1404277552,32                   ; g_pui32Crc32[242] @ 7744
     803 000003cc 24B4A3A6          .bits   615818150,32                    ; g_pui32Crc32[243] @ 7776
     804 000003d0 BAD03605          .bits   -1160759803,32                  ; g_pui32Crc32[244] @ 7808
     805 000003d4 CDD70693          .bits   -841546093,32                   ; g_pui32Crc32[245] @ 7840
     806 000003d8 54DE5729          .bits   1423857449,32                   ; g_pui32Crc32[246] @ 7872
     807 000003dc 23D967BF          .bits   601450431,32                    ; g_pui32Crc32[247] @ 7904
     808 000003e0 B3667A2E          .bits   -1285129682,32                  ; g_pui32Crc32[248] @ 7936
     809 000003e4 C4614AB8          .bits   -1000256840,32                  ; g_pui32Crc32[249] @ 7968
     810 000003e8 5D681B02          .bits   1567103746,32                   ; g_pui32Crc32[250] @ 8000
     811 000003ec 2A6F2B94          .bits   711928724,32                    ; g_pui32Crc32[251] @ 8032
     812 000003f0 B40BBE37          .bits   -1274298825,32                  ; g_pui32Crc32[252] @ 8064
     813 000003f4 C30C8EA1          .bits   -1022587231,32                  ; g_pui32Crc32[253] @ 8096
     814 000003f8 5A05DF1B          .bits   1510334235,32                   ; g_pui32Crc32[254] @ 8128
     815 000003fc 2D02EF8D          .bits   755167117,32                    ; g_pui32Crc32[255] @ 8160
     816                    
     817                    $C$DW$3 .dwtag  DW_TAG_variable
     818                            .dwattr $C$DW$3, DW_AT_name("g_pui32Crc32")
     819                            .dwattr $C$DW$3, DW_AT_TI_symbol_name("g_pui32Crc32")
     820                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$118)
     821                            .dwattr $C$DW$3, DW_AT_location[DW_OP_addr g_pui32Crc32]
     822                            .dwattr $C$DW$3, DW_AT_decl_file("../driverlib/sw_crc.c")
     823                            .dwattr $C$DW$3, DW_AT_decl_line(0x8c)
     824                            .dwattr $C$DW$3, DW_AT_decl_column(0x17)
     825                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   16

     826                    ;       /home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/bin/armacpia -@/tmp/TI3ROpPASse 
     827 00000000                   .sect   ".text"
     828                            .clink
     829                            .thumbfunc Crc8CCITT
     830 00000000                   .thumb
     831                            .global Crc8CCITT
     832                    
     833                    $C$DW$4 .dwtag  DW_TAG_subprogram
     834                            .dwattr $C$DW$4, DW_AT_name("Crc8CCITT")
     835                            .dwattr $C$DW$4, DW_AT_low_pc(Crc8CCITT)
     836                            .dwattr $C$DW$4, DW_AT_high_pc(0x00)
     837                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("Crc8CCITT")
     838                            .dwattr $C$DW$4, DW_AT_external
     839                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$40)
     840                            .dwattr $C$DW$4, DW_AT_TI_begin_file("../driverlib/sw_crc.c")
     841                            .dwattr $C$DW$4, DW_AT_TI_begin_line(0x10a)
     842                            .dwattr $C$DW$4, DW_AT_TI_begin_column(0x01)
     843                            .dwattr $C$DW$4, DW_AT_decl_file("../driverlib/sw_crc.c")
     844                            .dwattr $C$DW$4, DW_AT_decl_line(0x10a)
     845                            .dwattr $C$DW$4, DW_AT_decl_column(0x01)
     846                            .dwattr $C$DW$4, DW_AT_TI_max_frame_size(0x10)
     847                            .dwpsn  file "../driverlib/sw_crc.c",line 267,column 1,is_stmt,address Crc8CCITT,isa 1
     848                    
     849                            .dwfde $C$DW$CIE, Crc8CCITT
     850                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
     851                            .dwattr $C$DW$5, DW_AT_name("ui8Crc")
     852                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("ui8Crc")
     853                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$40)
     854                            .dwattr $C$DW$5, DW_AT_location[DW_OP_reg0]
     855                    
     856                    $C$DW$6 .dwtag  DW_TAG_formal_parameter
     857                            .dwattr $C$DW$6, DW_AT_name("pui8Data")
     858                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("pui8Data")
     859                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$42)
     860                            .dwattr $C$DW$6, DW_AT_location[DW_OP_reg1]
     861                    
     862                    $C$DW$7 .dwtag  DW_TAG_formal_parameter
     863                            .dwattr $C$DW$7, DW_AT_name("ui32Count")
     864                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("ui32Count")
     865                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$25)
     866                            .dwattr $C$DW$7, DW_AT_location[DW_OP_reg2]
     867                    
     868                    ;----------------------------------------------------------------------
     869                    ; 266 | Crc8CCITT(uint8_t ui8Crc, const uint8_t *pui8Data, uint32_t ui32Count) 
     870                    ;----------------------------------------------------------------------
     871                    
     872                    ;*****************************************************************************
     873                    ;* FUNCTION NAME: Crc8CCITT                                                  *
     874                    ;*                                                                           *
     875                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     876                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     877                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
     878                    ;*****************************************************************************
     879 00000000           Crc8CCITT:
     880                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   17

     881                            .dwcfi  cfa_offset, 0
     882 00000000 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     883                            .dwcfi  cfa_offset, 16
     884                    $C$DW$8 .dwtag  DW_TAG_variable
     885                            .dwattr $C$DW$8, DW_AT_name("pui8Data")
     886                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("pui8Data")
     887                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$42)
     888                            .dwattr $C$DW$8, DW_AT_location[DW_OP_breg13 0]
     889                    
     890                    $C$DW$9 .dwtag  DW_TAG_variable
     891                            .dwattr $C$DW$9, DW_AT_name("ui32Count")
     892                            .dwattr $C$DW$9, DW_AT_TI_symbol_name("ui32Count")
     893                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$25)
     894                            .dwattr $C$DW$9, DW_AT_location[DW_OP_breg13 4]
     895                    
     896                    $C$DW$10        .dwtag  DW_TAG_variable
     897                            .dwattr $C$DW$10, DW_AT_name("ui32Temp")
     898                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("ui32Temp")
     899                            .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$25)
     900                            .dwattr $C$DW$10, DW_AT_location[DW_OP_breg13 8]
     901                    
     902                    $C$DW$11        .dwtag  DW_TAG_variable
     903                            .dwattr $C$DW$11, DW_AT_name("ui8Crc")
     904                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("ui8Crc")
     905                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$40)
     906                            .dwattr $C$DW$11, DW_AT_location[DW_OP_breg13 12]
     907                    
     908                    ;----------------------------------------------------------------------
     909                    ; 268 | uint32_t ui32Temp;                                                     
     910                    ; 270 | //                                                                     
     911                    ; 271 | // If the data buffer is not 16 bit-aligned, then perform a single step
     912                    ;     |  of                                                                    
     913                    ; 272 | // the CRC to make it 16 bit-aligned.                                  
     914                    ; 273 | //                                                                     
     915                    ;----------------------------------------------------------------------
     916 00000004 9201              STR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
     917 00000006 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |267|  ; [ORIG 16-BIT INS]
     918 00000008 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |267|  ; [KEEP 32-BIT INS]
     919                            .dwpsn  file "../driverlib/sw_crc.c",line 274,column 5,is_stmt,isa 1
     920                    ;----------------------------------------------------------------------
     921                    ; 274 | if((uint32_t)pui8Data & 1)                                             
     922                    ; 276 |     //                                                                 
     923                    ; 277 |     // Perform the CRC on this input byte.                             
     924                    ; 278 |     //                                                                 
     925                    ;----------------------------------------------------------------------
     926 0000000c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     927 0000000e 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     928 00000010 D30F              BCC       ||$C$L1||             ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
     929                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |274| 
     930                    ;* --------------------------------------------------------------------------*
     931                            .dwpsn  file "../driverlib/sw_crc.c",line 279,column 9,is_stmt,isa 1
     932                    ;----------------------------------------------------------------------
     933                    ; 279 | ui8Crc = CRC8_ITER(ui8Crc, *pui8Data);                                 
     934                    ; 281 | //                                                                     
     935                    ; 282 | // Skip this input byte.                                               
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   18

     936                    ; 283 | //                                                                     
     937                    ;----------------------------------------------------------------------
     938 00000012 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     939 00000014 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |279|  ; [KEEP 32-BIT INS]
     940 00000018 49B2              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     941 0000001a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     942 0000001c 4050              EORS      A1, A1, A3            ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     943 0000001e B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     944 00000020 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |279|  ; [ORIG 16-BIT INS]
     945 00000022 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |279|  ; [KEEP 32-BIT INS]
     946                            .dwpsn  file "../driverlib/sw_crc.c",line 284,column 9,is_stmt,isa 1
     947                    ;----------------------------------------------------------------------
     948                    ; 284 | pui8Data++;                                                            
     949                    ;----------------------------------------------------------------------
     950 00000026 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     951 00000028 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     952 0000002a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |284|  ; [ORIG 16-BIT INS]
     953                            .dwpsn  file "../driverlib/sw_crc.c",line 285,column 9,is_stmt,isa 1
     954                    ;----------------------------------------------------------------------
     955                    ; 285 | ui32Count--;                                                           
     956                    ; 288 | //                                                                     
     957                    ; 289 | // If the data buffer is not word-aligned and there are at least two by
     958                    ;     | tes                                                                    
     959                    ; 290 | // of data left, then perform two steps of the CRC to make it word-alig
     960                    ;     | ned.                                                                   
     961                    ; 291 | //                                                                     
     962                    ;----------------------------------------------------------------------
     963 0000002c 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
     964 0000002e 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
     965 00000030 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
     966                    ;* --------------------------------------------------------------------------*
     967 00000032           ||$C$L1||:    
     968                            .dwpsn  file "../driverlib/sw_crc.c",line 292,column 5,is_stmt,isa 1
     969                    ;----------------------------------------------------------------------
     970                    ; 292 | if(((uint32_t)pui8Data & 2) && (ui32Count > 1))                        
     971                    ; 294 |     //                                                                 
     972                    ; 295 |     // Read the next 16 bits.                                          
     973                    ; 296 |     //                                                                 
     974                    ;----------------------------------------------------------------------
     975 00000032 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     976 00000034 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     977 00000036 D31E              BCC       ||$C$L2||             ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     978                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |292| 
     979                    ;* --------------------------------------------------------------------------*
     980 00000038 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     981 0000003a 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     982 0000003c D91B              BLS       ||$C$L2||             ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
     983                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |292| 
     984                    ;* --------------------------------------------------------------------------*
     985                            .dwpsn  file "../driverlib/sw_crc.c",line 297,column 9,is_stmt,isa 1
     986                    ;----------------------------------------------------------------------
     987                    ; 297 | ui32Temp = *(uint16_t *)pui8Data;                                      
     988                    ; 299 | //                                                                     
     989                    ; 300 | // Perform the CRC on these two bytes.                                 
     990                    ; 301 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   19

     991                    ;----------------------------------------------------------------------
     992 0000003e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |297|  ; [ORIG 16-BIT INS]
     993 00000040 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |297|  ; [ORIG 16-BIT INS]
     994 00000042 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |297|  ; [ORIG 16-BIT INS]
     995                            .dwpsn  file "../driverlib/sw_crc.c",line 302,column 9,is_stmt,isa 1
     996                    ;----------------------------------------------------------------------
     997                    ; 302 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp);                                  
     998                    ;----------------------------------------------------------------------
     999 00000044 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |302|  ; [KEEP 32-BIT INS]
    1000 00000048 49A6              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    1001 0000004a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    1002 0000004c 4050              EORS      A1, A1, A3            ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    1003 0000004e B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    1004 00000050 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    1005 00000052 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |302|  ; [KEEP 32-BIT INS]
    1006                            .dwpsn  file "../driverlib/sw_crc.c",line 303,column 9,is_stmt,isa 1
    1007                    ;----------------------------------------------------------------------
    1008                    ; 303 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp >> 8);                             
    1009                    ; 305 | //                                                                     
    1010                    ; 306 | // Skip these input bytes.                                             
    1011                    ; 307 | //                                                                     
    1012                    ;----------------------------------------------------------------------
    1013 00000056 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    1014 00000058 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |303|  ; [KEEP 32-BIT INS]
    1015 0000005c 49A1              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    1016 0000005e 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |303|  ; [KEEP 32-BIT INS]
    1017 00000062 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    1018 00000064 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    1019 00000066 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |303|  ; [KEEP 32-BIT INS]
    1020                            .dwpsn  file "../driverlib/sw_crc.c",line 308,column 9,is_stmt,isa 1
    1021                    ;----------------------------------------------------------------------
    1022                    ; 308 | pui8Data += 2;                                                         
    1023                    ;----------------------------------------------------------------------
    1024 0000006a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |308|  ; [ORIG 16-BIT INS]
    1025 0000006c 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |308|  ; [ORIG 16-BIT INS]
    1026 0000006e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |308|  ; [ORIG 16-BIT INS]
    1027                            .dwpsn  file "../driverlib/sw_crc.c",line 309,column 9,is_stmt,isa 1
    1028                    ;----------------------------------------------------------------------
    1029                    ; 309 | ui32Count -= 2;                                                        
    1030                    ; 312 | //                                                                     
    1031                    ; 313 | // While there is at least a word remaining in the data buffer, perform
    1032                    ; 314 | // four steps of the CRC to consume a word.                            
    1033                    ; 315 | //                                                                     
    1034                    ;----------------------------------------------------------------------
    1035 00000070 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |309|  ; [ORIG 16-BIT INS]
    1036 00000072 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |309|  ; [ORIG 16-BIT INS]
    1037 00000074 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |309|  ; [ORIG 16-BIT INS]
    1038                    ;* --------------------------------------------------------------------------*
    1039 00000076           ||$C$L2||:    
    1040                            .dwpsn  file "../driverlib/sw_crc.c",line 316,column 11,is_stmt,isa 1
    1041                    ;----------------------------------------------------------------------
    1042                    ; 316 | while(ui32Count > 3)                                                   
    1043                    ; 318 |     //                                                                 
    1044                    ; 319 |     // Read the next word.                                             
    1045                    ; 320 |     //                                                                 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   20

    1046                    ;----------------------------------------------------------------------
    1047 00000076 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1048 00000078 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1049 0000007a D932              BLS       ||$C$L4||             ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1050                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |316| 
    1051                    ;* --------------------------------------------------------------------------*
    1052                    ;*   BEGIN LOOP ||$C$L3||
    1053                    ;*
    1054                    ;*   Loop source line                : 316
    1055                    ;*   Loop closing brace source line  : 336
    1056                    ;*   Known Minimum Trip Count        : 1
    1057                    ;*   Known Maximum Trip Count        : 4294967295
    1058                    ;*   Known Max Trip Count Factor     : 1
    1059                    ;* --------------------------------------------------------------------------*
    1060 0000007c           ||$C$L3||:    
    1061                            .dwpsn  file "../driverlib/sw_crc.c",line 321,column 9,is_stmt,isa 1
    1062                    ;----------------------------------------------------------------------
    1063                    ; 321 | ui32Temp = *(uint32_t *)pui8Data;                                      
    1064                    ; 323 | //                                                                     
    1065                    ; 324 | // Perform the CRC on these four bytes.                                
    1066                    ; 325 | //                                                                     
    1067                    ;----------------------------------------------------------------------
    1068 0000007c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |321|  ; [ORIG 16-BIT INS]
    1069 0000007e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |321|  ; [ORIG 16-BIT INS]
    1070 00000080 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |321|  ; [ORIG 16-BIT INS]
    1071                            .dwpsn  file "../driverlib/sw_crc.c",line 326,column 9,is_stmt,isa 1
    1072                    ;----------------------------------------------------------------------
    1073                    ; 326 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp);                                  
    1074                    ;----------------------------------------------------------------------
    1075 00000082 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |326|  ; [KEEP 32-BIT INS]
    1076 00000086 4997              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
    1077 00000088 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
    1078 0000008a 4050              EORS      A1, A1, A3            ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
    1079 0000008c B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
    1080 0000008e 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
    1081 00000090 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |326|  ; [KEEP 32-BIT INS]
    1082                            .dwpsn  file "../driverlib/sw_crc.c",line 327,column 9,is_stmt,isa 1
    1083                    ;----------------------------------------------------------------------
    1084                    ; 327 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp >> 8);                             
    1085                    ;----------------------------------------------------------------------
    1086 00000094 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |327|  ; [ORIG 16-BIT INS]
    1087 00000096 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |327|  ; [KEEP 32-BIT INS]
    1088 0000009a 4992              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |327|  ; [ORIG 16-BIT INS]
    1089 0000009c 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |327|  ; [KEEP 32-BIT INS]
    1090 000000a0 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |327|  ; [ORIG 16-BIT INS]
    1091 000000a2 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |327|  ; [ORIG 16-BIT INS]
    1092 000000a4 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |327|  ; [KEEP 32-BIT INS]
    1093                            .dwpsn  file "../driverlib/sw_crc.c",line 328,column 9,is_stmt,isa 1
    1094                    ;----------------------------------------------------------------------
    1095                    ; 328 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp >> 16);                            
    1096                    ;----------------------------------------------------------------------
    1097 000000a8 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
    1098 000000aa 498E              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
    1099 000000ac 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |328|  ; [KEEP 32-BIT INS]
    1100 000000b0 4012EA80          EOR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |328|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   21

    1101 000000b4 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
    1102 000000b6 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |328|  ; [ORIG 16-BIT INS]
    1103 000000b8 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |328|  ; [KEEP 32-BIT INS]
    1104                            .dwpsn  file "../driverlib/sw_crc.c",line 329,column 9,is_stmt,isa 1
    1105                    ;----------------------------------------------------------------------
    1106                    ; 329 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp >> 24);                            
    1107                    ; 331 | //                                                                     
    1108                    ; 332 | // Skip these input bytes.                                             
    1109                    ; 333 | //                                                                     
    1110                    ;----------------------------------------------------------------------
    1111 000000bc 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
    1112 000000be 4989              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
    1113 000000c0 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |329|  ; [KEEP 32-BIT INS]
    1114 000000c4 6012EA80          EOR       A1, A1, A3, LSR #24   ; [DPU_V7M3_PIPE] |329|  ; [KEEP 32-BIT INS]
    1115 000000c8 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
    1116 000000ca 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |329|  ; [ORIG 16-BIT INS]
    1117 000000cc 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |329|  ; [KEEP 32-BIT INS]
    1118                            .dwpsn  file "../driverlib/sw_crc.c",line 334,column 9,is_stmt,isa 1
    1119                    ;----------------------------------------------------------------------
    1120                    ; 334 | pui8Data += 4;                                                         
    1121                    ;----------------------------------------------------------------------
    1122 000000d0 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |334|  ; [ORIG 16-BIT INS]
    1123 000000d2 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |334|  ; [ORIG 16-BIT INS]
    1124 000000d4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |334|  ; [ORIG 16-BIT INS]
    1125                            .dwpsn  file "../driverlib/sw_crc.c",line 335,column 9,is_stmt,isa 1
    1126                    ;----------------------------------------------------------------------
    1127                    ; 335 | ui32Count -= 4;                                                        
    1128                    ; 338 | //                                                                     
    1129                    ; 339 | // If there are 16 bits left in the input buffer, then perform two step
    1130                    ;     | s of                                                                   
    1131                    ; 340 | // the CRC.                                                            
    1132                    ; 341 | //                                                                     
    1133                    ;----------------------------------------------------------------------
    1134 000000d6 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1135 000000d8 1F00              SUBS      A1, A1, #4            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1136 000000da 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1137                            .dwpsn  file "../driverlib/sw_crc.c",line 316,column 11,is_stmt,isa 1
    1138 000000dc 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1139 000000de 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1140 000000e0 D8CC              BHI       ||$C$L3||             ; [DPU_V7M3_PIPE] |316|  ; [ORIG 16-BIT INS]
    1141                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |316| 
    1142                    ;* --------------------------------------------------------------------------*
    1143 000000e2           ||$C$L4||:    
    1144                            .dwpsn  file "../driverlib/sw_crc.c",line 342,column 5,is_stmt,isa 1
    1145                    ;----------------------------------------------------------------------
    1146                    ; 342 | if(ui32Count > 1)                                                      
    1147                    ; 344 |     //                                                                 
    1148                    ; 345 |     // Read the 16 bits.                                               
    1149                    ; 346 |     //                                                                 
    1150                    ;----------------------------------------------------------------------
    1151 000000e2 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1152 000000e4 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1153 000000e6 D91B              BLS       ||$C$L5||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1154                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |342| 
    1155                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   22

    1156                            .dwpsn  file "../driverlib/sw_crc.c",line 347,column 9,is_stmt,isa 1
    1157                    ;----------------------------------------------------------------------
    1158                    ; 347 | ui32Temp = *(uint16_t *)pui8Data;                                      
    1159                    ; 349 | //                                                                     
    1160                    ; 350 | // Perform the CRC on these two bytes.                                 
    1161                    ; 351 | //                                                                     
    1162                    ;----------------------------------------------------------------------
    1163 000000e8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |347|  ; [ORIG 16-BIT INS]
    1164 000000ea 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |347|  ; [ORIG 16-BIT INS]
    1165 000000ec 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |347|  ; [ORIG 16-BIT INS]
    1166                            .dwpsn  file "../driverlib/sw_crc.c",line 352,column 9,is_stmt,isa 1
    1167                    ;----------------------------------------------------------------------
    1168                    ; 352 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp);                                  
    1169                    ;----------------------------------------------------------------------
    1170 000000ee 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1171 000000f2 497C              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1172 000000f4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1173 000000f6 4050              EORS      A1, A1, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1174 000000f8 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1175 000000fa 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1176 000000fc 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1177                            .dwpsn  file "../driverlib/sw_crc.c",line 353,column 9,is_stmt,isa 1
    1178                    ;----------------------------------------------------------------------
    1179                    ; 353 | ui8Crc = CRC8_ITER(ui8Crc, ui32Temp >> 8);                             
    1180                    ; 355 | //                                                                     
    1181                    ; 356 | // Skip these input bytes.                                             
    1182                    ; 357 | //                                                                     
    1183                    ;----------------------------------------------------------------------
    1184 00000100 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    1185 00000102 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |353|  ; [KEEP 32-BIT INS]
    1186 00000106 4977              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    1187 00000108 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |353|  ; [KEEP 32-BIT INS]
    1188 0000010c B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    1189 0000010e 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    1190 00000110 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |353|  ; [KEEP 32-BIT INS]
    1191                            .dwpsn  file "../driverlib/sw_crc.c",line 358,column 9,is_stmt,isa 1
    1192                    ;----------------------------------------------------------------------
    1193                    ; 358 | pui8Data += 2;                                                         
    1194                    ;----------------------------------------------------------------------
    1195 00000114 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    1196 00000116 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    1197 00000118 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    1198                            .dwpsn  file "../driverlib/sw_crc.c",line 359,column 9,is_stmt,isa 1
    1199                    ;----------------------------------------------------------------------
    1200                    ; 359 | ui32Count -= 2;                                                        
    1201                    ; 362 | //                                                                     
    1202                    ; 363 | // If there is a final byte remaining in the input buffer, then perform
    1203                    ;     |  a                                                                     
    1204                    ; 364 | // single step of the CRC.                                             
    1205                    ; 365 | //                                                                     
    1206                    ;----------------------------------------------------------------------
    1207 0000011a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    1208 0000011c 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    1209 0000011e 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    1210                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   23

    1211 00000120           ||$C$L5||:    
    1212                            .dwpsn  file "../driverlib/sw_crc.c",line 366,column 5,is_stmt,isa 1
    1213                    ;----------------------------------------------------------------------
    1214                    ; 366 | if(ui32Count != 0)                                                     
    1215                    ;----------------------------------------------------------------------
    1216 00000120 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    1217 00000122 B148              CBZ       A1, ||$C$L6||         ; []  ; [ORIG 16-BIT INS]
    1218                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |366| 
    1219                    ;* --------------------------------------------------------------------------*
    1220                            .dwpsn  file "../driverlib/sw_crc.c",line 368,column 9,is_stmt,isa 1
    1221                    ;----------------------------------------------------------------------
    1222                    ; 368 | ui8Crc = CRC8_ITER(ui8Crc, *pui8Data);                                 
    1223                    ; 371 | //                                                                     
    1224                    ; 372 | // Return the resulting CRC-8-CCITT value.                             
    1225                    ; 373 | //                                                                     
    1226                    ;----------------------------------------------------------------------
    1227 00000124 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1228 00000126 200CF89D          LDRB      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    1229 0000012a 496E              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1230 0000012c 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1231 0000012e 4050              EORS      A1, A1, A3            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1232 00000130 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1233 00000132 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    1234 00000134 000CF88D          STRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    1235                    ;* --------------------------------------------------------------------------*
    1236 00000138           ||$C$L6||:    
    1237                            .dwpsn  file "../driverlib/sw_crc.c",line 374,column 5,is_stmt,isa 1
    1238                    ;----------------------------------------------------------------------
    1239                    ; 374 | return(ui8Crc);                                                        
    1240                    ;----------------------------------------------------------------------
    1241 00000138 000CF89D          LDRB      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |374|  ; [KEEP 32-BIT INS]
    1242                            .dwpsn  file "../driverlib/sw_crc.c",line 375,column 1,is_stmt,isa 1
    1243 0000013c B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1244                            .dwcfi  cfa_offset, 0
    1245                    $C$DW$12        .dwtag  DW_TAG_TI_branch
    1246                            .dwattr $C$DW$12, DW_AT_low_pc(0x00)
    1247                            .dwattr $C$DW$12, DW_AT_TI_return
    1248                    
    1249 0000013e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1250                            ; BRANCH OCCURS                  ; [] 
    1251                            .dwattr $C$DW$4, DW_AT_TI_end_file("../driverlib/sw_crc.c")
    1252                            .dwattr $C$DW$4, DW_AT_TI_end_line(0x177)
    1253                            .dwattr $C$DW$4, DW_AT_TI_end_column(0x01)
    1254                            .dwendentry
    1255                            .dwendtag $C$DW$4
    1256                    
    1257 00000140                   .sect   ".text"
    1258                            .clink
    1259                            .thumbfunc Crc16
    1260 00000140                   .thumb
    1261                            .global Crc16
    1262                    
    1263                    $C$DW$13        .dwtag  DW_TAG_subprogram
    1264                            .dwattr $C$DW$13, DW_AT_name("Crc16")
    1265                            .dwattr $C$DW$13, DW_AT_low_pc(Crc16)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   24

    1266                            .dwattr $C$DW$13, DW_AT_high_pc(0x00)
    1267                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("Crc16")
    1268                            .dwattr $C$DW$13, DW_AT_external
    1269                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$29)
    1270                            .dwattr $C$DW$13, DW_AT_TI_begin_file("../driverlib/sw_crc.c")
    1271                            .dwattr $C$DW$13, DW_AT_TI_begin_line(0x19b)
    1272                            .dwattr $C$DW$13, DW_AT_TI_begin_column(0x01)
    1273                            .dwattr $C$DW$13, DW_AT_decl_file("../driverlib/sw_crc.c")
    1274                            .dwattr $C$DW$13, DW_AT_decl_line(0x19b)
    1275                            .dwattr $C$DW$13, DW_AT_decl_column(0x01)
    1276                            .dwattr $C$DW$13, DW_AT_TI_max_frame_size(0x10)
    1277                            .dwpsn  file "../driverlib/sw_crc.c",line 412,column 1,is_stmt,address Crc16,isa 1
    1278                    
    1279                            .dwfde $C$DW$CIE, Crc16
    1280                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
    1281                            .dwattr $C$DW$14, DW_AT_name("ui16Crc")
    1282                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("ui16Crc")
    1283                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$29)
    1284                            .dwattr $C$DW$14, DW_AT_location[DW_OP_reg0]
    1285                    
    1286                    $C$DW$15        .dwtag  DW_TAG_formal_parameter
    1287                            .dwattr $C$DW$15, DW_AT_name("pui8Data")
    1288                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("pui8Data")
    1289                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$42)
    1290                            .dwattr $C$DW$15, DW_AT_location[DW_OP_reg1]
    1291                    
    1292                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
    1293                            .dwattr $C$DW$16, DW_AT_name("ui32Count")
    1294                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("ui32Count")
    1295                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$25)
    1296                            .dwattr $C$DW$16, DW_AT_location[DW_OP_reg2]
    1297                    
    1298                    ;----------------------------------------------------------------------
    1299                    ; 411 | Crc16(uint16_t ui16Crc, const uint8_t *pui8Data, uint32_t ui32Count)   
    1300                    ;----------------------------------------------------------------------
    1301                    
    1302                    ;*****************************************************************************
    1303                    ;* FUNCTION NAME: Crc16                                                      *
    1304                    ;*                                                                           *
    1305                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1306                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1307                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    1308                    ;*****************************************************************************
    1309 00000140           Crc16:
    1310                    ;* --------------------------------------------------------------------------*
    1311                            .dwcfi  cfa_offset, 0
    1312 00000140 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1313                            .dwcfi  cfa_offset, 16
    1314                    $C$DW$17        .dwtag  DW_TAG_variable
    1315                            .dwattr $C$DW$17, DW_AT_name("pui8Data")
    1316                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("pui8Data")
    1317                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$42)
    1318                            .dwattr $C$DW$17, DW_AT_location[DW_OP_breg13 0]
    1319                    
    1320                    $C$DW$18        .dwtag  DW_TAG_variable
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   25

    1321                            .dwattr $C$DW$18, DW_AT_name("ui32Count")
    1322                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("ui32Count")
    1323                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$25)
    1324                            .dwattr $C$DW$18, DW_AT_location[DW_OP_breg13 4]
    1325                    
    1326                    $C$DW$19        .dwtag  DW_TAG_variable
    1327                            .dwattr $C$DW$19, DW_AT_name("ui32Temp")
    1328                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("ui32Temp")
    1329                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$25)
    1330                            .dwattr $C$DW$19, DW_AT_location[DW_OP_breg13 8]
    1331                    
    1332                    $C$DW$20        .dwtag  DW_TAG_variable
    1333                            .dwattr $C$DW$20, DW_AT_name("ui16Crc")
    1334                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("ui16Crc")
    1335                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$29)
    1336                            .dwattr $C$DW$20, DW_AT_location[DW_OP_breg13 12]
    1337                    
    1338                    ;----------------------------------------------------------------------
    1339                    ; 413 | uint32_t ui32Temp;                                                     
    1340                    ; 415 | //                                                                     
    1341                    ; 416 | // If the data buffer is not 16 bit-aligned, then perform a single step
    1342                    ;     |  of                                                                    
    1343                    ; 417 | // the CRC to make it 16 bit-aligned.                                  
    1344                    ; 418 | //                                                                     
    1345                    ;----------------------------------------------------------------------
    1346 00000144 9201              STR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    1347 00000146 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |412|  ; [ORIG 16-BIT INS]
    1348 00000148 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |412|  ; [KEEP 32-BIT INS]
    1349                            .dwpsn  file "../driverlib/sw_crc.c",line 419,column 5,is_stmt,isa 1
    1350                    ;----------------------------------------------------------------------
    1351                    ; 419 | if((uint32_t)pui8Data & 1)                                             
    1352                    ; 421 |     //                                                                 
    1353                    ; 422 |     // Perform the CRC on this input byte.                             
    1354                    ; 423 |     //                                                                 
    1355                    ;----------------------------------------------------------------------
    1356 0000014c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    1357 0000014e 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    1358 00000150 D314              BCC       ||$C$L7||             ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    1359                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |419| 
    1360                    ;* --------------------------------------------------------------------------*
    1361                            .dwpsn  file "../driverlib/sw_crc.c",line 424,column 9,is_stmt,isa 1
    1362                    ;----------------------------------------------------------------------
    1363                    ; 424 | ui16Crc = CRC16_ITER(ui16Crc, *pui8Data);                              
    1364                    ; 426 | //                                                                     
    1365                    ; 427 | // Skip this input byte.                                               
    1366                    ; 428 | //                                                                     
    1367                    ;----------------------------------------------------------------------
    1368 00000152 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    1369 00000154 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    1370 00000158 4ABA              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    1371 0000015a 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    1372 0000015c 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    1373 0000015e B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    1374 00000160 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    1375 00000164 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   26

    1376 00000168 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    1377 0000016c 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    1378                            .dwpsn  file "../driverlib/sw_crc.c",line 429,column 9,is_stmt,isa 1
    1379                    ;----------------------------------------------------------------------
    1380                    ; 429 | pui8Data++;                                                            
    1381                    ;----------------------------------------------------------------------
    1382 00000170 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    1383 00000172 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    1384 00000174 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    1385                            .dwpsn  file "../driverlib/sw_crc.c",line 430,column 9,is_stmt,isa 1
    1386                    ;----------------------------------------------------------------------
    1387                    ; 430 | ui32Count--;                                                           
    1388                    ; 433 | //                                                                     
    1389                    ; 434 | // If the data buffer is not word-aligned and there are at least two by
    1390                    ;     | tes                                                                    
    1391                    ; 435 | // of data left, then perform two steps of the CRC to make it word-alig
    1392                    ;     | ned.                                                                   
    1393                    ; 436 | //                                                                     
    1394                    ;----------------------------------------------------------------------
    1395 00000176 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1396 00000178 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1397 0000017a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    1398                    ;* --------------------------------------------------------------------------*
    1399 0000017c           ||$C$L7||:    
    1400                            .dwpsn  file "../driverlib/sw_crc.c",line 437,column 5,is_stmt,isa 1
    1401                    ;----------------------------------------------------------------------
    1402                    ; 437 | if(((uint32_t)pui8Data & 2) && (ui32Count > 1))                        
    1403                    ; 439 |     //                                                                 
    1404                    ; 440 |     // Read the next 16 bits.                                          
    1405                    ; 441 |     //                                                                 
    1406                    ;----------------------------------------------------------------------
    1407 0000017c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1408 0000017e 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1409 00000180 D328              BCC       ||$C$L8||             ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1410                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |437| 
    1411                    ;* --------------------------------------------------------------------------*
    1412 00000182 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1413 00000184 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1414 00000186 D925              BLS       ||$C$L8||             ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    1415                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |437| 
    1416                    ;* --------------------------------------------------------------------------*
    1417                            .dwpsn  file "../driverlib/sw_crc.c",line 442,column 9,is_stmt,isa 1
    1418                    ;----------------------------------------------------------------------
    1419                    ; 442 | ui32Temp = *(uint16_t *)pui8Data;                                      
    1420                    ; 444 | //                                                                     
    1421                    ; 445 | // Perform the CRC on these two bytes.                                 
    1422                    ; 446 | //                                                                     
    1423                    ;----------------------------------------------------------------------
    1424 00000188 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1425 0000018a 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1426 0000018c 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    1427                            .dwpsn  file "../driverlib/sw_crc.c",line 447,column 9,is_stmt,isa 1
    1428                    ;----------------------------------------------------------------------
    1429                    ; 447 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp);                               
    1430                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   27

    1431 0000018e 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    1432 00000192 4AAC              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    1433 00000194 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    1434 00000196 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    1435 00000198 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    1436 0000019a 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    1437 0000019e 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    1438 000001a2 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    1439 000001a6 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |447|  ; [KEEP 32-BIT INS]
    1440                            .dwpsn  file "../driverlib/sw_crc.c",line 448,column 9,is_stmt,isa 1
    1441                    ;----------------------------------------------------------------------
    1442                    ; 448 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 8);                          
    1443                    ; 450 | //                                                                     
    1444                    ; 451 | // Skip these input bytes.                                             
    1445                    ; 452 | //                                                                     
    1446                    ;----------------------------------------------------------------------
    1447 000001aa 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1448 000001ae 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1449 000001b0 49A4              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1450 000001b2 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1451 000001b6 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    1452 000001b8 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1453 000001bc 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1454 000001c0 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1455 000001c4 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    1456                            .dwpsn  file "../driverlib/sw_crc.c",line 453,column 9,is_stmt,isa 1
    1457                    ;----------------------------------------------------------------------
    1458                    ; 453 | pui8Data += 2;                                                         
    1459                    ;----------------------------------------------------------------------
    1460 000001c8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    1461 000001ca 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    1462 000001cc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    1463                            .dwpsn  file "../driverlib/sw_crc.c",line 454,column 9,is_stmt,isa 1
    1464                    ;----------------------------------------------------------------------
    1465                    ; 454 | ui32Count -= 2;                                                        
    1466                    ; 457 | //                                                                     
    1467                    ; 458 | // While there is at least a word remaining in the data buffer, perform
    1468                    ; 459 | // four steps of the CRC to consume a word.                            
    1469                    ; 460 | //                                                                     
    1470                    ;----------------------------------------------------------------------
    1471 000001ce 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    1472 000001d0 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    1473 000001d2 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    1474                    ;* --------------------------------------------------------------------------*
    1475 000001d4           ||$C$L8||:    
    1476                            .dwpsn  file "../driverlib/sw_crc.c",line 461,column 11,is_stmt,isa 1
    1477                    ;----------------------------------------------------------------------
    1478                    ; 461 | while(ui32Count > 3)                                                   
    1479                    ; 463 |     //                                                                 
    1480                    ; 464 |     // Read the next word.                                             
    1481                    ; 465 |     //                                                                 
    1482                    ;----------------------------------------------------------------------
    1483 000001d4 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    1484 000001d6 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    1485 000001d8 D946              BLS       ||$C$L10||            ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   28

    1486                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |461| 
    1487                    ;* --------------------------------------------------------------------------*
    1488                    ;*   BEGIN LOOP ||$C$L9||
    1489                    ;*
    1490                    ;*   Loop source line                : 461
    1491                    ;*   Loop closing brace source line  : 481
    1492                    ;*   Known Minimum Trip Count        : 1
    1493                    ;*   Known Maximum Trip Count        : 4294967295
    1494                    ;*   Known Max Trip Count Factor     : 1
    1495                    ;* --------------------------------------------------------------------------*
    1496 000001da           ||$C$L9||:    
    1497                            .dwpsn  file "../driverlib/sw_crc.c",line 466,column 9,is_stmt,isa 1
    1498                    ;----------------------------------------------------------------------
    1499                    ; 466 | ui32Temp = *(uint32_t *)pui8Data;                                      
    1500                    ; 468 | //                                                                     
    1501                    ; 469 | // Perform the CRC on these four bytes.                                
    1502                    ; 470 | //                                                                     
    1503                    ;----------------------------------------------------------------------
    1504 000001da 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    1505 000001dc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    1506 000001de 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    1507                            .dwpsn  file "../driverlib/sw_crc.c",line 471,column 9,is_stmt,isa 1
    1508                    ;----------------------------------------------------------------------
    1509                    ; 471 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp);                               
    1510                    ;----------------------------------------------------------------------
    1511 000001e0 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    1512 000001e4 4A97              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    1513 000001e6 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    1514 000001e8 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    1515 000001ea B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |471|  ; [ORIG 16-BIT INS]
    1516 000001ec 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    1517 000001f0 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    1518 000001f4 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    1519 000001f8 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |471|  ; [KEEP 32-BIT INS]
    1520                            .dwpsn  file "../driverlib/sw_crc.c",line 472,column 9,is_stmt,isa 1
    1521                    ;----------------------------------------------------------------------
    1522                    ; 472 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 8);                          
    1523                    ;----------------------------------------------------------------------
    1524 000001fc 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1525 00000200 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
    1526 00000202 4990              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
    1527 00000204 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1528 00000208 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
    1529 0000020a 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1530 0000020e 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1531 00000212 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1532 00000216 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
    1533                            .dwpsn  file "../driverlib/sw_crc.c",line 473,column 9,is_stmt,isa 1
    1534                    ;----------------------------------------------------------------------
    1535                    ; 473 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 16);                         
    1536                    ;----------------------------------------------------------------------
    1537 0000021a 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1538 0000021c 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
    1539 00000220 4988              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1540 00000222 4012EA80          EOR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   29

    1541 00000226 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |473|  ; [ORIG 16-BIT INS]
    1542 00000228 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
    1543 0000022c 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
    1544 00000230 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
    1545 00000234 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |473|  ; [KEEP 32-BIT INS]
    1546                            .dwpsn  file "../driverlib/sw_crc.c",line 474,column 9,is_stmt,isa 1
    1547                    ;----------------------------------------------------------------------
    1548                    ; 474 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 24);                         
    1549                    ; 476 | //                                                                     
    1550                    ; 477 | // Skip these input bytes.                                             
    1551                    ; 478 | //                                                                     
    1552                    ;----------------------------------------------------------------------
    1553 00000238 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    1554 0000023a 4982              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    1555 0000023c 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1556 00000240 6012EA80          EOR       A1, A1, A3, LSR #24   ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1557 00000244 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |474|  ; [ORIG 16-BIT INS]
    1558 00000246 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1559 0000024a 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1560 0000024e 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1561 00000252 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |474|  ; [KEEP 32-BIT INS]
    1562                            .dwpsn  file "../driverlib/sw_crc.c",line 479,column 9,is_stmt,isa 1
    1563                    ;----------------------------------------------------------------------
    1564                    ; 479 | pui8Data += 4;                                                         
    1565                    ;----------------------------------------------------------------------
    1566 00000256 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    1567 00000258 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    1568 0000025a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    1569                            .dwpsn  file "../driverlib/sw_crc.c",line 480,column 9,is_stmt,isa 1
    1570                    ;----------------------------------------------------------------------
    1571                    ; 480 | ui32Count -= 4;                                                        
    1572                    ; 483 | //                                                                     
    1573                    ; 484 | // If there are two bytes left in the input buffer, then perform two st
    1574                    ;     | eps                                                                    
    1575                    ; 485 | // of the CRC.                                                         
    1576                    ; 486 | //                                                                     
    1577                    ;----------------------------------------------------------------------
    1578 0000025c 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    1579 0000025e 1F00              SUBS      A1, A1, #4            ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    1580 00000260 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |480|  ; [ORIG 16-BIT INS]
    1581                            .dwpsn  file "../driverlib/sw_crc.c",line 461,column 11,is_stmt,isa 1
    1582 00000262 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    1583 00000264 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    1584 00000266 D8B8              BHI       ||$C$L9||             ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    1585                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |461| 
    1586                    ;* --------------------------------------------------------------------------*
    1587 00000268           ||$C$L10||:    
    1588                            .dwpsn  file "../driverlib/sw_crc.c",line 487,column 5,is_stmt,isa 1
    1589                    ;----------------------------------------------------------------------
    1590                    ; 487 | if(ui32Count > 1)                                                      
    1591                    ; 489 |     //                                                                 
    1592                    ; 490 |     // Read the two bytes.                                             
    1593                    ; 491 |     //                                                                 
    1594                    ;----------------------------------------------------------------------
    1595 00000268 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   30

    1596 0000026a 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    1597 0000026c D925              BLS       ||$C$L11||            ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    1598                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |487| 
    1599                    ;* --------------------------------------------------------------------------*
    1600                            .dwpsn  file "../driverlib/sw_crc.c",line 492,column 9,is_stmt,isa 1
    1601                    ;----------------------------------------------------------------------
    1602                    ; 492 | ui32Temp = *(uint16_t *)pui8Data;                                      
    1603                    ; 494 | //                                                                     
    1604                    ; 495 | // Perform the CRC on these two bytes.                                 
    1605                    ; 496 | //                                                                     
    1606                    ;----------------------------------------------------------------------
    1607 0000026e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    1608 00000270 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    1609 00000272 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    1610                            .dwpsn  file "../driverlib/sw_crc.c",line 497,column 9,is_stmt,isa 1
    1611                    ;----------------------------------------------------------------------
    1612                    ; 497 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp);                               
    1613                    ;----------------------------------------------------------------------
    1614 00000274 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |497|  ; [KEEP 32-BIT INS]
    1615 00000278 4A72              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |497|  ; [ORIG 16-BIT INS]
    1616 0000027a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |497|  ; [ORIG 16-BIT INS]
    1617 0000027c 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |497|  ; [ORIG 16-BIT INS]
    1618 0000027e B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |497|  ; [ORIG 16-BIT INS]
    1619 00000280 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |497|  ; [KEEP 32-BIT INS]
    1620 00000284 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |497|  ; [KEEP 32-BIT INS]
    1621 00000288 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |497|  ; [KEEP 32-BIT INS]
    1622 0000028c 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |497|  ; [KEEP 32-BIT INS]
    1623                            .dwpsn  file "../driverlib/sw_crc.c",line 498,column 9,is_stmt,isa 1
    1624                    ;----------------------------------------------------------------------
    1625                    ; 498 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 8);                          
    1626                    ; 500 | //                                                                     
    1627                    ; 501 | // Skip these input bytes.                                             
    1628                    ; 502 | //                                                                     
    1629                    ;----------------------------------------------------------------------
    1630 00000290 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1631 00000294 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    1632 00000296 496B              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    1633 00000298 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1634 0000029c B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |498|  ; [ORIG 16-BIT INS]
    1635 0000029e 200CF8BD          LDRH      A3, [SP, #12]         ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1636 000002a2 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1637 000002a6 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1638 000002aa 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |498|  ; [KEEP 32-BIT INS]
    1639                            .dwpsn  file "../driverlib/sw_crc.c",line 503,column 9,is_stmt,isa 1
    1640                    ;----------------------------------------------------------------------
    1641                    ; 503 | pui8Data += 2;                                                         
    1642                    ;----------------------------------------------------------------------
    1643 000002ae 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    1644 000002b0 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    1645 000002b2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    1646                            .dwpsn  file "../driverlib/sw_crc.c",line 504,column 9,is_stmt,isa 1
    1647                    ;----------------------------------------------------------------------
    1648                    ; 504 | ui32Count -= 2;                                                        
    1649                    ; 507 | //                                                                     
    1650                    ; 508 | // If there is a final byte remaining in the input buffer, then perform
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   31

    1651                    ;     |  a                                                                     
    1652                    ; 509 | // single step of the CRC.                                             
    1653                    ; 510 | //                                                                     
    1654                    ;----------------------------------------------------------------------
    1655 000002b4 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1656 000002b6 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1657 000002b8 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    1658                    ;* --------------------------------------------------------------------------*
    1659 000002ba           ||$C$L11||:    
    1660                            .dwpsn  file "../driverlib/sw_crc.c",line 511,column 5,is_stmt,isa 1
    1661                    ;----------------------------------------------------------------------
    1662                    ; 511 | if(ui32Count != 0)                                                     
    1663                    ;----------------------------------------------------------------------
    1664 000002ba 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    1665 000002bc B170              CBZ       A1, ||$C$L12||        ; []  ; [ORIG 16-BIT INS]
    1666                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |511| 
    1667                    ;* --------------------------------------------------------------------------*
    1668                            .dwpsn  file "../driverlib/sw_crc.c",line 513,column 9,is_stmt,isa 1
    1669                    ;----------------------------------------------------------------------
    1670                    ; 513 | ui16Crc = CRC16_ITER(ui16Crc, *pui8Data);                              
    1671                    ; 516 | //                                                                     
    1672                    ; 517 | // Return the resulting CRC-16 value.                                  
    1673                    ; 518 | //                                                                     
    1674                    ;----------------------------------------------------------------------
    1675 000002be 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    1676 000002c0 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |513|  ; [KEEP 32-BIT INS]
    1677 000002c4 4A5F              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    1678 000002c6 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    1679 000002c8 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    1680 000002ca B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |513|  ; [ORIG 16-BIT INS]
    1681 000002cc 100CF8BD          LDRH      A2, [SP, #12]         ; [DPU_V7M3_PIPE] |513|  ; [KEEP 32-BIT INS]
    1682 000002d0 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |513|  ; [KEEP 32-BIT INS]
    1683 000002d4 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |513|  ; [KEEP 32-BIT INS]
    1684 000002d8 000CF8AD          STRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |513|  ; [KEEP 32-BIT INS]
    1685                    ;* --------------------------------------------------------------------------*
    1686 000002dc           ||$C$L12||:    
    1687                            .dwpsn  file "../driverlib/sw_crc.c",line 519,column 5,is_stmt,isa 1
    1688                    ;----------------------------------------------------------------------
    1689                    ; 519 | return(ui16Crc);                                                       
    1690                    ;----------------------------------------------------------------------
    1691 000002dc 000CF8BD          LDRH      A1, [SP, #12]         ; [DPU_V7M3_PIPE] |519|  ; [KEEP 32-BIT INS]
    1692                            .dwpsn  file "../driverlib/sw_crc.c",line 520,column 1,is_stmt,isa 1
    1693 000002e0 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1694                            .dwcfi  cfa_offset, 0
    1695                    $C$DW$21        .dwtag  DW_TAG_TI_branch
    1696                            .dwattr $C$DW$21, DW_AT_low_pc(0x00)
    1697                            .dwattr $C$DW$21, DW_AT_TI_return
    1698                    
    1699 000002e2 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1700                            ; BRANCH OCCURS                  ; [] 
    1701                            .dwattr $C$DW$13, DW_AT_TI_end_file("../driverlib/sw_crc.c")
    1702                            .dwattr $C$DW$13, DW_AT_TI_end_line(0x208)
    1703                            .dwattr $C$DW$13, DW_AT_TI_end_column(0x01)
    1704                            .dwendentry
    1705                            .dwendtag $C$DW$13
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   32

    1706                    
    1707                    ;******************************************************************************
    1708                    ;* CONSTANT TABLE                                                             *
    1709                    ;******************************************************************************
    1710 000002e4                   .sect   ".text"
    1711                            .align  4
    1712 000002e4 00000000! ||$C$CON1||:    .bits   g_pui8Crc8CCITT,32
    1713 000002e8                   .sect   ".text"
    1714                            .clink
    1715                            .thumbfunc Crc16Array
    1716 000002e8                   .thumb
    1717                            .global Crc16Array
    1718                    
    1719                    $C$DW$22        .dwtag  DW_TAG_subprogram
    1720                            .dwattr $C$DW$22, DW_AT_name("Crc16Array")
    1721                            .dwattr $C$DW$22, DW_AT_low_pc(Crc16Array)
    1722                            .dwattr $C$DW$22, DW_AT_high_pc(0x00)
    1723                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("Crc16Array")
    1724                            .dwattr $C$DW$22, DW_AT_external
    1725                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$29)
    1726                            .dwattr $C$DW$22, DW_AT_TI_begin_file("../driverlib/sw_crc.c")
    1727                            .dwattr $C$DW$22, DW_AT_TI_begin_line(0x219)
    1728                            .dwattr $C$DW$22, DW_AT_TI_begin_column(0x01)
    1729                            .dwattr $C$DW$22, DW_AT_decl_file("../driverlib/sw_crc.c")
    1730                            .dwattr $C$DW$22, DW_AT_decl_line(0x219)
    1731                            .dwattr $C$DW$22, DW_AT_decl_column(0x01)
    1732                            .dwattr $C$DW$22, DW_AT_TI_max_frame_size(0x10)
    1733                            .dwpsn  file "../driverlib/sw_crc.c",line 538,column 1,is_stmt,address Crc16Array,isa 1
    1734                    
    1735                            .dwfde $C$DW$CIE, Crc16Array
    1736                    $C$DW$23        .dwtag  DW_TAG_formal_parameter
    1737                            .dwattr $C$DW$23, DW_AT_name("ui32WordLen")
    1738                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("ui32WordLen")
    1739                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$25)
    1740                            .dwattr $C$DW$23, DW_AT_location[DW_OP_reg0]
    1741                    
    1742                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
    1743                            .dwattr $C$DW$24, DW_AT_name("pui32Data")
    1744                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("pui32Data")
    1745                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$27)
    1746                            .dwattr $C$DW$24, DW_AT_location[DW_OP_reg1]
    1747                    
    1748                    ;----------------------------------------------------------------------
    1749                    ; 537 | Crc16Array(uint32_t ui32WordLen, const uint32_t *pui32Data)            
    1750                    ;----------------------------------------------------------------------
    1751                    
    1752                    ;*****************************************************************************
    1753                    ;* FUNCTION NAME: Crc16Array                                                 *
    1754                    ;*                                                                           *
    1755                    ;*   Regs Modified     : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    1756                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR,FPEXC,FPSCR                    *
    1757                    ;*   Local Frame Size  : 0 Args + 8 Auto + 4 Save = 12 byte                  *
    1758                    ;*****************************************************************************
    1759 000002e8           Crc16Array:
    1760                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   33

    1761                            .dwcfi  cfa_offset, 0
    1762 000002e8 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1763                            .dwcfi  cfa_offset, 16
    1764                            .dwcfi  save_reg_to_mem, 14, -4
    1765                            .dwcfi  save_reg_to_mem, 3, -8
    1766                            .dwcfi  save_reg_to_mem, 2, -12
    1767                            .dwcfi  save_reg_to_mem, 1, -16
    1768                    $C$DW$25        .dwtag  DW_TAG_variable
    1769                            .dwattr $C$DW$25, DW_AT_name("ui32WordLen")
    1770                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("ui32WordLen")
    1771                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$25)
    1772                            .dwattr $C$DW$25, DW_AT_location[DW_OP_breg13 0]
    1773                    
    1774                    $C$DW$26        .dwtag  DW_TAG_variable
    1775                            .dwattr $C$DW$26, DW_AT_name("pui32Data")
    1776                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("pui32Data")
    1777                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$27)
    1778                            .dwattr $C$DW$26, DW_AT_location[DW_OP_breg13 4]
    1779                    
    1780                    ;----------------------------------------------------------------------
    1781                    ; 539 | //                                                                     
    1782                    ; 540 | // Calculate and return the CRC-16 of this array of words.             
    1783                    ; 541 | //                                                                     
    1784                    ;----------------------------------------------------------------------
    1785 000002ea 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |538|  ; [ORIG 16-BIT INS]
    1786 000002ec 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |538|  ; [ORIG 16-BIT INS]
    1787                            .dwpsn  file "../driverlib/sw_crc.c",line 542,column 5,is_stmt,isa 1
    1788                    ;----------------------------------------------------------------------
    1789                    ; 542 | return(Crc16(0, (const uint8_t *)pui32Data, ui32WordLen * 4));         
    1790                    ;----------------------------------------------------------------------
    1791 000002ee 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1792 000002f0 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1793 000002f2 0082              LSLS      A3, A1, #2            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1794 000002f4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1795                    $C$DW$27        .dwtag  DW_TAG_TI_branch
    1796                            .dwattr $C$DW$27, DW_AT_low_pc(0x00)
    1797                            .dwattr $C$DW$27, DW_AT_name("Crc16")
    1798                            .dwattr $C$DW$27, DW_AT_TI_call
    1799                    
    1800 000002f6 FFFEF7FF!         BL        Crc16                 ; [DPU_V7M3_PIPE] |542|  ; [KEEP 32-BIT INS]
    1801                            ; CALL OCCURS {Crc16 }           ; [] |542| 
    1802                            .dwpsn  file "../driverlib/sw_crc.c",line 543,column 1,is_stmt,isa 1
    1803                    $C$DW$28        .dwtag  DW_TAG_TI_branch
    1804                            .dwattr $C$DW$28, DW_AT_low_pc(0x00)
    1805                            .dwattr $C$DW$28, DW_AT_TI_return
    1806                    
    1807 000002fa BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1808                            .dwcfi  cfa_offset, 0
    1809                            .dwcfi  restore_reg, 3
    1810                            .dwcfi  restore_reg, 2
    1811                            .dwcfi  restore_reg, 1
    1812                            ; BRANCH OCCURS                  ; [] 
    1813                            .dwattr $C$DW$22, DW_AT_TI_end_file("../driverlib/sw_crc.c")
    1814                            .dwattr $C$DW$22, DW_AT_TI_end_line(0x21f)
    1815                            .dwattr $C$DW$22, DW_AT_TI_end_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   34

    1816                            .dwendentry
    1817                            .dwendtag $C$DW$22
    1818                    
    1819 000002fc                   .sect   ".text"
    1820                            .clink
    1821                            .thumbfunc Crc16Array3
    1822 000002fc                   .thumb
    1823                            .global Crc16Array3
    1824                    
    1825                    $C$DW$29        .dwtag  DW_TAG_subprogram
    1826                            .dwattr $C$DW$29, DW_AT_name("Crc16Array3")
    1827                            .dwattr $C$DW$29, DW_AT_low_pc(Crc16Array3)
    1828                            .dwattr $C$DW$29, DW_AT_high_pc(0x00)
    1829                            .dwattr $C$DW$29, DW_AT_TI_symbol_name("Crc16Array3")
    1830                            .dwattr $C$DW$29, DW_AT_external
    1831                            .dwattr $C$DW$29, DW_AT_TI_begin_file("../driverlib/sw_crc.c")
    1832                            .dwattr $C$DW$29, DW_AT_TI_begin_line(0x235)
    1833                            .dwattr $C$DW$29, DW_AT_TI_begin_column(0x01)
    1834                            .dwattr $C$DW$29, DW_AT_decl_file("../driverlib/sw_crc.c")
    1835                            .dwattr $C$DW$29, DW_AT_decl_line(0x235)
    1836                            .dwattr $C$DW$29, DW_AT_decl_column(0x01)
    1837                            .dwattr $C$DW$29, DW_AT_TI_max_frame_size(0x18)
    1838                            .dwpsn  file "../driverlib/sw_crc.c",line 567,column 1,is_stmt,address Crc16Array3,isa 1
    1839                    
    1840                            .dwfde $C$DW$CIE, Crc16Array3
    1841                    $C$DW$30        .dwtag  DW_TAG_formal_parameter
    1842                            .dwattr $C$DW$30, DW_AT_name("ui32WordLen")
    1843                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("ui32WordLen")
    1844                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$25)
    1845                            .dwattr $C$DW$30, DW_AT_location[DW_OP_reg0]
    1846                    
    1847                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
    1848                            .dwattr $C$DW$31, DW_AT_name("pui32Data")
    1849                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("pui32Data")
    1850                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$27)
    1851                            .dwattr $C$DW$31, DW_AT_location[DW_OP_reg1]
    1852                    
    1853                    $C$DW$32        .dwtag  DW_TAG_formal_parameter
    1854                            .dwattr $C$DW$32, DW_AT_name("pui16Crc3")
    1855                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("pui16Crc3")
    1856                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$30)
    1857                            .dwattr $C$DW$32, DW_AT_location[DW_OP_reg2]
    1858                    
    1859                    ;----------------------------------------------------------------------
    1860                    ; 565 | Crc16Array3(uint32_t ui32WordLen, const uint32_t *pui32Data,           
    1861                    ; 566 | uint16_t *pui16Crc3)                                                   
    1862                    ;----------------------------------------------------------------------
    1863                    
    1864                    ;*****************************************************************************
    1865                    ;* FUNCTION NAME: Crc16Array3                                                *
    1866                    ;*                                                                           *
    1867                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1868                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1869                    ;*   Local Frame Size  : 0 Args + 24 Auto + 0 Save = 24 byte                 *
    1870                    ;*****************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   35

    1871 000002fc           Crc16Array3:
    1872                    ;* --------------------------------------------------------------------------*
    1873                            .dwcfi  cfa_offset, 0
    1874 000002fc 0D18F1AD          SUB       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1875                            .dwcfi  cfa_offset, 24
    1876                    $C$DW$33        .dwtag  DW_TAG_variable
    1877                            .dwattr $C$DW$33, DW_AT_name("ui32WordLen")
    1878                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("ui32WordLen")
    1879                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$25)
    1880                            .dwattr $C$DW$33, DW_AT_location[DW_OP_breg13 0]
    1881                    
    1882                    $C$DW$34        .dwtag  DW_TAG_variable
    1883                            .dwattr $C$DW$34, DW_AT_name("pui32Data")
    1884                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("pui32Data")
    1885                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$27)
    1886                            .dwattr $C$DW$34, DW_AT_location[DW_OP_breg13 4]
    1887                    
    1888                    $C$DW$35        .dwtag  DW_TAG_variable
    1889                            .dwattr $C$DW$35, DW_AT_name("pui16Crc3")
    1890                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("pui16Crc3")
    1891                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$30)
    1892                            .dwattr $C$DW$35, DW_AT_location[DW_OP_breg13 8]
    1893                    
    1894                    $C$DW$36        .dwtag  DW_TAG_variable
    1895                            .dwattr $C$DW$36, DW_AT_name("ui32Temp")
    1896                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("ui32Temp")
    1897                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$25)
    1898                            .dwattr $C$DW$36, DW_AT_location[DW_OP_breg13 12]
    1899                    
    1900                    $C$DW$37        .dwtag  DW_TAG_variable
    1901                            .dwattr $C$DW$37, DW_AT_name("ui16Crc")
    1902                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("ui16Crc")
    1903                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$29)
    1904                            .dwattr $C$DW$37, DW_AT_location[DW_OP_breg13 16]
    1905                    
    1906                    $C$DW$38        .dwtag  DW_TAG_variable
    1907                            .dwattr $C$DW$38, DW_AT_name("ui16Cri8Odd")
    1908                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("ui16Cri8Odd")
    1909                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$29)
    1910                            .dwattr $C$DW$38, DW_AT_location[DW_OP_breg13 18]
    1911                    
    1912                    $C$DW$39        .dwtag  DW_TAG_variable
    1913                            .dwattr $C$DW$39, DW_AT_name("ui16Cri8Even")
    1914                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("ui16Cri8Even")
    1915                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$29)
    1916                            .dwattr $C$DW$39, DW_AT_location[DW_OP_breg13 20]
    1917                    
    1918                    ;----------------------------------------------------------------------
    1919                    ; 568 | uint16_t ui16Crc, ui16Cri8Odd, ui16Cri8Even;                           
    1920                    ; 569 | uint32_t ui32Temp;                                                     
    1921                    ; 571 | //                                                                     
    1922                    ; 572 | // Initialize the CRC values to zero.                                  
    1923                    ; 573 | //                                                                     
    1924                    ;----------------------------------------------------------------------
    1925 00000300 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |567|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   36

    1926 00000302 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |567|  ; [ORIG 16-BIT INS]
    1927 00000304 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |567|  ; [ORIG 16-BIT INS]
    1928                            .dwpsn  file "../driverlib/sw_crc.c",line 574,column 5,is_stmt,isa 1
    1929                    ;----------------------------------------------------------------------
    1930                    ; 574 | ui16Crc = 0;                                                           
    1931                    ;----------------------------------------------------------------------
    1932 00000306 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    1933 00000308 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |574|  ; [KEEP 32-BIT INS]
    1934                            .dwpsn  file "../driverlib/sw_crc.c",line 575,column 5,is_stmt,isa 1
    1935                    ;----------------------------------------------------------------------
    1936                    ; 575 | ui16Cri8Odd = 0;                                                       
    1937                    ;----------------------------------------------------------------------
    1938 0000030c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |575|  ; [ORIG 16-BIT INS]
    1939 0000030e 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |575|  ; [KEEP 32-BIT INS]
    1940                            .dwpsn  file "../driverlib/sw_crc.c",line 576,column 5,is_stmt,isa 1
    1941                    ;----------------------------------------------------------------------
    1942                    ; 576 | ui16Cri8Even = 0;                                                      
    1943                    ; 578 | //                                                                     
    1944                    ; 579 | // Loop while there are more words in the data buffer.                 
    1945                    ; 580 | //                                                                     
    1946                    ;----------------------------------------------------------------------
    1947 00000312 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |576|  ; [ORIG 16-BIT INS]
    1948 00000314 0014F8AD          STRH      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |576|  ; [KEEP 32-BIT INS]
    1949                            .dwpsn  file "../driverlib/sw_crc.c",line 581,column 5,is_stmt,isa 1
    1950                    ;----------------------------------------------------------------------
    1951                    ; 581 | while(ui32WordLen--)                                                   
    1952                    ; 583 |     //                                                                 
    1953                    ; 584 |     // Read the next word.                                             
    1954                    ; 585 |     //                                                                 
    1955                    ;----------------------------------------------------------------------
    1956 00000318 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    1957 0000031a 1E41              SUBS      A2, A1, #1            ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    1958 0000031c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    1959 0000031e 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    1960 00000320 AFFEF43F!         BEQ       ||$C$L14||            ; [DPU_V7M3_PIPE] |581|  ; [KEEP 32-BIT INS]
    1961                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |581| 
    1962                    ;* --------------------------------------------------------------------------*
    1963                    ;*   BEGIN LOOP ||$C$L13||
    1964                    ;*
    1965                    ;*   Loop source line                : 581
    1966                    ;*   Loop closing brace source line  : 607
    1967                    ;*   Known Minimum Trip Count        : 1
    1968                    ;*   Known Maximum Trip Count        : 4294967295
    1969                    ;*   Known Max Trip Count Factor     : 1
    1970                    ;* --------------------------------------------------------------------------*
    1971 00000324           ||$C$L13||:    
    1972                            .dwpsn  file "../driverlib/sw_crc.c",line 586,column 9,is_stmt,isa 1
    1973                    ;----------------------------------------------------------------------
    1974                    ; 586 | ui32Temp = *pui32Data++;                                               
    1975                    ; 588 | //                                                                     
    1976                    ; 589 | // Perform the first CRC on all four data bytes.                       
    1977                    ; 590 | //                                                                     
    1978                    ;----------------------------------------------------------------------
    1979 00000324 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |586|  ; [ORIG 16-BIT INS]
    1980 00000326 1B04F850          LDR       A2, [A1], #4          ; [DPU_V7M3_PIPE] |586|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   37

    1981 0000032a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |586|  ; [ORIG 16-BIT INS]
    1982 0000032c 9103              STR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |586|  ; [ORIG 16-BIT INS]
    1983                            .dwpsn  file "../driverlib/sw_crc.c",line 591,column 9,is_stmt,isa 1
    1984                    ;----------------------------------------------------------------------
    1985                    ; 591 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp);                               
    1986                    ;----------------------------------------------------------------------
    1987 0000032e 1010F8BD          LDRH      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    1988 00000332 4A44              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    1989 00000334 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    1990 00000336 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    1991 00000338 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    1992 0000033a 1010F8BD          LDRH      A2, [SP, #16]         ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    1993 0000033e 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    1994 00000342 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    1995 00000346 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |591|  ; [KEEP 32-BIT INS]
    1996                            .dwpsn  file "../driverlib/sw_crc.c",line 592,column 9,is_stmt,isa 1
    1997                    ;----------------------------------------------------------------------
    1998                    ; 592 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 8);                          
    1999                    ;----------------------------------------------------------------------
    2000 0000034a 0010F8BD          LDRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2001 0000034e 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    2002 00000350 493C              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    2003 00000352 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2004 00000356 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |592|  ; [ORIG 16-BIT INS]
    2005 00000358 2010F8BD          LDRH      A3, [SP, #16]         ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2006 0000035c 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2007 00000360 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2008 00000364 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |592|  ; [KEEP 32-BIT INS]
    2009                            .dwpsn  file "../driverlib/sw_crc.c",line 593,column 9,is_stmt,isa 1
    2010                    ;----------------------------------------------------------------------
    2011                    ; 593 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 16);                         
    2012                    ;----------------------------------------------------------------------
    2013 00000368 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    2014 0000036a 0010F8BD          LDRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2015 0000036e 4935              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    2016 00000370 4012EA80          EOR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2017 00000374 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    2018 00000376 2010F8BD          LDRH      A3, [SP, #16]         ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2019 0000037a 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2020 0000037e 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2021 00000382 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    2022                            .dwpsn  file "../driverlib/sw_crc.c",line 594,column 9,is_stmt,isa 1
    2023                    ;----------------------------------------------------------------------
    2024                    ; 594 | ui16Crc = CRC16_ITER(ui16Crc, ui32Temp >> 24);                         
    2025                    ; 596 | //                                                                     
    2026                    ; 597 | // Perform the second CRC on only the even-index data bytes.           
    2027                    ; 598 | //                                                                     
    2028                    ;----------------------------------------------------------------------
    2029 00000386 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    2030 00000388 492E              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    2031 0000038a 0010F8BD          LDRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    2032 0000038e 6012EA80          EOR       A1, A1, A3, LSR #24   ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    2033 00000392 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    2034 00000394 2010F8BD          LDRH      A3, [SP, #16]         ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    2035 00000398 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   38

    2036 0000039c 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    2037 000003a0 0010F8AD          STRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |594|  ; [KEEP 32-BIT INS]
    2038                            .dwpsn  file "../driverlib/sw_crc.c",line 599,column 9,is_stmt,isa 1
    2039                    ;----------------------------------------------------------------------
    2040                    ; 599 | ui16Cri8Even = CRC16_ITER(ui16Cri8Even, ui32Temp);                     
    2041                    ;----------------------------------------------------------------------
    2042 000003a4 1014F8BD          LDRH      A2, [SP, #20]         ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    2043 000003a8 9803              LDR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    2044 000003aa 4A26              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    2045 000003ac 4048              EORS      A1, A1, A2            ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    2046 000003ae B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    2047 000003b0 1014F8BD          LDRH      A2, [SP, #20]         ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    2048 000003b4 0010F832          LDRH      A1, [A3, +A1, LSL #1] ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    2049 000003b8 2021EA80          EOR       A1, A1, A2, ASR #8    ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    2050 000003bc 0014F8AD          STRH      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    2051                            .dwpsn  file "../driverlib/sw_crc.c",line 600,column 9,is_stmt,isa 1
    2052                    ;----------------------------------------------------------------------
    2053                    ; 600 | ui16Cri8Even = CRC16_ITER(ui16Cri8Even, ui32Temp >> 16);               
    2054                    ; 602 | //                                                                     
    2055                    ; 603 | // Perform the third CRC on only the odd-index data bytes.             
    2056                    ; 604 | //                                                                     
    2057                    ;----------------------------------------------------------------------
    2058 000003c0 0014F8BD          LDRH      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2059 000003c4 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    2060 000003c6 491F              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    2061 000003c8 4012EA80          EOR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2062 000003cc B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    2063 000003ce 2014F8BD          LDRH      A3, [SP, #20]         ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2064 000003d2 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2065 000003d6 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2066 000003da 0014F8AD          STRH      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |600|  ; [KEEP 32-BIT INS]
    2067                            .dwpsn  file "../driverlib/sw_crc.c",line 605,column 9,is_stmt,isa 1
    2068                    ;----------------------------------------------------------------------
    2069                    ; 605 | ui16Cri8Odd = CRC16_ITER(ui16Cri8Odd, ui32Temp >> 8);                  
    2070                    ;----------------------------------------------------------------------
    2071 000003de 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2072 000003e2 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |605|  ; [ORIG 16-BIT INS]
    2073 000003e4 4917              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |605|  ; [ORIG 16-BIT INS]
    2074 000003e6 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2075 000003ea B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |605|  ; [ORIG 16-BIT INS]
    2076 000003ec 2012F8BD          LDRH      A3, [SP, #18]         ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2077 000003f0 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2078 000003f4 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2079 000003f8 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |605|  ; [KEEP 32-BIT INS]
    2080                            .dwpsn  file "../driverlib/sw_crc.c",line 606,column 9,is_stmt,isa 1
    2081                    ;----------------------------------------------------------------------
    2082                    ; 606 | ui16Cri8Odd = CRC16_ITER(ui16Cri8Odd, ui32Temp >> 24);                 
    2083                    ; 609 | //                                                                     
    2084                    ; 610 | // Return the resulting CRC-16 values.                                 
    2085                    ; 611 | //                                                                     
    2086                    ;----------------------------------------------------------------------
    2087 000003fc 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
    2088 00000400 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |606|  ; [ORIG 16-BIT INS]
    2089 00000402 4910              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |606|  ; [ORIG 16-BIT INS]
    2090 00000404 6012EA80          EOR       A1, A1, A3, LSR #24   ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   39

    2091 00000408 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |606|  ; [ORIG 16-BIT INS]
    2092 0000040a 2012F8BD          LDRH      A3, [SP, #18]         ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
    2093 0000040e 0010F831          LDRH      A1, [A2, +A1, LSL #1] ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
    2094 00000412 2022EA80          EOR       A1, A1, A3, ASR #8    ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
    2095 00000416 0012F8AD          STRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |606|  ; [KEEP 32-BIT INS]
    2096                            .dwpsn  file "../driverlib/sw_crc.c",line 581,column 5,is_stmt,isa 1
    2097 0000041a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    2098 0000041c 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    2099 0000041e 0101F1A0          SUB       A2, A1, #1            ; [DPU_V7M3_PIPE] |581|  ; [KEEP 32-BIT INS]
    2100 00000422 9100              STR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    2101 00000424 AFFEF47F!         BNE       ||$C$L13||            ; [DPU_V7M3_PIPE] |581|  ; [KEEP 32-BIT INS]
    2102                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |581| 
    2103                    ;* --------------------------------------------------------------------------*
    2104 00000428           ||$C$L14||:    
    2105                            .dwpsn  file "../driverlib/sw_crc.c",line 612,column 5,is_stmt,isa 1
    2106                    ;----------------------------------------------------------------------
    2107                    ; 612 | pui16Crc3[0] = ui16Crc;                                                
    2108                    ;----------------------------------------------------------------------
    2109 00000428 0010F8BD          LDRH      A1, [SP, #16]         ; [DPU_V7M3_PIPE] |612|  ; [KEEP 32-BIT INS]
    2110 0000042c 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |612|  ; [ORIG 16-BIT INS]
    2111 0000042e 8008              STRH      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |612|  ; [ORIG 16-BIT INS]
    2112                            .dwpsn  file "../driverlib/sw_crc.c",line 613,column 5,is_stmt,isa 1
    2113                    ;----------------------------------------------------------------------
    2114                    ; 613 | pui16Crc3[1] = ui16Cri8Even;                                           
    2115                    ;----------------------------------------------------------------------
    2116 00000430 0014F8BD          LDRH      A1, [SP, #20]         ; [DPU_V7M3_PIPE] |613|  ; [KEEP 32-BIT INS]
    2117 00000434 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |613|  ; [ORIG 16-BIT INS]
    2118 00000436 8048              STRH      A1, [A2, #2]          ; [DPU_V7M3_PIPE] |613|  ; [ORIG 16-BIT INS]
    2119                            .dwpsn  file "../driverlib/sw_crc.c",line 614,column 5,is_stmt,isa 1
    2120                    ;----------------------------------------------------------------------
    2121                    ; 614 | pui16Crc3[2] = ui16Cri8Odd;                                            
    2122                    ;----------------------------------------------------------------------
    2123 00000438 0012F8BD          LDRH      A1, [SP, #18]         ; [DPU_V7M3_PIPE] |614|  ; [KEEP 32-BIT INS]
    2124 0000043c 9902              LDR       A2, [SP, #8]          ; [DPU_V7M3_PIPE] |614|  ; [ORIG 16-BIT INS]
    2125 0000043e 8088              STRH      A1, [A2, #4]          ; [DPU_V7M3_PIPE] |614|  ; [ORIG 16-BIT INS]
    2126                            .dwpsn  file "../driverlib/sw_crc.c",line 615,column 1,is_stmt,isa 1
    2127 00000440 B006              ADD       SP, SP, #24           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2128                            .dwcfi  cfa_offset, 0
    2129                    $C$DW$40        .dwtag  DW_TAG_TI_branch
    2130                            .dwattr $C$DW$40, DW_AT_low_pc(0x00)
    2131                            .dwattr $C$DW$40, DW_AT_TI_return
    2132                    
    2133 00000442 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2134                            ; BRANCH OCCURS                  ; [] 
    2135                            .dwattr $C$DW$29, DW_AT_TI_end_file("../driverlib/sw_crc.c")
    2136                            .dwattr $C$DW$29, DW_AT_TI_end_line(0x267)
    2137                            .dwattr $C$DW$29, DW_AT_TI_end_column(0x01)
    2138                            .dwendentry
    2139                            .dwendtag $C$DW$29
    2140                    
    2141                    ;******************************************************************************
    2142                    ;* CONSTANT TABLE                                                             *
    2143                    ;******************************************************************************
    2144 00000444                   .sect   ".text"
    2145                            .align  4
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   40

    2146 00000444 00000000! ||$C$CON2||:    .bits   g_pui16Crc16,32
    2147 00000448                   .sect   ".text"
    2148                            .clink
    2149                            .thumbfunc Crc32
    2150 00000448                   .thumb
    2151                            .global Crc32
    2152                    
    2153                    $C$DW$41        .dwtag  DW_TAG_subprogram
    2154                            .dwattr $C$DW$41, DW_AT_name("Crc32")
    2155                            .dwattr $C$DW$41, DW_AT_low_pc(Crc32)
    2156                            .dwattr $C$DW$41, DW_AT_high_pc(0x00)
    2157                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("Crc32")
    2158                            .dwattr $C$DW$41, DW_AT_external
    2159                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$25)
    2160                            .dwattr $C$DW$41, DW_AT_TI_begin_file("../driverlib/sw_crc.c")
    2161                            .dwattr $C$DW$41, DW_AT_TI_begin_line(0x28e)
    2162                            .dwattr $C$DW$41, DW_AT_TI_begin_column(0x01)
    2163                            .dwattr $C$DW$41, DW_AT_decl_file("../driverlib/sw_crc.c")
    2164                            .dwattr $C$DW$41, DW_AT_decl_line(0x28e)
    2165                            .dwattr $C$DW$41, DW_AT_decl_column(0x01)
    2166                            .dwattr $C$DW$41, DW_AT_TI_max_frame_size(0x10)
    2167                            .dwpsn  file "../driverlib/sw_crc.c",line 655,column 1,is_stmt,address Crc32,isa 1
    2168                    
    2169                            .dwfde $C$DW$CIE, Crc32
    2170                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
    2171                            .dwattr $C$DW$42, DW_AT_name("ui32Crc")
    2172                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("ui32Crc")
    2173                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$25)
    2174                            .dwattr $C$DW$42, DW_AT_location[DW_OP_reg0]
    2175                    
    2176                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
    2177                            .dwattr $C$DW$43, DW_AT_name("pui8Data")
    2178                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("pui8Data")
    2179                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$42)
    2180                            .dwattr $C$DW$43, DW_AT_location[DW_OP_reg1]
    2181                    
    2182                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
    2183                            .dwattr $C$DW$44, DW_AT_name("ui32Count")
    2184                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("ui32Count")
    2185                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$25)
    2186                            .dwattr $C$DW$44, DW_AT_location[DW_OP_reg2]
    2187                    
    2188                    ;----------------------------------------------------------------------
    2189                    ; 654 | Crc32(uint32_t ui32Crc, const uint8_t *pui8Data, uint32_t ui32Count)   
    2190                    ;----------------------------------------------------------------------
    2191                    
    2192                    ;*****************************************************************************
    2193                    ;* FUNCTION NAME: Crc32                                                      *
    2194                    ;*                                                                           *
    2195                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2196                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2197                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
    2198                    ;*****************************************************************************
    2199 00000448           Crc32:
    2200                    ;* --------------------------------------------------------------------------*
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   41

    2201                            .dwcfi  cfa_offset, 0
    2202 00000448 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2203                            .dwcfi  cfa_offset, 16
    2204                    $C$DW$45        .dwtag  DW_TAG_variable
    2205                            .dwattr $C$DW$45, DW_AT_name("ui32Crc")
    2206                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("ui32Crc")
    2207                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$25)
    2208                            .dwattr $C$DW$45, DW_AT_location[DW_OP_breg13 0]
    2209                    
    2210                    $C$DW$46        .dwtag  DW_TAG_variable
    2211                            .dwattr $C$DW$46, DW_AT_name("pui8Data")
    2212                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("pui8Data")
    2213                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$42)
    2214                            .dwattr $C$DW$46, DW_AT_location[DW_OP_breg13 4]
    2215                    
    2216                    $C$DW$47        .dwtag  DW_TAG_variable
    2217                            .dwattr $C$DW$47, DW_AT_name("ui32Count")
    2218                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("ui32Count")
    2219                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$25)
    2220                            .dwattr $C$DW$47, DW_AT_location[DW_OP_breg13 8]
    2221                    
    2222                    $C$DW$48        .dwtag  DW_TAG_variable
    2223                            .dwattr $C$DW$48, DW_AT_name("ui32Temp")
    2224                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("ui32Temp")
    2225                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$25)
    2226                            .dwattr $C$DW$48, DW_AT_location[DW_OP_breg13 12]
    2227                    
    2228                    ;----------------------------------------------------------------------
    2229                    ; 656 | uint32_t ui32Temp;                                                     
    2230                    ; 658 | //                                                                     
    2231                    ; 659 | // If the data buffer is not 16 bit-aligned, then perform a single step
    2232                    ; 660 | // of the CRC to make it 16 bit-aligned.                               
    2233                    ; 661 | //                                                                     
    2234                    ;----------------------------------------------------------------------
    2235 0000044c 9202              STR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |655|  ; [ORIG 16-BIT INS]
    2236 0000044e 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |655|  ; [ORIG 16-BIT INS]
    2237 00000450 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |655|  ; [ORIG 16-BIT INS]
    2238                            .dwpsn  file "../driverlib/sw_crc.c",line 662,column 5,is_stmt,isa 1
    2239                    ;----------------------------------------------------------------------
    2240                    ; 662 | if((uint32_t)pui8Data & 1)                                             
    2241                    ; 664 |     //                                                                 
    2242                    ; 665 |     // Perform the CRC on this input byte.                             
    2243                    ; 666 |     //                                                                 
    2244                    ;----------------------------------------------------------------------
    2245 00000452 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    2246 00000454 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    2247 00000456 D313              BCC       ||$C$L15||            ; [DPU_V7M3_PIPE] |662|  ; [ORIG 16-BIT INS]
    2248                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |662| 
    2249                    ;* --------------------------------------------------------------------------*
    2250                            .dwpsn  file "../driverlib/sw_crc.c",line 667,column 9,is_stmt,isa 1
    2251                    ;----------------------------------------------------------------------
    2252                    ; 667 | ui32Crc = CRC32_ITER(ui32Crc, *pui8Data);                              
    2253                    ; 669 | //                                                                     
    2254                    ; 670 | // Skip this input byte.                                               
    2255                    ; 671 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   42

    2256                    ;----------------------------------------------------------------------
    2257 00000458 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2258 0000045a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2259 0000045c 4A5D              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2260 0000045e 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2261 00000460 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |667|  ; [KEEP 32-BIT INS]
    2262 00000464 4041              EORS      A2, A2, A1            ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2263 00000466 B2C8              UXTB      A1, A2                ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2264 00000468 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2265 0000046a 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |667|  ; [KEEP 32-BIT INS]
    2266 0000046e 2011EA80          EOR       A1, A1, A2, LSR #8    ; [DPU_V7M3_PIPE] |667|  ; [KEEP 32-BIT INS]
    2267 00000472 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |667|  ; [ORIG 16-BIT INS]
    2268                            .dwpsn  file "../driverlib/sw_crc.c",line 672,column 9,is_stmt,isa 1
    2269                    ;----------------------------------------------------------------------
    2270                    ; 672 | pui8Data++;                                                            
    2271                    ;----------------------------------------------------------------------
    2272 00000474 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |672|  ; [ORIG 16-BIT INS]
    2273 00000476 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |672|  ; [ORIG 16-BIT INS]
    2274 00000478 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |672|  ; [ORIG 16-BIT INS]
    2275                            .dwpsn  file "../driverlib/sw_crc.c",line 673,column 9,is_stmt,isa 1
    2276                    ;----------------------------------------------------------------------
    2277                    ; 673 | ui32Count--;                                                           
    2278                    ; 676 | //                                                                     
    2279                    ; 677 | // If the data buffer is not word-aligned and there are at least two by
    2280                    ;     | tes                                                                    
    2281                    ; 678 | // of data left, then perform two steps of the CRC to make it word-alig
    2282                    ;     | ned.                                                                   
    2283                    ; 679 | //                                                                     
    2284                    ;----------------------------------------------------------------------
    2285 0000047a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    2286 0000047c 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    2287 0000047e 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |673|  ; [ORIG 16-BIT INS]
    2288                    ;* --------------------------------------------------------------------------*
    2289 00000480           ||$C$L15||:    
    2290                            .dwpsn  file "../driverlib/sw_crc.c",line 680,column 5,is_stmt,isa 1
    2291                    ;----------------------------------------------------------------------
    2292                    ; 680 | if(((uint32_t)pui8Data & 2) && (ui32Count > 1))                        
    2293                    ; 682 |     //                                                                 
    2294                    ; 683 |     // Read the next int16_t.                                          
    2295                    ; 684 |     //                                                                 
    2296                    ;----------------------------------------------------------------------
    2297 00000480 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2298 00000482 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2299 00000484 D326              BCC       ||$C$L16||            ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2300                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |680| 
    2301                    ;* --------------------------------------------------------------------------*
    2302 00000486 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2303 00000488 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2304 0000048a D923              BLS       ||$C$L16||            ; [DPU_V7M3_PIPE] |680|  ; [ORIG 16-BIT INS]
    2305                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |680| 
    2306                    ;* --------------------------------------------------------------------------*
    2307                            .dwpsn  file "../driverlib/sw_crc.c",line 685,column 9,is_stmt,isa 1
    2308                    ;----------------------------------------------------------------------
    2309                    ; 685 | ui32Temp = *(uint16_t *)pui8Data;                                      
    2310                    ; 687 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   43

    2311                    ; 688 | // Perform the CRC on these two bytes.                                 
    2312                    ; 689 | //                                                                     
    2313                    ;----------------------------------------------------------------------
    2314 0000048c 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    2315 0000048e 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    2316 00000490 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    2317                            .dwpsn  file "../driverlib/sw_crc.c",line 690,column 9,is_stmt,isa 1
    2318                    ;----------------------------------------------------------------------
    2319                    ; 690 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp);                               
    2320                    ;----------------------------------------------------------------------
    2321 00000492 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2322 00000494 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2323 00000496 4A4F              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2324 00000498 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |690|  ; [KEEP 32-BIT INS]
    2325 0000049c 4041              EORS      A2, A2, A1            ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2326 0000049e B2C8              UXTB      A1, A2                ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2327 000004a0 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2328 000004a2 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |690|  ; [KEEP 32-BIT INS]
    2329 000004a6 2011EA80          EOR       A1, A1, A2, LSR #8    ; [DPU_V7M3_PIPE] |690|  ; [KEEP 32-BIT INS]
    2330 000004aa 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |690|  ; [ORIG 16-BIT INS]
    2331                            .dwpsn  file "../driverlib/sw_crc.c",line 691,column 9,is_stmt,isa 1
    2332                    ;----------------------------------------------------------------------
    2333                    ; 691 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp >> 8);                          
    2334                    ; 693 | //                                                                     
    2335                    ; 694 | // Skip these input bytes.                                             
    2336                    ; 695 | //                                                                     
    2337                    ;----------------------------------------------------------------------
    2338 000004ac 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2339 000004ae 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2340 000004b0 4948              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2341 000004b2 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |691|  ; [KEEP 32-BIT INS]
    2342 000004b6 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |691|  ; [KEEP 32-BIT INS]
    2343 000004ba B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2344 000004bc 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2345 000004be 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |691|  ; [KEEP 32-BIT INS]
    2346 000004c2 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |691|  ; [KEEP 32-BIT INS]
    2347 000004c6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |691|  ; [ORIG 16-BIT INS]
    2348                            .dwpsn  file "../driverlib/sw_crc.c",line 696,column 9,is_stmt,isa 1
    2349                    ;----------------------------------------------------------------------
    2350                    ; 696 | pui8Data += 2;                                                         
    2351                    ;----------------------------------------------------------------------
    2352 000004c8 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    2353 000004ca 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    2354 000004cc 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |696|  ; [ORIG 16-BIT INS]
    2355                            .dwpsn  file "../driverlib/sw_crc.c",line 697,column 9,is_stmt,isa 1
    2356                    ;----------------------------------------------------------------------
    2357                    ; 697 | ui32Count -= 2;                                                        
    2358                    ; 700 | //                                                                     
    2359                    ; 701 | // While there is at least a word remaining in the data buffer, perform
    2360                    ; 702 | // four steps of the CRC to consume a word.                            
    2361                    ; 703 | //                                                                     
    2362                    ;----------------------------------------------------------------------
    2363 000004ce 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    2364 000004d0 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
    2365 000004d2 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |697|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   44

    2366                    ;* --------------------------------------------------------------------------*
    2367 000004d4           ||$C$L16||:    
    2368                            .dwpsn  file "../driverlib/sw_crc.c",line 704,column 11,is_stmt,isa 1
    2369                    ;----------------------------------------------------------------------
    2370                    ; 704 | while(ui32Count > 3)                                                   
    2371                    ; 706 |     //                                                                 
    2372                    ; 707 |     // Read the next word.                                             
    2373                    ; 708 |     //                                                                 
    2374                    ;----------------------------------------------------------------------
    2375 000004d4 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2376 000004d6 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2377 000004d8 D942              BLS       ||$C$L18||            ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2378                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |704| 
    2379                    ;* --------------------------------------------------------------------------*
    2380                    ;*   BEGIN LOOP ||$C$L17||
    2381                    ;*
    2382                    ;*   Loop source line                : 704
    2383                    ;*   Loop closing brace source line  : 724
    2384                    ;*   Known Minimum Trip Count        : 1
    2385                    ;*   Known Maximum Trip Count        : 4294967295
    2386                    ;*   Known Max Trip Count Factor     : 1
    2387                    ;* --------------------------------------------------------------------------*
    2388 000004da           ||$C$L17||:    
    2389                            .dwpsn  file "../driverlib/sw_crc.c",line 709,column 9,is_stmt,isa 1
    2390                    ;----------------------------------------------------------------------
    2391                    ; 709 | ui32Temp = *(uint32_t *)pui8Data;                                      
    2392                    ; 711 | //                                                                     
    2393                    ; 712 | // Perform the CRC on these four bytes.                                
    2394                    ; 713 | //                                                                     
    2395                    ;----------------------------------------------------------------------
    2396 000004da 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |709|  ; [ORIG 16-BIT INS]
    2397 000004dc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |709|  ; [ORIG 16-BIT INS]
    2398 000004de 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |709|  ; [ORIG 16-BIT INS]
    2399                            .dwpsn  file "../driverlib/sw_crc.c",line 714,column 9,is_stmt,isa 1
    2400                    ;----------------------------------------------------------------------
    2401                    ; 714 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp);                               
    2402                    ;----------------------------------------------------------------------
    2403 000004e0 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2404 000004e2 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2405 000004e4 4A3B              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2406 000004e6 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |714|  ; [KEEP 32-BIT INS]
    2407 000004ea 4041              EORS      A2, A2, A1            ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2408 000004ec B2C8              UXTB      A1, A2                ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2409 000004ee 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2410 000004f0 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |714|  ; [KEEP 32-BIT INS]
    2411 000004f4 2011EA80          EOR       A1, A1, A2, LSR #8    ; [DPU_V7M3_PIPE] |714|  ; [KEEP 32-BIT INS]
    2412 000004f8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    2413                            .dwpsn  file "../driverlib/sw_crc.c",line 715,column 9,is_stmt,isa 1
    2414                    ;----------------------------------------------------------------------
    2415                    ; 715 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp >> 8);                          
    2416                    ;----------------------------------------------------------------------
    2417 000004fa 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2418 000004fc 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2419 000004fe 4935              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2420 00000500 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |715|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   45

    2421 00000504 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |715|  ; [KEEP 32-BIT INS]
    2422 00000508 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2423 0000050a 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2424 0000050c 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |715|  ; [KEEP 32-BIT INS]
    2425 00000510 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |715|  ; [KEEP 32-BIT INS]
    2426 00000514 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    2427                            .dwpsn  file "../driverlib/sw_crc.c",line 716,column 9,is_stmt,isa 1
    2428                    ;----------------------------------------------------------------------
    2429                    ; 716 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp >> 16);                         
    2430                    ;----------------------------------------------------------------------
    2431 00000516 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2432 00000518 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2433 0000051a 492E              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2434 0000051c 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |716|  ; [KEEP 32-BIT INS]
    2435 00000520 4012EA80          EOR       A1, A1, A3, LSR #16   ; [DPU_V7M3_PIPE] |716|  ; [KEEP 32-BIT INS]
    2436 00000524 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2437 00000526 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2438 00000528 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |716|  ; [KEEP 32-BIT INS]
    2439 0000052c 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |716|  ; [KEEP 32-BIT INS]
    2440 00000530 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |716|  ; [ORIG 16-BIT INS]
    2441                            .dwpsn  file "../driverlib/sw_crc.c",line 717,column 9,is_stmt,isa 1
    2442                    ;----------------------------------------------------------------------
    2443                    ; 717 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp >> 24);                         
    2444                    ; 719 | //                                                                     
    2445                    ; 720 | // Skip these input bytes.                                             
    2446                    ; 721 | //                                                                     
    2447                    ;----------------------------------------------------------------------
    2448 00000532 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2449 00000534 4927              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2450 00000536 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2451 00000538 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |717|  ; [KEEP 32-BIT INS]
    2452 0000053c 6012EA80          EOR       A1, A1, A3, LSR #24   ; [DPU_V7M3_PIPE] |717|  ; [KEEP 32-BIT INS]
    2453 00000540 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2454 00000542 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2455 00000544 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |717|  ; [KEEP 32-BIT INS]
    2456 00000548 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |717|  ; [KEEP 32-BIT INS]
    2457 0000054c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |717|  ; [ORIG 16-BIT INS]
    2458                            .dwpsn  file "../driverlib/sw_crc.c",line 722,column 9,is_stmt,isa 1
    2459                    ;----------------------------------------------------------------------
    2460                    ; 722 | pui8Data += 4;                                                         
    2461                    ;----------------------------------------------------------------------
    2462 0000054e 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    2463 00000550 1D00              ADDS      A1, A1, #4            ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    2464 00000552 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    2465                            .dwpsn  file "../driverlib/sw_crc.c",line 723,column 9,is_stmt,isa 1
    2466                    ;----------------------------------------------------------------------
    2467                    ; 723 | ui32Count -= 4;                                                        
    2468                    ; 726 | //                                                                     
    2469                    ; 727 | // If there are 16 bits left in the input buffer, then perform two step
    2470                    ;     | s of                                                                   
    2471                    ; 728 | // the CRC.                                                            
    2472                    ; 729 | //                                                                     
    2473                    ;----------------------------------------------------------------------
    2474 00000554 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |723|  ; [ORIG 16-BIT INS]
    2475 00000556 1F00              SUBS      A1, A1, #4            ; [DPU_V7M3_PIPE] |723|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   46

    2476 00000558 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |723|  ; [ORIG 16-BIT INS]
    2477                            .dwpsn  file "../driverlib/sw_crc.c",line 704,column 11,is_stmt,isa 1
    2478 0000055a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2479 0000055c 2803              CMP       A1, #3                ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2480 0000055e D8BC              BHI       ||$C$L17||            ; [DPU_V7M3_PIPE] |704|  ; [ORIG 16-BIT INS]
    2481                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |704| 
    2482                    ;* --------------------------------------------------------------------------*
    2483 00000560           ||$C$L18||:    
    2484                            .dwpsn  file "../driverlib/sw_crc.c",line 730,column 5,is_stmt,isa 1
    2485                    ;----------------------------------------------------------------------
    2486                    ; 730 | if(ui32Count > 1)                                                      
    2487                    ; 732 |     //                                                                 
    2488                    ; 733 |     // Read the two bytes.                                             
    2489                    ; 734 |     //                                                                 
    2490                    ;----------------------------------------------------------------------
    2491 00000560 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |730|  ; [ORIG 16-BIT INS]
    2492 00000562 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |730|  ; [ORIG 16-BIT INS]
    2493 00000564 D923              BLS       ||$C$L19||            ; [DPU_V7M3_PIPE] |730|  ; [ORIG 16-BIT INS]
    2494                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |730| 
    2495                    ;* --------------------------------------------------------------------------*
    2496                            .dwpsn  file "../driverlib/sw_crc.c",line 735,column 9,is_stmt,isa 1
    2497                    ;----------------------------------------------------------------------
    2498                    ; 735 | ui32Temp = *(uint16_t *)pui8Data;                                      
    2499                    ; 737 | //                                                                     
    2500                    ; 738 | // Perform the CRC on these two bytes.                                 
    2501                    ; 739 | //                                                                     
    2502                    ;----------------------------------------------------------------------
    2503 00000566 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |735|  ; [ORIG 16-BIT INS]
    2504 00000568 8800              LDRH      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |735|  ; [ORIG 16-BIT INS]
    2505 0000056a 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |735|  ; [ORIG 16-BIT INS]
    2506                            .dwpsn  file "../driverlib/sw_crc.c",line 740,column 9,is_stmt,isa 1
    2507                    ;----------------------------------------------------------------------
    2508                    ; 740 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp);                               
    2509                    ;----------------------------------------------------------------------
    2510 0000056c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2511 0000056e 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2512 00000570 4A18              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2513 00000572 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |740|  ; [KEEP 32-BIT INS]
    2514 00000576 4041              EORS      A2, A2, A1            ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2515 00000578 B2C8              UXTB      A1, A2                ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2516 0000057a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2517 0000057c 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |740|  ; [KEEP 32-BIT INS]
    2518 00000580 2011EA80          EOR       A1, A1, A2, LSR #8    ; [DPU_V7M3_PIPE] |740|  ; [KEEP 32-BIT INS]
    2519 00000584 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |740|  ; [ORIG 16-BIT INS]
    2520                            .dwpsn  file "../driverlib/sw_crc.c",line 741,column 9,is_stmt,isa 1
    2521                    ;----------------------------------------------------------------------
    2522                    ; 741 | ui32Crc = CRC32_ITER(ui32Crc, ui32Temp >> 8);                          
    2523                    ; 743 | //                                                                     
    2524                    ; 744 | // Skip these input bytes.                                             
    2525                    ; 745 | //                                                                     
    2526                    ;----------------------------------------------------------------------
    2527 00000586 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2528 00000588 9A03              LDR       A3, [SP, #12]         ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2529 0000058a 4912              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2530 0000058c 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |741|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   47

    2531 00000590 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |741|  ; [KEEP 32-BIT INS]
    2532 00000594 B2C0              UXTB      A1, A1                ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2533 00000596 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2534 00000598 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |741|  ; [KEEP 32-BIT INS]
    2535 0000059c 2012EA80          EOR       A1, A1, A3, LSR #8    ; [DPU_V7M3_PIPE] |741|  ; [KEEP 32-BIT INS]
    2536 000005a0 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |741|  ; [ORIG 16-BIT INS]
    2537                            .dwpsn  file "../driverlib/sw_crc.c",line 746,column 9,is_stmt,isa 1
    2538                    ;----------------------------------------------------------------------
    2539                    ; 746 | pui8Data += 2;                                                         
    2540                    ;----------------------------------------------------------------------
    2541 000005a2 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |746|  ; [ORIG 16-BIT INS]
    2542 000005a4 1C80              ADDS      A1, A1, #2            ; [DPU_V7M3_PIPE] |746|  ; [ORIG 16-BIT INS]
    2543 000005a6 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |746|  ; [ORIG 16-BIT INS]
    2544                            .dwpsn  file "../driverlib/sw_crc.c",line 747,column 9,is_stmt,isa 1
    2545                    ;----------------------------------------------------------------------
    2546                    ; 747 | ui32Count -= 2;                                                        
    2547                    ; 750 | //                                                                     
    2548                    ; 751 | // If there is a final byte remaining in the input buffer, then perform
    2549                    ;     |  a                                                                     
    2550                    ; 752 | // single step of the CRC.                                             
    2551                    ; 753 | //                                                                     
    2552                    ;----------------------------------------------------------------------
    2553 000005a8 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |747|  ; [ORIG 16-BIT INS]
    2554 000005aa 1E80              SUBS      A1, A1, #2            ; [DPU_V7M3_PIPE] |747|  ; [ORIG 16-BIT INS]
    2555 000005ac 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |747|  ; [ORIG 16-BIT INS]
    2556                    ;* --------------------------------------------------------------------------*
    2557 000005ae           ||$C$L19||:    
    2558                            .dwpsn  file "../driverlib/sw_crc.c",line 754,column 5,is_stmt,isa 1
    2559                    ;----------------------------------------------------------------------
    2560                    ; 754 | if(ui32Count != 0)                                                     
    2561                    ;----------------------------------------------------------------------
    2562 000005ae 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |754|  ; [ORIG 16-BIT INS]
    2563 000005b0 B168              CBZ       A1, ||$C$L20||        ; []  ; [ORIG 16-BIT INS]
    2564                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |754| 
    2565                    ;* --------------------------------------------------------------------------*
    2566                            .dwpsn  file "../driverlib/sw_crc.c",line 756,column 9,is_stmt,isa 1
    2567                    ;----------------------------------------------------------------------
    2568                    ; 756 | ui32Crc = CRC32_ITER(ui32Crc, *pui8Data);                              
    2569                    ; 759 | //                                                                     
    2570                    ; 760 | // Return the resulting CRC-32 value.                                  
    2571                    ; 761 | //                                                                     
    2572                    ;----------------------------------------------------------------------
    2573 000005b2 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2574 000005b4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2575 000005b6 4A07              LDR       A3, $C$CON3           ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2576 000005b8 7809              LDRB      A2, [A2, #0]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2577 000005ba 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |756|  ; [KEEP 32-BIT INS]
    2578 000005be 4041              EORS      A2, A2, A1            ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2579 000005c0 B2C8              UXTB      A1, A2                ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2580 000005c2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2581 000005c4 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |756|  ; [KEEP 32-BIT INS]
    2582 000005c8 2011EA80          EOR       A1, A1, A2, LSR #8    ; [DPU_V7M3_PIPE] |756|  ; [KEEP 32-BIT INS]
    2583 000005cc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |756|  ; [ORIG 16-BIT INS]
    2584                    ;* --------------------------------------------------------------------------*
    2585 000005ce           ||$C$L20||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   48

    2586                            .dwpsn  file "../driverlib/sw_crc.c",line 762,column 5,is_stmt,isa 1
    2587                    ;----------------------------------------------------------------------
    2588                    ; 762 | return(ui32Crc);                                                       
    2589                    ;----------------------------------------------------------------------
    2590 000005ce 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |762|  ; [ORIG 16-BIT INS]
    2591                            .dwpsn  file "../driverlib/sw_crc.c",line 763,column 1,is_stmt,isa 1
    2592 000005d0 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2593                            .dwcfi  cfa_offset, 0
    2594                    $C$DW$49        .dwtag  DW_TAG_TI_branch
    2595                            .dwattr $C$DW$49, DW_AT_low_pc(0x00)
    2596                            .dwattr $C$DW$49, DW_AT_TI_return
    2597                    
    2598 000005d2 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2599                            ; BRANCH OCCURS                  ; [] 
    2600                            .dwattr $C$DW$41, DW_AT_TI_end_file("../driverlib/sw_crc.c")
    2601                            .dwattr $C$DW$41, DW_AT_TI_end_line(0x2fb)
    2602                            .dwattr $C$DW$41, DW_AT_TI_end_column(0x01)
    2603                            .dwendentry
    2604                            .dwendtag $C$DW$41
    2605                    
    2606                    ;******************************************************************************
    2607                    ;* CONSTANT TABLE                                                             *
    2608                    ;******************************************************************************
    2609 000005d4                   .sect   ".text"
    2610                            .align  4
    2611 000005d4 00000000! ||$C$CON3||:    .bits   g_pui32Crc32,32
    2612                    
    2613                    ;******************************************************************************
    2614                    ;* BUILD ATTRIBUTES                                                           *
    2615                    ;******************************************************************************
    2616                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    2617                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    2618                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    2619                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    2620                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    2621                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    2622                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    2623                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    2624                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    2625                            .battr "aeabi", Tag_File, 1, Tag_ABI_VFP_args(3)
    2626                            .battr "TI", Tag_File, 1, Tag_FP_interface(1)
    2627                    
    2628                    ;******************************************************************************
    2629                    ;* TYPE INFORMATION                                                           *
    2630                    ;******************************************************************************
    2631                    
    2632                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    2633                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
    2634                    $C$DW$50        .dwtag  DW_TAG_member
    2635                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$14)
    2636                            .dwattr $C$DW$50, DW_AT_name("__max_align1")
    2637                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("__max_align1")
    2638                            .dwattr $C$DW$50, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2639                            .dwattr $C$DW$50, DW_AT_accessibility(DW_ACCESS_public)
    2640                            .dwattr $C$DW$50, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   49

    2641                            .dwattr $C$DW$50, DW_AT_decl_line(0x70)
    2642                            .dwattr $C$DW$50, DW_AT_decl_column(0x0c)
    2643                    
    2644                    $C$DW$51        .dwtag  DW_TAG_member
    2645                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$18)
    2646                            .dwattr $C$DW$51, DW_AT_name("__max_align2")
    2647                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("__max_align2")
    2648                            .dwattr $C$DW$51, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2649                            .dwattr $C$DW$51, DW_AT_accessibility(DW_ACCESS_public)
    2650                            .dwattr $C$DW$51, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
    2651                            .dwattr $C$DW$51, DW_AT_decl_line(0x71)
    2652                            .dwattr $C$DW$51, DW_AT_decl_column(0x0e)
    2653                    
    2654                            .dwattr $C$DW$T$21, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2655                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x6f)
    2656                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    2657                            .dwendtag $C$DW$T$21
    2658                    
    2659                    $C$DW$T$23      .dwtag  DW_TAG_typedef
    2660                            .dwattr $C$DW$T$23, DW_AT_name("__max_align_t")
    2661                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$21)
    2662                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    2663                            .dwattr $C$DW$T$23, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2664                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x72)
    2665                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x03)
    2666                    
    2667                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    2668                            .dwattr $C$DW$T$2, DW_AT_name("void")
    2669                    
    2670                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    2671                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    2672                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    2673                    
    2674                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    2675                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    2676                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    2677                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    2678                    
    2679                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    2680                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    2681                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    2682                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    2683                    
    2684                    $C$DW$T$32      .dwtag  DW_TAG_typedef
    2685                            .dwattr $C$DW$T$32, DW_AT_name("__int8_t")
    2686                            .dwattr $C$DW$T$32, DW_AT_type(*$C$DW$T$5)
    2687                            .dwattr $C$DW$T$32, DW_AT_language(DW_LANG_C)
    2688                            .dwattr $C$DW$T$32, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2689                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x39)
    2690                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x16)
    2691                    
    2692                    $C$DW$T$33      .dwtag  DW_TAG_typedef
    2693                            .dwattr $C$DW$T$33, DW_AT_name("__int_least8_t")
    2694                            .dwattr $C$DW$T$33, DW_AT_type(*$C$DW$T$32)
    2695                            .dwattr $C$DW$T$33, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   50

    2696                            .dwattr $C$DW$T$33, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2697                            .dwattr $C$DW$T$33, DW_AT_decl_line(0x58)
    2698                            .dwattr $C$DW$T$33, DW_AT_decl_column(0x12)
    2699                    
    2700                    $C$DW$T$34      .dwtag  DW_TAG_typedef
    2701                            .dwattr $C$DW$T$34, DW_AT_name("int_least8_t")
    2702                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
    2703                            .dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
    2704                            .dwattr $C$DW$T$34, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2705                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x28)
    2706                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x19)
    2707                    
    2708                    $C$DW$T$35      .dwtag  DW_TAG_typedef
    2709                            .dwattr $C$DW$T$35, DW_AT_name("int8_t")
    2710                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$32)
    2711                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    2712                            .dwattr $C$DW$T$35, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2713                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x24)
    2714                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x13)
    2715                    
    2716                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    2717                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    2718                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    2719                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    2720                    
    2721                    $C$DW$T$36      .dwtag  DW_TAG_typedef
    2722                            .dwattr $C$DW$T$36, DW_AT_name("__uint8_t")
    2723                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$6)
    2724                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
    2725                            .dwattr $C$DW$T$36, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2726                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x3a)
    2727                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x18)
    2728                    
    2729                    $C$DW$T$37      .dwtag  DW_TAG_typedef
    2730                            .dwattr $C$DW$T$37, DW_AT_name("__sa_family_t")
    2731                            .dwattr $C$DW$T$37, DW_AT_type(*$C$DW$T$36)
    2732                            .dwattr $C$DW$T$37, DW_AT_language(DW_LANG_C)
    2733                            .dwattr $C$DW$T$37, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2734                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x43)
    2735                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x13)
    2736                    
    2737                    $C$DW$T$38      .dwtag  DW_TAG_typedef
    2738                            .dwattr $C$DW$T$38, DW_AT_name("__uint_least8_t")
    2739                            .dwattr $C$DW$T$38, DW_AT_type(*$C$DW$T$36)
    2740                            .dwattr $C$DW$T$38, DW_AT_language(DW_LANG_C)
    2741                            .dwattr $C$DW$T$38, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2742                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x6d)
    2743                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x13)
    2744                    
    2745                    $C$DW$T$39      .dwtag  DW_TAG_typedef
    2746                            .dwattr $C$DW$T$39, DW_AT_name("uint_least8_t")
    2747                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    2748                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    2749                            .dwattr $C$DW$T$39, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2750                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x2d)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   51

    2751                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x1a)
    2752                    
    2753                    $C$DW$T$40      .dwtag  DW_TAG_typedef
    2754                            .dwattr $C$DW$T$40, DW_AT_name("uint8_t")
    2755                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$36)
    2756                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    2757                            .dwattr $C$DW$T$40, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2758                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x38)
    2759                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x14)
    2760                    
    2761                    $C$DW$T$41      .dwtag  DW_TAG_const_type
    2762                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$40)
    2763                    
    2764                    $C$DW$T$42      .dwtag  DW_TAG_pointer_type
    2765                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$41)
    2766                            .dwattr $C$DW$T$42, DW_AT_address_class(0x20)
    2767                    
    2768                    
    2769                    $C$DW$T$44      .dwtag  DW_TAG_array_type
    2770                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$41)
    2771                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    2772                            .dwattr $C$DW$T$44, DW_AT_byte_size(0x100)
    2773                    $C$DW$52        .dwtag  DW_TAG_subrange_type
    2774                            .dwattr $C$DW$52, DW_AT_upper_bound(0xff)
    2775                    
    2776                            .dwendtag $C$DW$T$44
    2777                    
    2778                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    2779                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    2780                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    2781                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    2782                    
    2783                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    2784                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    2785                            .dwattr $C$DW$T$8, DW_AT_name("short")
    2786                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    2787                    
    2788                    $C$DW$T$45      .dwtag  DW_TAG_typedef
    2789                            .dwattr $C$DW$T$45, DW_AT_name("__int16_t")
    2790                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$8)
    2791                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    2792                            .dwattr $C$DW$T$45, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2793                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x3b)
    2794                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x11)
    2795                    
    2796                    $C$DW$T$46      .dwtag  DW_TAG_typedef
    2797                            .dwattr $C$DW$T$46, DW_AT_name("__int_least16_t")
    2798                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    2799                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
    2800                            .dwattr $C$DW$T$46, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2801                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x59)
    2802                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x13)
    2803                    
    2804                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    2805                            .dwattr $C$DW$T$47, DW_AT_name("int_least16_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   52

    2806                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
    2807                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    2808                            .dwattr $C$DW$T$47, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2809                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x29)
    2810                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x1a)
    2811                    
    2812                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    2813                            .dwattr $C$DW$T$48, DW_AT_name("int16_t")
    2814                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$45)
    2815                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    2816                            .dwattr $C$DW$T$48, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2817                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x29)
    2818                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x14)
    2819                    
    2820                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    2821                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    2822                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    2823                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    2824                    
    2825                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    2826                            .dwattr $C$DW$T$49, DW_AT_name("___wchar_t")
    2827                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$9)
    2828                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    2829                            .dwattr $C$DW$T$49, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2830                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x76)
    2831                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x1a)
    2832                    
    2833                    $C$DW$T$28      .dwtag  DW_TAG_typedef
    2834                            .dwattr $C$DW$T$28, DW_AT_name("__uint16_t")
    2835                            .dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$9)
    2836                            .dwattr $C$DW$T$28, DW_AT_language(DW_LANG_C)
    2837                            .dwattr $C$DW$T$28, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2838                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x3c)
    2839                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x19)
    2840                    
    2841                    $C$DW$T$50      .dwtag  DW_TAG_typedef
    2842                            .dwattr $C$DW$T$50, DW_AT_name("__mode_t")
    2843                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$28)
    2844                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    2845                            .dwattr $C$DW$T$50, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2846                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x39)
    2847                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x14)
    2848                    
    2849                    $C$DW$T$51      .dwtag  DW_TAG_typedef
    2850                            .dwattr $C$DW$T$51, DW_AT_name("__uint_least16_t")
    2851                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$28)
    2852                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    2853                            .dwattr $C$DW$T$51, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2854                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x6e)
    2855                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x14)
    2856                    
    2857                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    2858                            .dwattr $C$DW$T$52, DW_AT_name("__char16_t")
    2859                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    2860                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   53

    2861                            .dwattr $C$DW$T$52, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2862                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x66)
    2863                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x1a)
    2864                    
    2865                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    2866                            .dwattr $C$DW$T$53, DW_AT_name("uint_least16_t")
    2867                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$51)
    2868                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    2869                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2870                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x2e)
    2871                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x1a)
    2872                    
    2873                    $C$DW$T$29      .dwtag  DW_TAG_typedef
    2874                            .dwattr $C$DW$T$29, DW_AT_name("uint16_t")
    2875                            .dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$28)
    2876                            .dwattr $C$DW$T$29, DW_AT_language(DW_LANG_C)
    2877                            .dwattr $C$DW$T$29, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2878                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x3d)
    2879                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x15)
    2880                    
    2881                    $C$DW$T$30      .dwtag  DW_TAG_pointer_type
    2882                            .dwattr $C$DW$T$30, DW_AT_type(*$C$DW$T$29)
    2883                            .dwattr $C$DW$T$30, DW_AT_address_class(0x20)
    2884                    
    2885                    $C$DW$T$57      .dwtag  DW_TAG_const_type
    2886                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$29)
    2887                    
    2888                    
    2889                    $C$DW$T$58      .dwtag  DW_TAG_array_type
    2890                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$57)
    2891                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
    2892                            .dwattr $C$DW$T$58, DW_AT_byte_size(0x200)
    2893                    $C$DW$53        .dwtag  DW_TAG_subrange_type
    2894                            .dwattr $C$DW$53, DW_AT_upper_bound(0xff)
    2895                    
    2896                            .dwendtag $C$DW$T$58
    2897                    
    2898                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    2899                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    2900                            .dwattr $C$DW$T$10, DW_AT_name("int")
    2901                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    2902                    
    2903                    $C$DW$T$60      .dwtag  DW_TAG_typedef
    2904                            .dwattr $C$DW$T$60, DW_AT_name("_Mbstatet")
    2905                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$10)
    2906                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
    2907                            .dwattr $C$DW$T$60, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2908                            .dwattr $C$DW$T$60, DW_AT_decl_line(0x84)
    2909                            .dwattr $C$DW$T$60, DW_AT_decl_column(0x0d)
    2910                    
    2911                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    2912                            .dwattr $C$DW$T$61, DW_AT_name("__mbstate_t")
    2913                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$60)
    2914                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    2915                            .dwattr $C$DW$T$61, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   54

    2916                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x87)
    2917                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x13)
    2918                    
    2919                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    2920                            .dwattr $C$DW$T$62, DW_AT_name("__accmode_t")
    2921                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$10)
    2922                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    2923                            .dwattr $C$DW$T$62, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2924                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x3a)
    2925                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x0e)
    2926                    
    2927                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    2928                            .dwattr $C$DW$T$63, DW_AT_name("__cpulevel_t")
    2929                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$10)
    2930                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    2931                            .dwattr $C$DW$T$63, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2932                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x4b)
    2933                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x0e)
    2934                    
    2935                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    2936                            .dwattr $C$DW$T$64, DW_AT_name("__cpusetid_t")
    2937                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$10)
    2938                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    2939                            .dwattr $C$DW$T$64, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2940                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x4c)
    2941                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x0e)
    2942                    
    2943                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    2944                            .dwattr $C$DW$T$65, DW_AT_name("__cpuwhich_t")
    2945                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$10)
    2946                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    2947                            .dwattr $C$DW$T$65, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2948                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x4a)
    2949                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x0e)
    2950                    
    2951                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    2952                            .dwattr $C$DW$T$66, DW_AT_name("__ct_rune_t")
    2953                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$10)
    2954                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    2955                            .dwattr $C$DW$T$66, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2956                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x60)
    2957                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x0e)
    2958                    
    2959                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    2960                            .dwattr $C$DW$T$67, DW_AT_name("__rune_t")
    2961                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$66)
    2962                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    2963                            .dwattr $C$DW$T$67, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2964                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x61)
    2965                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x15)
    2966                    
    2967                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    2968                            .dwattr $C$DW$T$68, DW_AT_name("__wint_t")
    2969                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$66)
    2970                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   55

    2971                            .dwattr $C$DW$T$68, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2972                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x62)
    2973                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x15)
    2974                    
    2975                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    2976                            .dwattr $C$DW$T$69, DW_AT_name("__int32_t")
    2977                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$10)
    2978                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    2979                            .dwattr $C$DW$T$69, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2980                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x3d)
    2981                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x0f)
    2982                    
    2983                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    2984                            .dwattr $C$DW$T$70, DW_AT_name("__blksize_t")
    2985                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$69)
    2986                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    2987                            .dwattr $C$DW$T$70, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2988                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x2e)
    2989                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x13)
    2990                    
    2991                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    2992                            .dwattr $C$DW$T$71, DW_AT_name("__clockid_t")
    2993                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$69)
    2994                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    2995                            .dwattr $C$DW$T$71, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2996                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x30)
    2997                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x13)
    2998                    
    2999                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    3000                            .dwattr $C$DW$T$72, DW_AT_name("__critical_t")
    3001                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$69)
    3002                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    3003                            .dwattr $C$DW$T$72, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3004                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x4e)
    3005                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x13)
    3006                    
    3007                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    3008                            .dwattr $C$DW$T$73, DW_AT_name("__int_fast16_t")
    3009                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$69)
    3010                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    3011                            .dwattr $C$DW$T$73, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3012                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x55)
    3013                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x13)
    3014                    
    3015                    $C$DW$T$74      .dwtag  DW_TAG_typedef
    3016                            .dwattr $C$DW$T$74, DW_AT_name("int_fast16_t")
    3017                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$73)
    3018                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
    3019                            .dwattr $C$DW$T$74, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3020                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x33)
    3021                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x19)
    3022                    
    3023                    $C$DW$T$75      .dwtag  DW_TAG_typedef
    3024                            .dwattr $C$DW$T$75, DW_AT_name("__int_fast32_t")
    3025                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$69)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   56

    3026                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    3027                            .dwattr $C$DW$T$75, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3028                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x56)
    3029                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x13)
    3030                    
    3031                    $C$DW$T$76      .dwtag  DW_TAG_typedef
    3032                            .dwattr $C$DW$T$76, DW_AT_name("int_fast32_t")
    3033                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$75)
    3034                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
    3035                            .dwattr $C$DW$T$76, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3036                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x34)
    3037                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x19)
    3038                    
    3039                    $C$DW$T$77      .dwtag  DW_TAG_typedef
    3040                            .dwattr $C$DW$T$77, DW_AT_name("__int_fast8_t")
    3041                            .dwattr $C$DW$T$77, DW_AT_type(*$C$DW$T$69)
    3042                            .dwattr $C$DW$T$77, DW_AT_language(DW_LANG_C)
    3043                            .dwattr $C$DW$T$77, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3044                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x54)
    3045                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x13)
    3046                    
    3047                    $C$DW$T$78      .dwtag  DW_TAG_typedef
    3048                            .dwattr $C$DW$T$78, DW_AT_name("int_fast8_t")
    3049                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$77)
    3050                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    3051                            .dwattr $C$DW$T$78, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3052                            .dwattr $C$DW$T$78, DW_AT_decl_line(0x32)
    3053                            .dwattr $C$DW$T$78, DW_AT_decl_column(0x18)
    3054                    
    3055                    $C$DW$T$79      .dwtag  DW_TAG_typedef
    3056                            .dwattr $C$DW$T$79, DW_AT_name("__int_least32_t")
    3057                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$69)
    3058                            .dwattr $C$DW$T$79, DW_AT_language(DW_LANG_C)
    3059                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3060                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x5a)
    3061                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x13)
    3062                    
    3063                    $C$DW$T$80      .dwtag  DW_TAG_typedef
    3064                            .dwattr $C$DW$T$80, DW_AT_name("int_least32_t")
    3065                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$79)
    3066                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    3067                            .dwattr $C$DW$T$80, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3068                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x2a)
    3069                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x1a)
    3070                    
    3071                    $C$DW$T$81      .dwtag  DW_TAG_typedef
    3072                            .dwattr $C$DW$T$81, DW_AT_name("__intfptr_t")
    3073                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$69)
    3074                            .dwattr $C$DW$T$81, DW_AT_language(DW_LANG_C)
    3075                            .dwattr $C$DW$T$81, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3076                            .dwattr $C$DW$T$81, DW_AT_decl_line(0x51)
    3077                            .dwattr $C$DW$T$81, DW_AT_decl_column(0x13)
    3078                    
    3079                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    3080                            .dwattr $C$DW$T$82, DW_AT_name("__intptr_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   57

    3081                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$69)
    3082                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    3083                            .dwattr $C$DW$T$82, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3084                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x53)
    3085                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    3086                    
    3087                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    3088                            .dwattr $C$DW$T$83, DW_AT_name("intptr_t")
    3089                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$82)
    3090                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    3091                            .dwattr $C$DW$T$83, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3092                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x4c)
    3093                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x15)
    3094                    
    3095                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    3096                            .dwattr $C$DW$T$84, DW_AT_name("__lwpid_t")
    3097                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$69)
    3098                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    3099                            .dwattr $C$DW$T$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3100                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x38)
    3101                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x13)
    3102                    
    3103                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    3104                            .dwattr $C$DW$T$85, DW_AT_name("__pid_t")
    3105                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$69)
    3106                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    3107                            .dwattr $C$DW$T$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3108                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x3f)
    3109                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x13)
    3110                    
    3111                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    3112                            .dwattr $C$DW$T$86, DW_AT_name("__ptrdiff_t")
    3113                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$69)
    3114                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    3115                            .dwattr $C$DW$T$86, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3116                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x5c)
    3117                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x13)
    3118                    
    3119                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    3120                            .dwattr $C$DW$T$87, DW_AT_name("__register_t")
    3121                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$69)
    3122                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    3123                            .dwattr $C$DW$T$87, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3124                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x5d)
    3125                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x13)
    3126                    
    3127                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    3128                            .dwattr $C$DW$T$88, DW_AT_name("__segsz_t")
    3129                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$69)
    3130                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    3131                            .dwattr $C$DW$T$88, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3132                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x5e)
    3133                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x13)
    3134                    
    3135                    $C$DW$T$89      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   58

    3136                            .dwattr $C$DW$T$89, DW_AT_name("__ssize_t")
    3137                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$69)
    3138                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    3139                            .dwattr $C$DW$T$89, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3140                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x60)
    3141                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x13)
    3142                    
    3143                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    3144                            .dwattr $C$DW$T$90, DW_AT_name("int32_t")
    3145                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$69)
    3146                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    3147                            .dwattr $C$DW$T$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3148                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x2e)
    3149                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x14)
    3150                    
    3151                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    3152                            .dwattr $C$DW$T$91, DW_AT_name("__nl_item")
    3153                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$10)
    3154                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    3155                            .dwattr $C$DW$T$91, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3156                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x3b)
    3157                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x0e)
    3158                    
    3159                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    3160                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    3161                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    3162                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    3163                    
    3164                    $C$DW$T$24      .dwtag  DW_TAG_typedef
    3165                            .dwattr $C$DW$T$24, DW_AT_name("__uint32_t")
    3166                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$11)
    3167                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    3168                            .dwattr $C$DW$T$24, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3169                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x3e)
    3170                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x17)
    3171                    
    3172                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    3173                            .dwattr $C$DW$T$92, DW_AT_name("__clock_t")
    3174                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$24)
    3175                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    3176                            .dwattr $C$DW$T$92, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3177                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x4d)
    3178                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x14)
    3179                    
    3180                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    3181                            .dwattr $C$DW$T$93, DW_AT_name("__fflags_t")
    3182                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$24)
    3183                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    3184                            .dwattr $C$DW$T$93, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3185                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x31)
    3186                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x14)
    3187                    
    3188                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    3189                            .dwattr $C$DW$T$94, DW_AT_name("__fixpt_t")
    3190                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$24)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   59

    3191                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    3192                            .dwattr $C$DW$T$94, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3193                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x76)
    3194                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x14)
    3195                    
    3196                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    3197                            .dwattr $C$DW$T$95, DW_AT_name("__gid_t")
    3198                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$24)
    3199                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    3200                            .dwattr $C$DW$T$95, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3201                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x34)
    3202                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x14)
    3203                    
    3204                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    3205                            .dwattr $C$DW$T$96, DW_AT_name("__size_t")
    3206                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$24)
    3207                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    3208                            .dwattr $C$DW$T$96, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3209                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x5f)
    3210                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x14)
    3211                    
    3212                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    3213                            .dwattr $C$DW$T$97, DW_AT_name("__socklen_t")
    3214                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$24)
    3215                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    3216                            .dwattr $C$DW$T$97, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3217                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x44)
    3218                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x14)
    3219                    
    3220                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    3221                            .dwattr $C$DW$T$98, DW_AT_name("__time_t")
    3222                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$24)
    3223                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    3224                            .dwattr $C$DW$T$98, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3225                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x64)
    3226                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x19)
    3227                    
    3228                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    3229                            .dwattr $C$DW$T$99, DW_AT_name("__u_register_t")
    3230                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$24)
    3231                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    3232                            .dwattr $C$DW$T$99, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3233                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x71)
    3234                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x14)
    3235                    
    3236                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    3237                            .dwattr $C$DW$T$100, DW_AT_name("__uid_t")
    3238                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$24)
    3239                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    3240                            .dwattr $C$DW$T$100, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3241                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x48)
    3242                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x14)
    3243                    
    3244                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    3245                            .dwattr $C$DW$T$101, DW_AT_name("__uint_fast16_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   60

    3246                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$24)
    3247                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    3248                            .dwattr $C$DW$T$101, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3249                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x6a)
    3250                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x14)
    3251                    
    3252                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    3253                            .dwattr $C$DW$T$102, DW_AT_name("uint_fast16_t")
    3254                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$101)
    3255                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    3256                            .dwattr $C$DW$T$102, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3257                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x38)
    3258                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x1a)
    3259                    
    3260                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    3261                            .dwattr $C$DW$T$103, DW_AT_name("__uint_fast32_t")
    3262                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$24)
    3263                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    3264                            .dwattr $C$DW$T$103, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3265                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x6b)
    3266                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x14)
    3267                    
    3268                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    3269                            .dwattr $C$DW$T$104, DW_AT_name("uint_fast32_t")
    3270                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
    3271                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    3272                            .dwattr $C$DW$T$104, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3273                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x39)
    3274                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x1a)
    3275                    
    3276                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    3277                            .dwattr $C$DW$T$105, DW_AT_name("__uint_fast8_t")
    3278                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$24)
    3279                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    3280                            .dwattr $C$DW$T$105, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3281                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x69)
    3282                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x14)
    3283                    
    3284                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    3285                            .dwattr $C$DW$T$106, DW_AT_name("uint_fast8_t")
    3286                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$105)
    3287                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    3288                            .dwattr $C$DW$T$106, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3289                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x37)
    3290                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x19)
    3291                    
    3292                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    3293                            .dwattr $C$DW$T$107, DW_AT_name("__uint_least32_t")
    3294                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$24)
    3295                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    3296                            .dwattr $C$DW$T$107, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3297                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x6f)
    3298                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x14)
    3299                    
    3300                    $C$DW$T$108     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   61

    3301                            .dwattr $C$DW$T$108, DW_AT_name("__char32_t")
    3302                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$107)
    3303                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    3304                            .dwattr $C$DW$T$108, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3305                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x67)
    3306                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x1a)
    3307                    
    3308                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    3309                            .dwattr $C$DW$T$109, DW_AT_name("uint_least32_t")
    3310                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$107)
    3311                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    3312                            .dwattr $C$DW$T$109, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3313                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x2f)
    3314                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x1a)
    3315                    
    3316                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    3317                            .dwattr $C$DW$T$110, DW_AT_name("__uintfptr_t")
    3318                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$24)
    3319                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    3320                            .dwattr $C$DW$T$110, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3321                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x66)
    3322                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x14)
    3323                    
    3324                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    3325                            .dwattr $C$DW$T$111, DW_AT_name("__uintptr_t")
    3326                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$24)
    3327                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    3328                            .dwattr $C$DW$T$111, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3329                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x68)
    3330                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x14)
    3331                    
    3332                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    3333                            .dwattr $C$DW$T$112, DW_AT_name("uintptr_t")
    3334                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$111)
    3335                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    3336                            .dwattr $C$DW$T$112, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3337                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x50)
    3338                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x16)
    3339                    
    3340                    $C$DW$T$113     .dwtag  DW_TAG_typedef
    3341                            .dwattr $C$DW$T$113, DW_AT_name("__vm_offset_t")
    3342                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$24)
    3343                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
    3344                            .dwattr $C$DW$T$113, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3345                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x72)
    3346                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x14)
    3347                    
    3348                    $C$DW$T$114     .dwtag  DW_TAG_typedef
    3349                            .dwattr $C$DW$T$114, DW_AT_name("__vm_paddr_t")
    3350                            .dwattr $C$DW$T$114, DW_AT_type(*$C$DW$T$24)
    3351                            .dwattr $C$DW$T$114, DW_AT_language(DW_LANG_C)
    3352                            .dwattr $C$DW$T$114, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3353                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x73)
    3354                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x14)
    3355                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   62

    3356                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    3357                            .dwattr $C$DW$T$115, DW_AT_name("__vm_size_t")
    3358                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$24)
    3359                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    3360                            .dwattr $C$DW$T$115, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3361                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x74)
    3362                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x14)
    3363                    
    3364                    $C$DW$T$25      .dwtag  DW_TAG_typedef
    3365                            .dwattr $C$DW$T$25, DW_AT_name("uint32_t")
    3366                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    3367                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
    3368                            .dwattr $C$DW$T$25, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3369                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x42)
    3370                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x15)
    3371                    
    3372                    $C$DW$T$26      .dwtag  DW_TAG_const_type
    3373                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$25)
    3374                    
    3375                    $C$DW$T$27      .dwtag  DW_TAG_pointer_type
    3376                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$26)
    3377                            .dwattr $C$DW$T$27, DW_AT_address_class(0x20)
    3378                    
    3379                    
    3380                    $C$DW$T$118     .dwtag  DW_TAG_array_type
    3381                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$26)
    3382                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    3383                            .dwattr $C$DW$T$118, DW_AT_byte_size(0x400)
    3384                    $C$DW$54        .dwtag  DW_TAG_subrange_type
    3385                            .dwattr $C$DW$54, DW_AT_upper_bound(0xff)
    3386                    
    3387                            .dwendtag $C$DW$T$118
    3388                    
    3389                    $C$DW$T$119     .dwtag  DW_TAG_typedef
    3390                            .dwattr $C$DW$T$119, DW_AT_name("__useconds_t")
    3391                            .dwattr $C$DW$T$119, DW_AT_type(*$C$DW$T$11)
    3392                            .dwattr $C$DW$T$119, DW_AT_language(DW_LANG_C)
    3393                            .dwattr $C$DW$T$119, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3394                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x49)
    3395                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x16)
    3396                    
    3397                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    3398                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    3399                            .dwattr $C$DW$T$12, DW_AT_name("long")
    3400                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    3401                    
    3402                    $C$DW$T$120     .dwtag  DW_TAG_typedef
    3403                            .dwattr $C$DW$T$120, DW_AT_name("__key_t")
    3404                            .dwattr $C$DW$T$120, DW_AT_type(*$C$DW$T$12)
    3405                            .dwattr $C$DW$T$120, DW_AT_language(DW_LANG_C)
    3406                            .dwattr $C$DW$T$120, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3407                            .dwattr $C$DW$T$120, DW_AT_decl_line(0x37)
    3408                            .dwattr $C$DW$T$120, DW_AT_decl_column(0x0f)
    3409                    
    3410                    $C$DW$T$121     .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   63

    3411                            .dwattr $C$DW$T$121, DW_AT_name("__suseconds_t")
    3412                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$12)
    3413                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    3414                            .dwattr $C$DW$T$121, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3415                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x45)
    3416                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x0f)
    3417                    
    3418                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    3419                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    3420                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    3421                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    3422                    
    3423                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    3424                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    3425                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    3426                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    3427                    
    3428                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    3429                            .dwattr $C$DW$T$122, DW_AT_name("__int64_t")
    3430                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$14)
    3431                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    3432                            .dwattr $C$DW$T$122, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3433                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x43)
    3434                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x14)
    3435                    
    3436                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    3437                            .dwattr $C$DW$T$123, DW_AT_name("__blkcnt_t")
    3438                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$122)
    3439                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    3440                            .dwattr $C$DW$T$123, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3441                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x2f)
    3442                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x13)
    3443                    
    3444                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    3445                            .dwattr $C$DW$T$124, DW_AT_name("__id_t")
    3446                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$122)
    3447                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    3448                            .dwattr $C$DW$T$124, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3449                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x35)
    3450                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x13)
    3451                    
    3452                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    3453                            .dwattr $C$DW$T$125, DW_AT_name("__int_fast64_t")
    3454                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$122)
    3455                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    3456                            .dwattr $C$DW$T$125, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3457                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x57)
    3458                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x13)
    3459                    
    3460                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    3461                            .dwattr $C$DW$T$126, DW_AT_name("int_fast64_t")
    3462                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$125)
    3463                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    3464                            .dwattr $C$DW$T$126, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3465                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x35)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   64

    3466                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x19)
    3467                    
    3468                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    3469                            .dwattr $C$DW$T$127, DW_AT_name("__int_least64_t")
    3470                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$122)
    3471                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    3472                            .dwattr $C$DW$T$127, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3473                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x5b)
    3474                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x13)
    3475                    
    3476                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    3477                            .dwattr $C$DW$T$128, DW_AT_name("int_least64_t")
    3478                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$127)
    3479                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    3480                            .dwattr $C$DW$T$128, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3481                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x2b)
    3482                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x1a)
    3483                    
    3484                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    3485                            .dwattr $C$DW$T$129, DW_AT_name("__intmax_t")
    3486                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$122)
    3487                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    3488                            .dwattr $C$DW$T$129, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3489                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x52)
    3490                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x13)
    3491                    
    3492                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    3493                            .dwattr $C$DW$T$130, DW_AT_name("intmax_t")
    3494                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$129)
    3495                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    3496                            .dwattr $C$DW$T$130, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3497                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x54)
    3498                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x15)
    3499                    
    3500                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    3501                            .dwattr $C$DW$T$131, DW_AT_name("__off64_t")
    3502                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$122)
    3503                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    3504                            .dwattr $C$DW$T$131, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3505                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x3e)
    3506                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x13)
    3507                    
    3508                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    3509                            .dwattr $C$DW$T$132, DW_AT_name("__off_t")
    3510                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$122)
    3511                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    3512                            .dwattr $C$DW$T$132, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3513                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x3d)
    3514                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x13)
    3515                    
    3516                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    3517                            .dwattr $C$DW$T$133, DW_AT_name("__rlim_t")
    3518                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$122)
    3519                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    3520                            .dwattr $C$DW$T$133, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   65

    3521                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x40)
    3522                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x13)
    3523                    
    3524                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    3525                            .dwattr $C$DW$T$134, DW_AT_name("int64_t")
    3526                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$122)
    3527                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    3528                            .dwattr $C$DW$T$134, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3529                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x33)
    3530                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x14)
    3531                    
    3532                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    3533                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    3534                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    3535                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    3536                    
    3537                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    3538                            .dwattr $C$DW$T$135, DW_AT_name("__uint64_t")
    3539                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$15)
    3540                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    3541                            .dwattr $C$DW$T$135, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3542                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x48)
    3543                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x1c)
    3544                    
    3545                    $C$DW$T$136     .dwtag  DW_TAG_typedef
    3546                            .dwattr $C$DW$T$136, DW_AT_name("__dev_t")
    3547                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$135)
    3548                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    3549                            .dwattr $C$DW$T$136, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3550                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x74)
    3551                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x14)
    3552                    
    3553                    $C$DW$T$137     .dwtag  DW_TAG_typedef
    3554                            .dwattr $C$DW$T$137, DW_AT_name("__fsblkcnt_t")
    3555                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$135)
    3556                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    3557                            .dwattr $C$DW$T$137, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3558                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x32)
    3559                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x14)
    3560                    
    3561                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    3562                            .dwattr $C$DW$T$138, DW_AT_name("__fsfilcnt_t")
    3563                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$135)
    3564                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    3565                            .dwattr $C$DW$T$138, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3566                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x33)
    3567                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x14)
    3568                    
    3569                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    3570                            .dwattr $C$DW$T$139, DW_AT_name("__ino_t")
    3571                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$135)
    3572                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    3573                            .dwattr $C$DW$T$139, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3574                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x36)
    3575                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x14)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   66

    3576                    
    3577                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    3578                            .dwattr $C$DW$T$140, DW_AT_name("__nlink_t")
    3579                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$135)
    3580                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    3581                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3582                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x3c)
    3583                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x14)
    3584                    
    3585                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    3586                            .dwattr $C$DW$T$141, DW_AT_name("__uint_fast64_t")
    3587                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$135)
    3588                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    3589                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3590                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x6c)
    3591                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x14)
    3592                    
    3593                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    3594                            .dwattr $C$DW$T$142, DW_AT_name("uint_fast64_t")
    3595                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$141)
    3596                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    3597                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3598                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x3a)
    3599                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x1a)
    3600                    
    3601                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    3602                            .dwattr $C$DW$T$143, DW_AT_name("__uint_least64_t")
    3603                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$135)
    3604                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    3605                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3606                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x70)
    3607                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x14)
    3608                    
    3609                    $C$DW$T$144     .dwtag  DW_TAG_typedef
    3610                            .dwattr $C$DW$T$144, DW_AT_name("uint_least64_t")
    3611                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    3612                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    3613                            .dwattr $C$DW$T$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3614                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x30)
    3615                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x1a)
    3616                    
    3617                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    3618                            .dwattr $C$DW$T$145, DW_AT_name("__uintmax_t")
    3619                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$135)
    3620                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    3621                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3622                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x67)
    3623                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x14)
    3624                    
    3625                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    3626                            .dwattr $C$DW$T$146, DW_AT_name("__rman_res_t")
    3627                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$145)
    3628                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    3629                            .dwattr $C$DW$T$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3630                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x8f)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   67

    3631                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x19)
    3632                    
    3633                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    3634                            .dwattr $C$DW$T$147, DW_AT_name("uintmax_t")
    3635                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$145)
    3636                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    3637                            .dwattr $C$DW$T$147, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3638                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x58)
    3639                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x16)
    3640                    
    3641                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    3642                            .dwattr $C$DW$T$148, DW_AT_name("uint64_t")
    3643                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$135)
    3644                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    3645                            .dwattr $C$DW$T$148, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3646                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x47)
    3647                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x15)
    3648                    
    3649                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    3650                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    3651                            .dwattr $C$DW$T$16, DW_AT_name("float")
    3652                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    3653                    
    3654                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    3655                            .dwattr $C$DW$T$149, DW_AT_name("__float_t")
    3656                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$16)
    3657                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    3658                            .dwattr $C$DW$T$149, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3659                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x50)
    3660                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x10)
    3661                    
    3662                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    3663                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    3664                            .dwattr $C$DW$T$17, DW_AT_name("double")
    3665                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    3666                    
    3667                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    3668                            .dwattr $C$DW$T$150, DW_AT_name("__double_t")
    3669                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$17)
    3670                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    3671                            .dwattr $C$DW$T$150, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3672                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x4f)
    3673                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x11)
    3674                    
    3675                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    3676                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    3677                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    3678                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    3679                    
    3680                    
    3681                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    3682                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    3683                            .dwattr $C$DW$T$19, DW_AT_declaration
    3684                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3685                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x47)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   68

    3686                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    3687                            .dwendtag $C$DW$T$19
    3688                    
    3689                    $C$DW$T$151     .dwtag  DW_TAG_pointer_type
    3690                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$19)
    3691                            .dwattr $C$DW$T$151, DW_AT_address_class(0x20)
    3692                    
    3693                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    3694                            .dwattr $C$DW$T$152, DW_AT_name("__mqd_t")
    3695                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$151)
    3696                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    3697                            .dwattr $C$DW$T$152, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3698                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x47)
    3699                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x16)
    3700                    
    3701                    
    3702                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    3703                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    3704                            .dwattr $C$DW$T$20, DW_AT_declaration
    3705                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3706                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x46)
    3707                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    3708                            .dwendtag $C$DW$T$20
    3709                    
    3710                    $C$DW$T$153     .dwtag  DW_TAG_pointer_type
    3711                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$20)
    3712                            .dwattr $C$DW$T$153, DW_AT_address_class(0x20)
    3713                    
    3714                    $C$DW$T$154     .dwtag  DW_TAG_typedef
    3715                            .dwattr $C$DW$T$154, DW_AT_name("__timer_t")
    3716                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$153)
    3717                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    3718                            .dwattr $C$DW$T$154, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3719                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x46)
    3720                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x19)
    3721                    
    3722                    
    3723                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    3724                            .dwattr $C$DW$T$22, DW_AT_name("__va_list_t")
    3725                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x04)
    3726                    $C$DW$55        .dwtag  DW_TAG_member
    3727                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$3)
    3728                            .dwattr $C$DW$55, DW_AT_name("__ap")
    3729                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("__ap")
    3730                            .dwattr $C$DW$55, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3731                            .dwattr $C$DW$55, DW_AT_accessibility(DW_ACCESS_public)
    3732                            .dwattr $C$DW$55, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
    3733                            .dwattr $C$DW$55, DW_AT_decl_line(0x88)
    3734                            .dwattr $C$DW$55, DW_AT_decl_column(0x0c)
    3735                    
    3736                            .dwattr $C$DW$T$22, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3737                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x87)
    3738                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    3739                            .dwendtag $C$DW$T$22
    3740                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   69

    3741                    $C$DW$T$155     .dwtag  DW_TAG_typedef
    3742                            .dwattr $C$DW$T$155, DW_AT_name("__va_list")
    3743                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$22)
    3744                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    3745                            .dwattr $C$DW$T$155, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3746                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x89)
    3747                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x03)
    3748                    
    3749                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    3750                    
    3751                    ;***************************************************************
    3752                    ;* DWARF CIE ENTRIES                                           *
    3753                    ;***************************************************************
    3754                    
    3755                    $C$DW$CIE       .dwcie 14
    3756                            .dwcfi  cfa_register, 13
    3757                            .dwcfi  cfa_offset, 0
    3758                            .dwcfi  same_value, 4
    3759                            .dwcfi  same_value, 5
    3760                            .dwcfi  same_value, 6
    3761                            .dwcfi  same_value, 7
    3762                            .dwcfi  same_value, 8
    3763                            .dwcfi  same_value, 9
    3764                            .dwcfi  same_value, 10
    3765                            .dwcfi  same_value, 11
    3766                            .dwcfi  same_value, 80
    3767                            .dwcfi  same_value, 81
    3768                            .dwcfi  same_value, 82
    3769                            .dwcfi  same_value, 83
    3770                            .dwcfi  same_value, 84
    3771                            .dwcfi  same_value, 85
    3772                            .dwcfi  same_value, 86
    3773                            .dwcfi  same_value, 87
    3774                            .dwcfi  same_value, 88
    3775                            .dwcfi  same_value, 89
    3776                            .dwcfi  same_value, 90
    3777                            .dwcfi  same_value, 91
    3778                            .dwcfi  same_value, 92
    3779                            .dwcfi  same_value, 93
    3780                            .dwcfi  same_value, 94
    3781                            .dwcfi  same_value, 95
    3782                            .dwendentry
    3783                    
    3784                    ;***************************************************************
    3785                    ;* DWARF REGISTER MAP                                          *
    3786                    ;***************************************************************
    3787                    
    3788                    $C$DW$56        .dwtag  DW_TAG_TI_assign_register
    3789                            .dwattr $C$DW$56, DW_AT_name("A1")
    3790                            .dwattr $C$DW$56, DW_AT_location[DW_OP_reg0]
    3791                    
    3792                    $C$DW$57        .dwtag  DW_TAG_TI_assign_register
    3793                            .dwattr $C$DW$57, DW_AT_name("A2")
    3794                            .dwattr $C$DW$57, DW_AT_location[DW_OP_reg1]
    3795                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   70

    3796                    $C$DW$58        .dwtag  DW_TAG_TI_assign_register
    3797                            .dwattr $C$DW$58, DW_AT_name("A3")
    3798                            .dwattr $C$DW$58, DW_AT_location[DW_OP_reg2]
    3799                    
    3800                    $C$DW$59        .dwtag  DW_TAG_TI_assign_register
    3801                            .dwattr $C$DW$59, DW_AT_name("A4")
    3802                            .dwattr $C$DW$59, DW_AT_location[DW_OP_reg3]
    3803                    
    3804                    $C$DW$60        .dwtag  DW_TAG_TI_assign_register
    3805                            .dwattr $C$DW$60, DW_AT_name("V1")
    3806                            .dwattr $C$DW$60, DW_AT_location[DW_OP_reg4]
    3807                    
    3808                    $C$DW$61        .dwtag  DW_TAG_TI_assign_register
    3809                            .dwattr $C$DW$61, DW_AT_name("V2")
    3810                            .dwattr $C$DW$61, DW_AT_location[DW_OP_reg5]
    3811                    
    3812                    $C$DW$62        .dwtag  DW_TAG_TI_assign_register
    3813                            .dwattr $C$DW$62, DW_AT_name("V3")
    3814                            .dwattr $C$DW$62, DW_AT_location[DW_OP_reg6]
    3815                    
    3816                    $C$DW$63        .dwtag  DW_TAG_TI_assign_register
    3817                            .dwattr $C$DW$63, DW_AT_name("V4")
    3818                            .dwattr $C$DW$63, DW_AT_location[DW_OP_reg7]
    3819                    
    3820                    $C$DW$64        .dwtag  DW_TAG_TI_assign_register
    3821                            .dwattr $C$DW$64, DW_AT_name("V5")
    3822                            .dwattr $C$DW$64, DW_AT_location[DW_OP_reg8]
    3823                    
    3824                    $C$DW$65        .dwtag  DW_TAG_TI_assign_register
    3825                            .dwattr $C$DW$65, DW_AT_name("V6")
    3826                            .dwattr $C$DW$65, DW_AT_location[DW_OP_reg9]
    3827                    
    3828                    $C$DW$66        .dwtag  DW_TAG_TI_assign_register
    3829                            .dwattr $C$DW$66, DW_AT_name("V7")
    3830                            .dwattr $C$DW$66, DW_AT_location[DW_OP_reg10]
    3831                    
    3832                    $C$DW$67        .dwtag  DW_TAG_TI_assign_register
    3833                            .dwattr $C$DW$67, DW_AT_name("V8")
    3834                            .dwattr $C$DW$67, DW_AT_location[DW_OP_reg11]
    3835                    
    3836                    $C$DW$68        .dwtag  DW_TAG_TI_assign_register
    3837                            .dwattr $C$DW$68, DW_AT_name("V9")
    3838                            .dwattr $C$DW$68, DW_AT_location[DW_OP_reg12]
    3839                    
    3840                    $C$DW$69        .dwtag  DW_TAG_TI_assign_register
    3841                            .dwattr $C$DW$69, DW_AT_name("SP")
    3842                            .dwattr $C$DW$69, DW_AT_location[DW_OP_reg13]
    3843                    
    3844                    $C$DW$70        .dwtag  DW_TAG_TI_assign_register
    3845                            .dwattr $C$DW$70, DW_AT_name("LR")
    3846                            .dwattr $C$DW$70, DW_AT_location[DW_OP_reg14]
    3847                    
    3848                    $C$DW$71        .dwtag  DW_TAG_TI_assign_register
    3849                            .dwattr $C$DW$71, DW_AT_name("PC")
    3850                            .dwattr $C$DW$71, DW_AT_location[DW_OP_reg15]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   71

    3851                    
    3852                    $C$DW$72        .dwtag  DW_TAG_TI_assign_register
    3853                            .dwattr $C$DW$72, DW_AT_name("SR")
    3854                            .dwattr $C$DW$72, DW_AT_location[DW_OP_reg17]
    3855                    
    3856                    $C$DW$73        .dwtag  DW_TAG_TI_assign_register
    3857                            .dwattr $C$DW$73, DW_AT_name("AP")
    3858                            .dwattr $C$DW$73, DW_AT_location[DW_OP_reg7]
    3859                    
    3860                    $C$DW$74        .dwtag  DW_TAG_TI_assign_register
    3861                            .dwattr $C$DW$74, DW_AT_name("D0")
    3862                            .dwattr $C$DW$74, DW_AT_location[DW_OP_regx 0x40]
    3863                    
    3864                    $C$DW$75        .dwtag  DW_TAG_TI_assign_register
    3865                            .dwattr $C$DW$75, DW_AT_name("D0_hi")
    3866                            .dwattr $C$DW$75, DW_AT_location[DW_OP_regx 0x41]
    3867                    
    3868                    $C$DW$76        .dwtag  DW_TAG_TI_assign_register
    3869                            .dwattr $C$DW$76, DW_AT_name("D1")
    3870                            .dwattr $C$DW$76, DW_AT_location[DW_OP_regx 0x42]
    3871                    
    3872                    $C$DW$77        .dwtag  DW_TAG_TI_assign_register
    3873                            .dwattr $C$DW$77, DW_AT_name("D1_hi")
    3874                            .dwattr $C$DW$77, DW_AT_location[DW_OP_regx 0x43]
    3875                    
    3876                    $C$DW$78        .dwtag  DW_TAG_TI_assign_register
    3877                            .dwattr $C$DW$78, DW_AT_name("D2")
    3878                            .dwattr $C$DW$78, DW_AT_location[DW_OP_regx 0x44]
    3879                    
    3880                    $C$DW$79        .dwtag  DW_TAG_TI_assign_register
    3881                            .dwattr $C$DW$79, DW_AT_name("D2_hi")
    3882                            .dwattr $C$DW$79, DW_AT_location[DW_OP_regx 0x45]
    3883                    
    3884                    $C$DW$80        .dwtag  DW_TAG_TI_assign_register
    3885                            .dwattr $C$DW$80, DW_AT_name("D3")
    3886                            .dwattr $C$DW$80, DW_AT_location[DW_OP_regx 0x46]
    3887                    
    3888                    $C$DW$81        .dwtag  DW_TAG_TI_assign_register
    3889                            .dwattr $C$DW$81, DW_AT_name("D3_hi")
    3890                            .dwattr $C$DW$81, DW_AT_location[DW_OP_regx 0x47]
    3891                    
    3892                    $C$DW$82        .dwtag  DW_TAG_TI_assign_register
    3893                            .dwattr $C$DW$82, DW_AT_name("D4")
    3894                            .dwattr $C$DW$82, DW_AT_location[DW_OP_regx 0x48]
    3895                    
    3896                    $C$DW$83        .dwtag  DW_TAG_TI_assign_register
    3897                            .dwattr $C$DW$83, DW_AT_name("D4_hi")
    3898                            .dwattr $C$DW$83, DW_AT_location[DW_OP_regx 0x49]
    3899                    
    3900                    $C$DW$84        .dwtag  DW_TAG_TI_assign_register
    3901                            .dwattr $C$DW$84, DW_AT_name("D5")
    3902                            .dwattr $C$DW$84, DW_AT_location[DW_OP_regx 0x4a]
    3903                    
    3904                    $C$DW$85        .dwtag  DW_TAG_TI_assign_register
    3905                            .dwattr $C$DW$85, DW_AT_name("D5_hi")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   72

    3906                            .dwattr $C$DW$85, DW_AT_location[DW_OP_regx 0x4b]
    3907                    
    3908                    $C$DW$86        .dwtag  DW_TAG_TI_assign_register
    3909                            .dwattr $C$DW$86, DW_AT_name("D6")
    3910                            .dwattr $C$DW$86, DW_AT_location[DW_OP_regx 0x4c]
    3911                    
    3912                    $C$DW$87        .dwtag  DW_TAG_TI_assign_register
    3913                            .dwattr $C$DW$87, DW_AT_name("D6_hi")
    3914                            .dwattr $C$DW$87, DW_AT_location[DW_OP_regx 0x4d]
    3915                    
    3916                    $C$DW$88        .dwtag  DW_TAG_TI_assign_register
    3917                            .dwattr $C$DW$88, DW_AT_name("D7")
    3918                            .dwattr $C$DW$88, DW_AT_location[DW_OP_regx 0x4e]
    3919                    
    3920                    $C$DW$89        .dwtag  DW_TAG_TI_assign_register
    3921                            .dwattr $C$DW$89, DW_AT_name("D7_hi")
    3922                            .dwattr $C$DW$89, DW_AT_location[DW_OP_regx 0x4f]
    3923                    
    3924                    $C$DW$90        .dwtag  DW_TAG_TI_assign_register
    3925                            .dwattr $C$DW$90, DW_AT_name("D8")
    3926                            .dwattr $C$DW$90, DW_AT_location[DW_OP_regx 0x50]
    3927                    
    3928                    $C$DW$91        .dwtag  DW_TAG_TI_assign_register
    3929                            .dwattr $C$DW$91, DW_AT_name("D8_hi")
    3930                            .dwattr $C$DW$91, DW_AT_location[DW_OP_regx 0x51]
    3931                    
    3932                    $C$DW$92        .dwtag  DW_TAG_TI_assign_register
    3933                            .dwattr $C$DW$92, DW_AT_name("D9")
    3934                            .dwattr $C$DW$92, DW_AT_location[DW_OP_regx 0x52]
    3935                    
    3936                    $C$DW$93        .dwtag  DW_TAG_TI_assign_register
    3937                            .dwattr $C$DW$93, DW_AT_name("D9_hi")
    3938                            .dwattr $C$DW$93, DW_AT_location[DW_OP_regx 0x53]
    3939                    
    3940                    $C$DW$94        .dwtag  DW_TAG_TI_assign_register
    3941                            .dwattr $C$DW$94, DW_AT_name("D10")
    3942                            .dwattr $C$DW$94, DW_AT_location[DW_OP_regx 0x54]
    3943                    
    3944                    $C$DW$95        .dwtag  DW_TAG_TI_assign_register
    3945                            .dwattr $C$DW$95, DW_AT_name("D10_hi")
    3946                            .dwattr $C$DW$95, DW_AT_location[DW_OP_regx 0x55]
    3947                    
    3948                    $C$DW$96        .dwtag  DW_TAG_TI_assign_register
    3949                            .dwattr $C$DW$96, DW_AT_name("D11")
    3950                            .dwattr $C$DW$96, DW_AT_location[DW_OP_regx 0x56]
    3951                    
    3952                    $C$DW$97        .dwtag  DW_TAG_TI_assign_register
    3953                            .dwattr $C$DW$97, DW_AT_name("D11_hi")
    3954                            .dwattr $C$DW$97, DW_AT_location[DW_OP_regx 0x57]
    3955                    
    3956                    $C$DW$98        .dwtag  DW_TAG_TI_assign_register
    3957                            .dwattr $C$DW$98, DW_AT_name("D12")
    3958                            .dwattr $C$DW$98, DW_AT_location[DW_OP_regx 0x58]
    3959                    
    3960                    $C$DW$99        .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:25 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
sw_crc.asm                                                           PAGE   73

    3961                            .dwattr $C$DW$99, DW_AT_name("D12_hi")
    3962                            .dwattr $C$DW$99, DW_AT_location[DW_OP_regx 0x59]
    3963                    
    3964                    $C$DW$100       .dwtag  DW_TAG_TI_assign_register
    3965                            .dwattr $C$DW$100, DW_AT_name("D13")
    3966                            .dwattr $C$DW$100, DW_AT_location[DW_OP_regx 0x5a]
    3967                    
    3968                    $C$DW$101       .dwtag  DW_TAG_TI_assign_register
    3969                            .dwattr $C$DW$101, DW_AT_name("D13_hi")
    3970                            .dwattr $C$DW$101, DW_AT_location[DW_OP_regx 0x5b]
    3971                    
    3972                    $C$DW$102       .dwtag  DW_TAG_TI_assign_register
    3973                            .dwattr $C$DW$102, DW_AT_name("D14")
    3974                            .dwattr $C$DW$102, DW_AT_location[DW_OP_regx 0x5c]
    3975                    
    3976                    $C$DW$103       .dwtag  DW_TAG_TI_assign_register
    3977                            .dwattr $C$DW$103, DW_AT_name("D14_hi")
    3978                            .dwattr $C$DW$103, DW_AT_location[DW_OP_regx 0x5d]
    3979                    
    3980                    $C$DW$104       .dwtag  DW_TAG_TI_assign_register
    3981                            .dwattr $C$DW$104, DW_AT_name("D15")
    3982                            .dwattr $C$DW$104, DW_AT_location[DW_OP_regx 0x5e]
    3983                    
    3984                    $C$DW$105       .dwtag  DW_TAG_TI_assign_register
    3985                            .dwattr $C$DW$105, DW_AT_name("D15_hi")
    3986                            .dwattr $C$DW$105, DW_AT_location[DW_OP_regx 0x5f]
    3987                    
    3988                    $C$DW$106       .dwtag  DW_TAG_TI_assign_register
    3989                            .dwattr $C$DW$106, DW_AT_name("FPEXC")
    3990                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg18]
    3991                    
    3992                    $C$DW$107       .dwtag  DW_TAG_TI_assign_register
    3993                            .dwattr $C$DW$107, DW_AT_name("FPSCR")
    3994                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg19]
    3995                    
    3996                            .dwendtag $C$DW$CU
    3997                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 517 (74%)
Number of Thumb2 ins encoded as Thumb2 = 180 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 21


No Assembly Errors, No Assembly Warnings
