<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86Disassembler.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('X86Disassembler_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86Disassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86Disassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86Disassembler.cpp - Disassembler for x86 and x86_64 -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file is part of the X86 Disassembler.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// It contains code to translate the data produced by the decoder into</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//  MCInsts.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// Documentation for the disassembler can be found in X86Disassembler.h.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Disassembler_8h.html">X86Disassembler.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MemoryObject_8h.html">llvm/Support/MemoryObject.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a08a185753458ada847ed2d41b47ac1d1">   30</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a2433e9e503264e8ca019761dad9d06d1">   32</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#a1982ca18fc4821e63790ae1fa8e4cabe">   38</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a1982ca18fc4821e63790ae1fa8e4cabe">x86DisassemblerDebug</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *file,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                          <span class="keywordtype">unsigned</span> line,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                          <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a>) {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; file &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; line &lt;&lt; <span class="stringliteral">&quot;: &quot;</span> &lt;&lt; <a class="code" href="Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;}</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="X86DisassemblerDecoder_8h.html#ab989dba004fc91ca37606095e0a98b54">   44</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="X86Disassembler_8cpp.html#ab989dba004fc91ca37606095e0a98b54">x86DisassemblerGetInstrName</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <span class="keywordtype">void</span> *mii) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5cdd6ae6b245e832e7cc5e4edf035cb2">MII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<span class="keyword">&gt;</span>(mii);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> MII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#accfb55370b28fdf347aafe7643e60e44">getName</a>(Opcode);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">   49</a></span>&#160;<span class="preprocessor">#define debug(s) DEBUG(x86DisassemblerDebug(__FILE__, __LINE__, s));</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {  </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Fill-ins to make the compiler happy.  These constants are never actually</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//   assigned; they are just filler to make an automatically-generated switch</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//   statement work.</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html">   56</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa054eabdfa18b90440948ed7de90566f6">   58</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa054eabdfa18b90440948ed7de90566f6">BX_SI</a> = 500,</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa479de3ea37ad5b24dd2965b879747f6b">   59</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa479de3ea37ad5b24dd2965b879747f6b">BX_DI</a> = 501,</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa9ab738e845db4698317ac000ef40e1fa">   60</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa9ab738e845db4698317ac000ef40e1fa">BP_SI</a> = 502,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa08bf612dd15d4704289288f0e2467158">   61</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa08bf612dd15d4704289288f0e2467158">BP_DI</a> = 503,</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfac3848eebb47273fc0d103aa6e8f2b792">   62</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfac3848eebb47273fc0d103aa6e8f2b792">sib</a>   = 504,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa3988fbb34b7d4089448cf3bf2c2e21d2">   63</a></span>&#160;    <a class="code" href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa3988fbb34b7d4089448cf3bf2c2e21d2">sib64</a> = 505</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  };</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">extern</span> <a class="code" href="classllvm_1_1Target.html">Target</a> <a class="code" href="namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">TheX86_32Target</a>, <a class="code" href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">TheX86_64Target</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">translateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="Target_2LLVMBuild_8txt.html#a0a7dda01e492ab840f69fa4250e00134">target</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;source,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a0a281c27adf077cd37914ce4cf6fd357">   75</a></span>&#160;<a class="code" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a0a281c27adf077cd37914ce4cf6fd357">X86GenericDisassembler::X86GenericDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                               <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7">DisassemblerMode</a> <a class="code" href="README-Thumb_8txt.html#ad7bf7cc723b97ab4a518502c217ddbd7">mode</a>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5cdd6ae6b245e832e7cc5e4edf035cb2">MII</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI), MII(MII), fMode(mode) {}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;X86GenericDisassembler::~X86GenericDisassembler() {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">delete</span> MII;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/// regionReader - a callback function that wraps the readByte method from</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">///   MemoryObject.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// @param arg      - The generic callback parameter.  In this case, this should</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">///                   be a pointer to a MemoryObject.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// @param byte     - A pointer to the byte to be read.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/// @param address  - The address to be read.</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ab22d1a1edb10d251c1e06618f5b7344b">   91</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="X86Disassembler_8cpp.html#ab22d1a1edb10d251c1e06618f5b7344b">regionReader</a>(<span class="keyword">const</span> <span class="keywordtype">void</span>* arg, uint8_t* <a class="code" href="README-SSE_8txt.html#ab25ce1a76d8c2513a49fc46d6edab095">byte</a>, uint64_t address) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryObject.html">MemoryObject</a>* region = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MemoryObject.html">MemoryObject</a>*<span class="keyword">&gt;</span>(arg);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">return</span> region-&gt;<a class="code" href="classllvm_1_1MemoryObject.html#abdc585424899d8828ea8f334150e28b1">readByte</a>(address, byte);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// logger - a callback function that wraps the operator&lt;&lt; method from</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">///   raw_ostream.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// @param arg      - The generic callback parameter.  This should be a pointe</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">///                   to a raw_ostream.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// @param log      - A string to be logged.  logger() adds a newline.</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">  102</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a>(<span class="keywordtype">void</span>* arg, <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae8381623b66af7d8e29f051b8d03ea93">log</a>) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">if</span> (!arg)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream = *(<span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a>*<span class="keyword">&gt;</span>(arg));</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  vStream &lt;&lt; log &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}  </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Public interface for the disassembler</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a50f094c39d4e6423aab11b002bd1a42e">  115</a></span>&#160;<a class="code" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a50f094c39d4e6423aab11b002bd1a42e">X86GenericDisassembler::getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;instr,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                       uint64_t &amp;<a class="code" href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryObject.html">MemoryObject</a> &amp;region,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                       uint64_t address,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                       <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                       <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream)<span class="keyword"> const </span>{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;cStream;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="structInternalInstruction.html">InternalInstruction</a> internalInstr;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a7de47001df3a0b4540540594eb3ccfff">dlog_t</a> loggerFn = <a class="code" href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">if</span> (&amp;vStream == &amp;<a class="code" href="namespacellvm.html#a8ad4ae565ad87db4c534952e2c88f310">nulls</a>())</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    loggerFn = 0; <span class="comment">// Disable logging completely if it&#39;s going to nulls().</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a> = <a class="code" href="X86DisassemblerDecoder_8c.html#a6c71d4e276f8fe7ce11b7a8456821d7c">decodeInstruction</a>(&amp;internalInstr,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                              <a class="code" href="X86Disassembler_8cpp.html#ab22d1a1edb10d251c1e06618f5b7344b">regionReader</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                              (<span class="keyword">const</span> <span class="keywordtype">void</span>*)&amp;region,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                              loggerFn,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                              (<span class="keywordtype">void</span>*)&amp;vStream,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                              (<span class="keyword">const</span> <span class="keywordtype">void</span>*)MII,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                              address,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                              fMode);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">if</span> (ret) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    size = internalInstr.<a class="code" href="structInternalInstruction.html#ab255c3e1663cdfbdebbe1b199140a950">readerCursor</a> - address;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    size = internalInstr.<a class="code" href="structInternalInstruction.html#aa21169901ecfa8cafe99dc89f912f775">length</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> (!<a class="code" href="X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">translateInstruction</a>(instr, internalInstr, <span class="keyword">this</span>)) ?</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">Success</a> : <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">Fail</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// Private code that translates from struct InternalInstructions to MCInsts.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/// translateRegister - Translates an internal register to the appropriate LLVM</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">///   register, and appends it as an operand to an MCInst.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/// @param mcInst     - The MCInst to append to.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/// @param reg        - The Reg to append.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">  158</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> reg) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ENTRY(x) X86::x,</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint8_t llvmRegnums[] = {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    0</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  };</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint8_t llvmRegnum = llvmRegnums[reg];</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(llvmRegnum));</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/// tryAddingSymbolicOperand - trys to add a symbolic operand in place of the</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/// immediate Value in the MCInst. </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/// @param Value      - The immediate Value, has had any PC adjustment made by</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">///                     the caller.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/// @param isBranch   - If the instruction is a branch instruction</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/// @param Address    - The starting address of the instruction</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/// @param Offset     - The byte offset to this immediate in the instruction</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/// @param Width      - The byte width of this immediate in the instruction</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/// If the getOpInfo() function was set when setupForSymbolicDisassembly() was</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/// called then that function is called to get any symbolic information for the</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/// immediate in the instruction using the Address, Offset and Width.  If that</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/// returns non-zero then the symbolic information it returns is used to create </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/// an MCExpr and that is added as an operand to the MCInst.  If getOpInfo()</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/// returns zero and isBranch is true then a symbol look up for immediate Value</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/// is done and if a symbol is found an MCExpr is created with that, else</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/// an MCExpr with the immediate Value is created.  This function returns true</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/// if it adds an operand to the MCInst and false otherwise.</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">  189</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>, <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                     uint64_t Address, uint64_t Offset,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                     uint64_t Width, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">return</span> Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(MI, Value, Address, isBranch,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                       Offset, Width);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/// tryAddingPcLoadReferenceComment - trys to add a comment as to what is being</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/// referenced by a load instruction with the base register that is the rip.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// These can often be addresses in a literal pool.  The Address of the</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/// instruction and its immediate Value are used to determine the address</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/// being referenced in the literal pool entry.  The SymbolLookUp call back will</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/// return a pointer to a literal &#39;C&#39; string if the referenced address is an </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/// address into a section with &#39;C&#39; string literals.</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">  204</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">tryAddingPcLoadReferenceComment</a>(uint64_t Address, uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  Dis-&gt;<a class="code" href="classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">tryAddingPcLoadReferenceComment</a>(Value, Address);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/// translateImmediate  - Appends an immediate operand to an MCInst.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/// @param immediate    - The immediate value to append.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">  216</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint64_t immediate,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                               <span class="keyword">const</span> <a class="code" href="structOperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                               <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// Sign-extend the immediate if necessary.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="X86DisassemblerDecoderCommon_8h.html#aa4b9b8291a90b1a586c468110fb346a4">OperandType</a> <a class="code" href="Target_2LLVMBuild_8txt.html#ac6653103ff5a7ab01c54613c5a0e5b2d">type</a> = (<a class="code" href="X86DisassemblerDecoderCommon_8h.html#aa4b9b8291a90b1a586c468110fb346a4">OperandType</a>)operand.<a class="code" href="structOperandSpecifier.html#aea1718df991133d6972a0bfadc66cfbf">type</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  uint64_t pcrel = 0;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (type == TYPE_RELv) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    pcrel = insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a> +</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            insn.<a class="code" href="structInternalInstruction.html#a5d8adf5f8eca4b73382be0133e570460">immediateOffset</a> + insn.<a class="code" href="structInternalInstruction.html#a3bbafa345f93ec20312858606ce8983a">immediateSize</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#a5b5e7cd9bb41153cfa4b6ea81e0d1b09">displacementSize</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        immediate |= ~(0xffull);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        immediate |= ~(0xffffull);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        immediate |= ~(0xffffffffull);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// By default sign-extend all X86 immediates based on their encoding.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == TYPE_IMM8 || type == TYPE_IMM16 || type == TYPE_IMM32 ||</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;           type == TYPE_IMM64) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint32_t Opcode = mcInst.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">switch</span> (operand.<a class="code" href="structOperandSpecifier.html#af8374a1a0bbfe5c8e5508f8482aae67b">encoding</a>) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="comment">// Special case those X86 instructions that use the imm8 as a set of</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="comment">// bits, bit count, etc. and are not sign-extend.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">if</span> (Opcode != X86::BLENDPSrri &amp;&amp; Opcode != X86::BLENDPDrri &amp;&amp;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;          Opcode != X86::PBLENDWrri &amp;&amp; Opcode != X86::MPSADBWrri &amp;&amp;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;          Opcode != X86::DPPSrri &amp;&amp; Opcode != X86::DPPDrri &amp;&amp;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;          Opcode != X86::INSERTPSrr &amp;&amp; Opcode != X86::VBLENDPSYrri &amp;&amp;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;          Opcode != X86::VBLENDPSYrmi &amp;&amp; Opcode != X86::VBLENDPDYrri &amp;&amp;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;          Opcode != X86::VBLENDPDYrmi &amp;&amp; Opcode != X86::VPBLENDWrri &amp;&amp;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;          Opcode != X86::VMPSADBWrri &amp;&amp; Opcode != X86::VDPPSYrri &amp;&amp;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          Opcode != X86::VDPPSYrmi &amp;&amp; Opcode != X86::VDPPDrri &amp;&amp;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;          Opcode != X86::VINSERTPSrr)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;          immediate |= ~(0xffull);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        immediate |= ~(0xffffull);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        immediate |= ~(0xffffffffull);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">case</span> ENCODING_IO:</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM32:</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM64:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM128:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(<a class="code" href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">X86::XMM0</a> + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM256:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::YMM0 + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM512:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::ZMM0 + (immediate &gt;&gt; 4)));</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> TYPE_REL8:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    pcrel = insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a> + insn.<a class="code" href="structInternalInstruction.html#a5d8adf5f8eca4b73382be0133e570460">immediateOffset</a> + insn.<a class="code" href="structInternalInstruction.html#a3bbafa345f93ec20312858606ce8983a">immediateSize</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span>(immediate &amp; 0x80)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      immediate |= ~(0xffull);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">case</span> TYPE_REL32:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">case</span> TYPE_REL64:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    pcrel = insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a> + insn.<a class="code" href="structInternalInstruction.html#a5d8adf5f8eca4b73382be0133e570460">immediateOffset</a> + insn.<a class="code" href="structInternalInstruction.html#a3bbafa345f93ec20312858606ce8983a">immediateSize</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      immediate |= ~(0xffffffffull);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// operand is 64 bits wide.  Do nothing.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(immediate + pcrel, <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                               insn.<a class="code" href="structInternalInstruction.html#a5d8adf5f8eca4b73382be0133e570460">immediateOffset</a>, insn.<a class="code" href="structInternalInstruction.html#a3bbafa345f93ec20312858606ce8983a">immediateSize</a>,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                               mcInst, Dis))</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(immediate));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// translateRMRegister - Translates a register stored in the R/M field of the</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">///   ModR/M byte to its LLVM equivalent and appends it to an MCInst.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/// @param insn         - The internal instruction to extract the R/M field</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/// @return             - 0 on success; -1 otherwise</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">  326</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a> == EA_BASE_sib64) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a SIB byte&quot;</span>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a>) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected EA base register&quot;</span>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="X86DisassemblerDecoder_8h.html#afc689603f1848ec33ddbac69b8aa1e95a546e3bf7a78bafabd50fbf842b0e87c5">EA_BASE_NONE</a>:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE for ModR/M base&quot;</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define ENTRY(x) case EA_BASE_##x:</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a base; &quot;</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;          <span class="stringliteral">&quot;the operand must be a register.&quot;</span>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define ENTRY(x)                                                      \</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">  case EA_REG_##x:                                                    \</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">    mcInst.addOperand(MCOperand::CreateReg(X86::x)); break;</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/// translateRMMemory - Translates a memory operand stored in the Mod and R/M</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">///   fields of an internal instruction (and possibly its SIB byte) to a memory</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">///   operand in LLVM&#39;s format, and appends it to an MCInst.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">  364</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">// Addresses in an MCInst are represented as five operands:</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">//   1. basereg       (register)  The R/M base, or (if there is a SIB) the </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">//                                SIB base</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">//   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="comment">//                                scale amount</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="comment">//   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">//                                the index (which is multiplied by the </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">//                                scale amount)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">//   4. displacement  (immediate) 0, or the displacement if there is one</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">//   5. segmentreg    (register)  x86_registerNONE for now, but could be set</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">//                                if we have segment overrides</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> baseReg;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> scaleAmount;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> indexReg;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> displacement;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  uint64_t pcrel = 0;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a> == EA_BASE_sib64) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#aecf82cd305a89d85270619af42a0b81e">sibBase</a> != <a class="code" href="X86DisassemblerDecoder_8h.html#a7cb9f08e12fcda158bbe0cee76ef61f7a28642d84aadee3992f08c36ca08b16a5">SIB_BASE_NONE</a>) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#aecf82cd305a89d85270619af42a0b81e">sibBase</a>) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibBase&quot;</span>);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">      case SIB_BASE_##x:                                  \</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">        baseReg = MCOperand::CreateReg(X86::x); break;</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(0);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">// Check whether we are handling VSIB addressing mode for GATHER.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// If sibIndex was set to SIB_INDEX_NONE, index offset is 4 and</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// we should use SIB_INDEX_XMM4|YMM4 for VSIB.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">// I don&#39;t see a way to get the correct IndexReg in readSIB:</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">//   We can tell whether it is VSIB or SIB after instruction ID is decoded,</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">//   but instruction ID may not be decoded yet when calling readSIB.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    uint32_t Opcode = mcInst.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordtype">bool</span> IndexIs128 = (Opcode == X86::VGATHERDPDrm ||</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                       Opcode == X86::VGATHERDPDYrm ||</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                       Opcode == X86::VGATHERQPDrm ||</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                       Opcode == X86::VGATHERDPSrm ||</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                       Opcode == X86::VGATHERQPSrm ||</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                       Opcode == X86::VPGATHERDQrm ||</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                       Opcode == X86::VPGATHERDQYrm ||</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                       Opcode == X86::VPGATHERQQrm ||</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                       Opcode == X86::VPGATHERDDrm ||</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                       Opcode == X86::VPGATHERQDrm);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordtype">bool</span> IndexIs256 = (Opcode == X86::VGATHERQPDYrm ||</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                       Opcode == X86::VGATHERDPSYrm ||</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                       Opcode == X86::VGATHERQPSYrm ||</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                       Opcode == X86::VPGATHERQQYrm ||</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                       Opcode == X86::VPGATHERDDYrm ||</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                       Opcode == X86::VPGATHERQDYrm);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">if</span> (IndexIs128 || IndexIs256) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordtype">unsigned</span> IndexOffset = insn.<a class="code" href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">sibIndex</a> -</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                         (insn.<a class="code" href="structInternalInstruction.html#a401714e4eb9715146c94275270515ba9">addressSize</a> == 8 ? SIB_INDEX_RAX:SIB_INDEX_EAX);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adb">SIBIndex</a> IndexBase = IndexIs256 ? SIB_INDEX_YMM0 : SIB_INDEX_XMM0;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      insn.<a class="code" href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">sibIndex</a> = (<a class="code" href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adb">SIBIndex</a>)(IndexBase + </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                           (insn.<a class="code" href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">sibIndex</a> == <a class="code" href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adba3d035927a65ed81a8869a3f64f669bd0">SIB_INDEX_NONE</a> ? 4 : IndexOffset));</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">sibIndex</a> != <a class="code" href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adba3d035927a65ed81a8869a3f64f669bd0">SIB_INDEX_NONE</a>) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">sibIndex</a>) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibIndex&quot;</span>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">      case SIB_INDEX_##x:                                 \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">        indexReg = MCOperand::CreateReg(X86::x); break;</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(0);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    scaleAmount = <a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(insn.<a class="code" href="structInternalInstruction.html#aa88adec45f0f554d53e34401e24cde8d">sibScale</a>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a>) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="X86DisassemblerDecoder_8h.html#afc689603f1848ec33ddbac69b8aa1e95a546e3bf7a78bafabd50fbf842b0e87c5">EA_BASE_NONE</a>:</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#a15f66c4fc5e09ff60f592a643f68eab3">eaDisplacement</a> == <a class="code" href="X86DisassemblerDecoder_8h.html#a86b3ea534df3a598db89d7d5ff581112a377f7990be2aed8d7547befd58ba4bfc">EA_DISP_NONE</a>) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE and EA_DISP_NONE for ModR/M base&quot;</span>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#a960c71a88602e7284b7a53a43c0d5c04">mode</a> == <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7aeaebd8c1fe2b71a386838da0280c211c">MODE_64BIT</a>){</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        pcrel = insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a> +</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                insn.<a class="code" href="structInternalInstruction.html#ac235f78a50feb97426e7f8149591a08c">displacementOffset</a> + insn.<a class="code" href="structInternalInstruction.html#a5b5e7cd9bb41153cfa4b6ea81e0d1b09">displacementSize</a>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">tryAddingPcLoadReferenceComment</a>(insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a> +</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                        insn.<a class="code" href="structInternalInstruction.html#ac235f78a50feb97426e7f8149591a08c">displacementOffset</a>,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                        insn.<a class="code" href="structInternalInstruction.html#a309eb7e0aad285e543bf18e55948bb5e">displacement</a> + pcrel, Dis);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::RIP); <span class="comment">// Section 2.2.1.6</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(0);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(0);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_SI:</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::BX);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::SI);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_DI:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::BX);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::DI);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_SI:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::BP);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::SI);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_DI:</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      baseReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::BP);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::DI);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      indexReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(0);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">eaBase</a>) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected eaBase&quot;</span>);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="comment">// Here, we will use the fill-ins defined above.  However,</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">//   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="comment">//   sib and sib64 were handled in the top-level if, so they&#39;re only</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="comment">//   placeholders to keep the compiler happy.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ENTRY(x)                                        \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">      case EA_BASE_##x:                                 \</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">        baseReg = MCOperand::CreateReg(X86::x); break; </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define ENTRY(x) case EA_REG_##x:</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <a class="code" href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#undef ENTRY</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M memory operand may not be a register; &quot;</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;              <span class="stringliteral">&quot;the base field must be a base.&quot;</span>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    }</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    </div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    scaleAmount = <a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(1);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  displacement = <a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(insn.<a class="code" href="structInternalInstruction.html#a309eb7e0aad285e543bf18e55948bb5e">displacement</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> uint8_t segmentRegnums[<a class="code" href="X86DisassemblerDecoder_8h.html#a678cc792a7ece4943c203fd18e57ad46a2455fce77c2692279ca526d892cbba94">SEG_OVERRIDE_max</a>] = {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    0,        <span class="comment">// SEG_OVERRIDE_NONE</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    X86::CS,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    X86::SS,</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    X86::DS,</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    X86::ES,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">X86::FS</a>,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">X86::GS</a></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  };</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  segmentReg = <a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(segmentRegnums[insn.<a class="code" href="structInternalInstruction.html#afe0d37da2b3ba81a20c6c2b40b58e6e3">segmentOverride</a>]);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(scaleAmount);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(indexReg);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(insn.<a class="code" href="structInternalInstruction.html#a309eb7e0aad285e543bf18e55948bb5e">displacement</a> + pcrel, <span class="keyword">false</span>,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                               insn.<a class="code" href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">startLocation</a>, insn.<a class="code" href="structInternalInstruction.html#ac235f78a50feb97426e7f8149591a08c">displacementOffset</a>,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                               insn.<a class="code" href="structInternalInstruction.html#a5b5e7cd9bb41153cfa4b6ea81e0d1b09">displacementSize</a>, mcInst, Dis))</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(displacement);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/// translateRM - Translates an operand stored in the R/M (and possibly SIB)</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">///   byte of an instruction to LLVM form, and appends it to an MCInst.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/// @param insn         - The instruction to extract Mod, R/M, and SIB fields</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">///                       from.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/// @return             - 0 on success; nonzero otherwise</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">  548</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code" href="structOperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                        <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="structOperandSpecifier.html#aea1718df991133d6972a0bfadc66cfbf">type</a>) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected type for a R/M operand&quot;</span>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> TYPE_R8:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">case</span> TYPE_R16:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">case</span> TYPE_R32:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> TYPE_R64:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">case</span> TYPE_Rv:</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">case</span> TYPE_MM:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">case</span> TYPE_MM32:</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">case</span> TYPE_MM64:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM:</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM32:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM64:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM128:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM256:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM512:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> TYPE_DEBUGREG:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> TYPE_CONTROLREG:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(mcInst, insn);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">case</span> TYPE_M:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">case</span> TYPE_M8:</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">case</span> TYPE_M16:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">case</span> TYPE_M32:</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">case</span> TYPE_M64:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">case</span> TYPE_M128:</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">case</span> TYPE_M256:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordflow">case</span> TYPE_M512:</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">case</span> TYPE_Mv:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">case</span> TYPE_M32FP:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">case</span> TYPE_M64FP:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">case</span> TYPE_M80FP:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">case</span> TYPE_M16INT:</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">case</span> TYPE_M32INT:</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">case</span> TYPE_M64INT:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> TYPE_M1616:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">case</span> TYPE_M1632:</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">case</span> TYPE_M1664:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> TYPE_LEA:</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(mcInst, insn, Dis);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/// translateFPRegister - Translates a stack position on the FPU stack to its</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">///   LLVM form, and appends it to an MCInst.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/// @param stackPos     - The stack position to translate.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/// @return             - 0 on success; nonzero otherwise.</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#ab39836b0e9db7069ddbd0f422dbf2a51">  600</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#ab39836b0e9db7069ddbd0f422dbf2a51">translateFPRegister</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                               uint8_t stackPos) {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">if</span> (stackPos &gt;= 8) {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Invalid FP stack position&quot;</span>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(X86::ST0 + stackPos));</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/// translateOperand - Translates an operand stored in an internal instruction </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">///   to LLVM&#39;s format and appends it to an MCInst.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to append to.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/// @param operand      - The operand, as stored in the descriptor table.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/// @return             - false on success; true otherwise.</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">  619</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <span class="keyword">const</span> <a class="code" href="structOperandSpecifier.html">OperandSpecifier</a> &amp;operand,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                             <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="structOperandSpecifier.html#af8374a1a0bbfe5c8e5508f8482aae67b">encoding</a>) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unhandled operand encoding during translation&quot;</span>);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">case</span> ENCODING_REG:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#a04cb5db41677eb5617f830ad43744861">reg</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">case</span> ENCODING_RM:</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(mcInst, operand, insn, Dis);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">case</span> ENCODING_CB:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">case</span> ENCODING_CW:</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">case</span> ENCODING_CD:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">case</span> ENCODING_CP:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">case</span> ENCODING_CO:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">case</span> ENCODING_CT:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Translation of code offsets isn&#39;t supported.&quot;</span>);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> ENCODING_IB:</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">case</span> ENCODING_IW:</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">case</span> ENCODING_ID:</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> ENCODING_IO:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">case</span> ENCODING_Iv:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">case</span> ENCODING_Ia:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(mcInst,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                       insn.<a class="code" href="structInternalInstruction.html#ab5314a93238a56e68a1c9d79bec379fd">immediates</a>[insn.<a class="code" href="structInternalInstruction.html#ac5f51c961d719eef66fb21bd4c89d04e">numImmediatesTranslated</a>++],</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                       operand,</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                       insn,</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                       Dis);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">case</span> ENCODING_RB:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">case</span> ENCODING_RW:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">case</span> ENCODING_RD:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">case</span> ENCODING_RO:</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#a2353992733d9d87cede9036141b49003">opcodeRegister</a>);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> ENCODING_I:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#ab39836b0e9db7069ddbd0f422dbf2a51">translateFPRegister</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#ae69f63a63b1294cc7f67388b7afd93cd">opcodeModifier</a>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">case</span> ENCODING_Rv:</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#a2353992733d9d87cede9036141b49003">opcodeRegister</a>);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">case</span> ENCODING_VVVV:</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#a0f0d4f1135621b45a79af03c3ad02bf4">vvvv</a>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">case</span> ENCODING_DUP:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#aed6c81f3fa45d9098d16fca6a75334b6">operands</a>[operand.<a class="code" href="structOperandSpecifier.html#aea1718df991133d6972a0bfadc66cfbf">type</a> - TYPE_DUP0],</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                            insn, Dis);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/// translateInstruction - Translates an internal instruction and all its</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">///   operands to an MCInst.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/// @param mcInst       - The MCInst to populate with the instruction&#39;s data.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/// @param insn         - The internal instruction.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/// @return             - false on success; true otherwise.</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">  677</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">translateInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                <a class="code" href="structInternalInstruction.html">InternalInstruction</a> &amp;insn,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis) {  </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (!insn.<a class="code" href="structInternalInstruction.html#a1d85c98f4456ef539774d603d4e15e0d">spec</a>) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Instruction has no specification&quot;</span>);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(insn.<a class="code" href="structInternalInstruction.html#a2c614fda371a4b9cd14cf06154458364">instructionID</a>);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">// prefix bytes should be disassembled as xrelease and xacquire then set the</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">// opcode to those instead of the rep and repne opcodes.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#ad8cbe37cf206026716c7b05a5ea06ba5">xAcquireRelease</a>) {</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">if</span>(mcInst.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::REP_PREFIX)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XRELEASE_PREFIX);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(mcInst.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::REPNE_PREFIX)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      mcInst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XACQUIRE_PREFIX);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  }</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="README__ALTIVEC_8txt.html#a98586ea01a32ff5046b0868b036a1849">index</a>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  insn.<a class="code" href="structInternalInstruction.html#ac5f51c961d719eef66fb21bd4c89d04e">numImmediatesTranslated</a> = 0;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">for</span> (index = 0; index &lt; <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a5f403e1e45149893b0ea54d8796cc921">X86_MAX_OPERANDS</a>; ++<a class="code" href="README__ALTIVEC_8txt.html#a98586ea01a32ff5046b0868b036a1849">index</a>) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="structInternalInstruction.html#aed6c81f3fa45d9098d16fca6a75334b6">operands</a>[index].<a class="code" href="structOperandSpecifier.html#af8374a1a0bbfe5c8e5508f8482aae67b">encoding</a> != ENCODING_NONE) {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a class="code" href="structInternalInstruction.html#aed6c81f3fa45d9098d16fca6a75334b6">operands</a>[index], insn, Dis)) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    }</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a8ee31c3aef0fbecf9e80aaeb7abbf961">  711</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="X86Disassembler_8cpp.html#a8ee31c3aef0fbecf9e80aaeb7abbf961">createX86_32Disassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html">X86Disassembler::X86GenericDisassembler</a>(STI, <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7a43026c766e3f6ed1988064019cf4aa39">MODE_32BIT</a>,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                                     T.<a class="code" href="classllvm_1_1Target.html#a7651fe8a3f256578e9f0985aa4ffe7c9">createMCInstrInfo</a>());</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;}</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#afd818f51ad50d0d4d8252b849f446a24">  717</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="X86Disassembler_8cpp.html#afd818f51ad50d0d4d8252b849f446a24">createX86_64Disassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html">X86Disassembler::X86GenericDisassembler</a>(STI, <a class="code" href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7aeaebd8c1fe2b71a386838da0280c211c">MODE_64BIT</a>,</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                                     T.<a class="code" href="classllvm_1_1Target.html#a7651fe8a3f256578e9f0985aa4ffe7c9">createMCInstrInfo</a>());</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;}</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">  723</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code" href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">LLVMInitializeX86Disassembler</a>() { </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">// Register the disassembler.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">TheX86_32Target</a>, </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                         <a class="code" href="X86Disassembler_8cpp.html#a8ee31c3aef0fbecf9e80aaeb7abbf961">createX86_32Disassembler</a>);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">TheX86_64Target</a>,</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                         <a class="code" href="X86Disassembler_8cpp.html#afd818f51ad50d0d4d8252b849f446a24">createX86_64Disassembler</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;}</div><div class="ttc" id="structInternalInstruction_html_a5d8adf5f8eca4b73382be0133e570460"><div class="ttname"><a href="structInternalInstruction.html#a5d8adf5f8eca4b73382be0133e570460">InternalInstruction::immediateOffset</a></div><div class="ttdeci">uint8_t immediateOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00562">X86DisassemblerDecoder.h:562</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_afd818f51ad50d0d4d8252b849f446a24"><div class="ttname"><a href="X86Disassembler_8cpp.html#afd818f51ad50d0d4d8252b849f446a24">createX86_64Disassembler</a></div><div class="ttdeci">static MCDisassembler * createX86_64Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00717">X86Disassembler.cpp:717</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7cb9f08e12fcda158bbe0cee76ef61f7a28642d84aadee3992f08c36ca08b16a5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7cb9f08e12fcda158bbe0cee76ef61f7a28642d84aadee3992f08c36ca08b16a5">SIB_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00407">X86DisassemblerDecoder.h:407</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a04cb5db41677eb5617f830ad43744861"><div class="ttname"><a href="structInternalInstruction.html#a04cb5db41677eb5617f830ad43744861">InternalInstruction::reg</a></div><div class="ttdeci">Reg reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1MemoryObject_html_abdc585424899d8828ea8f334150e28b1"><div class="ttname"><a href="classllvm_1_1MemoryObject.html#abdc585424899d8828ea8f334150e28b1">llvm::MemoryObject::readByte</a></div><div class="ttdeci">virtual int readByte(uint64_t address, uint8_t *ptr) const =0</div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aa7c2d86a8c8ecfb0cd3627aceac7afb6"><div class="ttname"><a href="X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">translateInstruction</a></div><div class="ttdeci">static bool translateInstruction(MCInst &amp;target, InternalInstruction &amp;source, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00677">X86Disassembler.cpp:677</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7de47001df3a0b4540540594eb3ccfff"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7de47001df3a0b4540540594eb3ccfff">dlog_t</a></div><div class="ttdeci">void(* dlog_t)(void *arg, const char *log)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00506">X86DisassemblerDecoder.h:506</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a5a6a05b7d9e9efb3f7b098c20fa0088a"><div class="ttname"><a href="Target_2README_8txt.html#a5a6a05b7d9e9efb3f7b098c20fa0088a">s</a></div><div class="ttdeci">multiplies can be turned into SHL s</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00408">Target/README.txt:408</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00204">Target/README.txt:204</a></div></div>
<div class="ttc" id="classllvm_1_1MemoryObject_html"><div class="ttname"><a href="classllvm_1_1MemoryObject.html">llvm::MemoryObject</a></div><div class="ttdef"><b>Definition:</b> <a href="MemoryObject_8h_source.html#l00022">MemoryObject.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a53a76cafb36975cd8069ffa73beb86aa"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">llvm::MCOperand::CreateReg</a></div><div class="ttdeci">static MCOperand CreateReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00111">MCInst.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfa479de3ea37ad5b24dd2965b879747f6b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa479de3ea37ad5b24dd2965b879747f6b">llvm::X86::BX_DI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00059">X86Disassembler.cpp:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">llvm::X86II::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00426">X86BaseInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00028">MCDisassembler.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae8381623b66af7d8e29f051b8d03ea93"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae8381623b66af7d8e29f051b8d03ea93">llvm::Intrinsic::log</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l01256">Intrinsics.h:1256</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00138">MCDisassembler.h:138</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ab39836b0e9db7069ddbd0f422dbf2a51"><div class="ttname"><a href="X86Disassembler_8cpp.html#ab39836b0e9db7069ddbd0f422dbf2a51">translateFPRegister</a></div><div class="ttdeci">static bool translateFPRegister(MCInst &amp;mcInst, uint8_t stackPos)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00600">X86Disassembler.cpp:600</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ad8cbe37cf206026716c7b05a5ea06ba5"><div class="ttname"><a href="structInternalInstruction.html#ad8cbe37cf206026716c7b05a5ea06ba5">InternalInstruction::xAcquireRelease</a></div><div class="ttdeci">BOOL xAcquireRelease</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00551">X86DisassemblerDecoder.h:551</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ab22d1a1edb10d251c1e06618f5b7344b"><div class="ttname"><a href="X86Disassembler_8cpp.html#ab22d1a1edb10d251c1e06618f5b7344b">regionReader</a></div><div class="ttdeci">static int regionReader(const void *arg, uint8_t *byte, uint64_t address)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00091">X86Disassembler.cpp:91</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00355">X86DisassemblerDecoder.h:355</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a409baefdf6be89e38deebefb129c1978"><div class="ttname"><a href="X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a></div><div class="ttdeci">static void translateImmediate(MCInst &amp;mcInst, uint64_t immediate, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00216">X86Disassembler.cpp:216</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ac235f78a50feb97426e7f8149591a08c"><div class="ttname"><a href="structInternalInstruction.html#ac235f78a50feb97426e7f8149591a08c">InternalInstruction::displacementOffset</a></div><div class="ttdeci">uint8_t displacementOffset</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00561">X86DisassemblerDecoder.h:561</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a3a55e24e218c4bff1f03ef64da4c3725"><div class="ttname"><a href="structInternalInstruction.html#a3a55e24e218c4bff1f03ef64da4c3725">InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00529">X86DisassemblerDecoder.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00055">MCDisassembler.h:55</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a549ce06ad85d0726a93b2768ae7c7da7a43026c766e3f6ed1988064019cf4aa39"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7a43026c766e3f6ed1988064019cf4aa39">MODE_32BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00553">X86DisassemblerDecoderCommon.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler_html_a0a281c27adf077cd37914ce4cf6fd357"><div class="ttname"><a href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a0a281c27adf077cd37914ce4cf6fd357">llvm::X86Disassembler::X86GenericDisassembler::X86GenericDisassembler</a></div><div class="ttdeci">X86GenericDisassembler(const MCSubtargetInfo &amp;STI, DisassemblerMode mode, const MCInstrInfo *MII)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00075">X86Disassembler.cpp:75</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00727">TargetRegistry.h:727</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aec808a2f1cfc9d91bebad3ca6a405b1a"><div class="ttname"><a href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">XMM0</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI ADD32rr ESI XMM0</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00214">README-SSE.txt:214</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a2c614fda371a4b9cd14cf06154458364"><div class="ttname"><a href="structInternalInstruction.html#a2c614fda371a4b9cd14cf06154458364">InternalInstruction::instructionID</a></div><div class="ttdeci">uint16_t instructionID</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00576">X86DisassemblerDecoder.h:576</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a401714e4eb9715146c94275270515ba9"><div class="ttname"><a href="structInternalInstruction.html#a401714e4eb9715146c94275270515ba9">InternalInstruction::addressSize</a></div><div class="ttdeci">uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00555">X86DisassemblerDecoder.h:555</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html_a7651fe8a3f256578e9f0985aa4ffe7c9"><div class="ttname"><a href="classllvm_1_1Target.html#a7651fe8a3f256578e9f0985aa4ffe7c9">llvm::Target::createMCInstrInfo</a></div><div class="ttdeci">MCInstrInfo * createMCInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00298">TargetRegistry.h:298</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a1d85c98f4456ef539774d603d4e15e0d"><div class="ttname"><a href="structInternalInstruction.html#a1d85c98f4456ef539774d603d4e15e0d">InternalInstruction::spec</a></div><div class="ttdeci">const struct InstructionSpecifier * spec</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00578">X86DisassemblerDecoder.h:578</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfac3848eebb47273fc0d103aa6e8f2b792"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfac3848eebb47273fc0d103aa6e8f2b792">llvm::X86::sib</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00062">X86Disassembler.cpp:62</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a5f403e1e45149893b0ea54d8796cc921"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a5f403e1e45149893b0ea54d8796cc921">X86_MAX_OPERANDS</a></div><div class="ttdeci">#define X86_MAX_OPERANDS</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00532">X86DisassemblerDecoderCommon.h:532</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html">X86DisassemblerDecoder.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ac132a29b643b352088cd55b4730afea3"><div class="ttname"><a href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">llvm::TheX86_64Target</a></div><div class="ttdeci">Target TheX86_64Target</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00031">X86MCTargetDesc.h:31</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a5b5e7cd9bb41153cfa4b6ea81e0d1b09"><div class="ttname"><a href="structInternalInstruction.html#a5b5e7cd9bb41153cfa4b6ea81e0d1b09">InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00556">X86DisassemblerDecoder.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfa054eabdfa18b90440948ed7de90566f6"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa054eabdfa18b90440948ed7de90566f6">llvm::X86::BX_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00058">X86Disassembler.cpp:58</a></div></div>
<div class="ttc" id="structOperandSpecifier_html_af8374a1a0bbfe5c8e5508f8482aae67b"><div class="ttname"><a href="structOperandSpecifier.html#af8374a1a0bbfe5c8e5508f8482aae67b">OperandSpecifier::encoding</a></div><div class="ttdeci">uint8_t encoding</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00511">X86DisassemblerDecoderCommon.h:511</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00346">X86DisassemblerDecoder.h:346</a></div></div>
<div class="ttc" id="structOperandSpecifier_html"><div class="ttname"><a href="structOperandSpecifier.html">OperandSpecifier</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00510">X86DisassemblerDecoderCommon.h:510</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a549ce06ad85d0726a93b2768ae7c7da7"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7">DisassemblerMode</a></div><div class="ttdeci">DisassemblerMode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00551">X86DisassemblerDecoderCommon.h:551</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a67e6e1688bcff4c9ea17a36f5cd8b8b0"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="ttdeci">#define EA_BASES_64BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00169">X86DisassemblerDecoder.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfa3988fbb34b7d4089448cf3bf2c2e21d2"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa3988fbb34b7d4089448cf3bf2c2e21d2">llvm::X86::sib64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00063">X86Disassembler.cpp:63</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a06e3b1499180a2b92acc66f9203ac920"><div class="ttname"><a href="X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a></div><div class="ttdeci">static void translateRegister(MCInst &amp;mcInst, Reg reg)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00158">X86Disassembler.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00104">MCDisassembler.h:104</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a549ce06ad85d0726a93b2768ae7c7da7aeaebd8c1fe2b71a386838da0280c211c"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#a549ce06ad85d0726a93b2768ae7c7da7aeaebd8c1fe2b71a386838da0280c211c">MODE_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00554">X86DisassemblerDecoderCommon.h:554</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeb806eaaca65c1a593f5af3078798819"><div class="ttname"><a href="X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a></div><div class="ttdeci">static bool translateOperand(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00619">X86Disassembler.cpp:619</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_ab25ce1a76d8c2513a49fc46d6edab095"><div class="ttname"><a href="README-SSE_8txt.html#ab25ce1a76d8c2513a49fc46d6edab095">byte</a></div><div class="ttdeci">SSE Variable shift can be custom lowered to something like which uses a small table unaligned load shuffle instead of going through memory byte</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00007">README-SSE.txt:7</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a2353992733d9d87cede9036141b49003"><div class="ttname"><a href="structInternalInstruction.html#a2353992733d9d87cede9036141b49003">InternalInstruction::opcodeRegister</a></div><div class="ttdeci">Reg opcodeRegister</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00609">X86DisassemblerDecoder.h:609</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_afc689603f1848ec33ddbac69b8aa1e95a546e3bf7a78bafabd50fbf842b0e87c5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#afc689603f1848ec33ddbac69b8aa1e95a546e3bf7a78bafabd50fbf842b0e87c5">EA_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00376">X86DisassemblerDecoder.h:376</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ac5f51c961d719eef66fb21bd4c89d04e"><div class="ttname"><a href="structInternalInstruction.html#ac5f51c961d719eef66fb21bd4c89d04e">InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00603">X86DisassemblerDecoder.h:603</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfa9ab738e845db4698317ac000ef40e1fa"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa9ab738e845db4698317ac000ef40e1fa">llvm::X86::BP_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00060">X86Disassembler.cpp:60</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">llvm::X86II::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00427">X86BaseInfo.h:427</a></div></div>
<div class="ttc" id="structInternalInstruction_html_aa88adec45f0f554d53e34401e24cde8d"><div class="ttname"><a href="structInternalInstruction.html#aa88adec45f0f554d53e34401e24cde8d">InternalInstruction::sibScale</a></div><div class="ttdeci">uint8_t sibScale</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00628">X86DisassemblerDecoder.h:628</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a0f0d4f1135621b45a79af03c3ad02bf4"><div class="ttname"><a href="structInternalInstruction.html#a0f0d4f1135621b45a79af03c3ad02bf4">InternalInstruction::vvvv</a></div><div class="ttdeci">Reg vvvv</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00586">X86DisassemblerDecoder.h:586</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a1982ca18fc4821e63790ae1fa8e4cabe"><div class="ttname"><a href="X86Disassembler_8cpp.html#a1982ca18fc4821e63790ae1fa8e4cabe">x86DisassemblerDebug</a></div><div class="ttdeci">void x86DisassemblerDebug(const char *file, unsigned line, const char *s)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00038">X86Disassembler.cpp:38</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a2af8cf971611d096b00b34eece806adba3d035927a65ed81a8869a3f64f669bd0"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adba3d035927a65ed81a8869a3f64f669bd0">SIB_INDEX_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00393">X86DisassemblerDecoder.h:393</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_a8ef54f27fddd11cc461b2b231fc2d23c"><div class="ttname"><a href="Target_2X86_2README_8txt.html#a8ef54f27fddd11cc461b2b231fc2d23c">ret</a></div><div class="ttdeci">to esp esp setne al movzbw ax esp setg cl movzbw cx cmove cx cl jne LBB1_2 esp ret(also really horrible code on ppc).This is due to the expand code for 64-bit compares.GCC produces multiple branches</div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a2af8cf971611d096b00b34eece806adb"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a2af8cf971611d096b00b34eece806adb">SIBIndex</a></div><div class="ttdeci">SIBIndex</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00392">X86DisassemblerDecoder.h:392</a></div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="README-Thumb_8txt_html_ad7bf7cc723b97ab4a518502c217ddbd7"><div class="ttname"><a href="README-Thumb_8txt.html#ad7bf7cc723b97ab4a518502c217ddbd7">mode</a></div><div class="ttdeci">*Add support for compiling functions in both ARM and Thumb mode</div><div class="ttdef"><b>Definition:</b> <a href="README-Thumb_8txt_source.html#l00005">README-Thumb.txt:5</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_accfb55370b28fdf347aafe7643e60e44"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#accfb55370b28fdf347aafe7643e60e44">llvm::MCInstrInfo::getName</a></div><div class="ttdeci">const char * getName(unsigned Opcode) const </div><div class="ttdoc">getName - Returns the name for the instructions with the given opcode. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00054">MCInstrInfo.h:54</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5cdd6ae6b245e832e7cc5e4edf035cb2"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5cdd6ae6b245e832e7cc5e4edf035cb2">MII</a></div><div class="ttdeci">const MCInstrInfo &amp; MII</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00055">MCModuleYAML.cpp:55</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a967004f254ec4b0e36dca9b2db27f139"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="ttdeci">#define ALL_SIB_BASES</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00351">X86DisassemblerDecoder.h:351</a></div></div>
<div class="ttc" id="MemoryObject_8h_html"><div class="ttname"><a href="MemoryObject_8h.html">MemoryObject.h</a></div></div>
<div class="ttc" id="namespacellvm_html_af353014bfa72c4b1b8db88e18d64fa5f"><div class="ttname"><a href="namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">llvm::TheX86_32Target</a></div><div class="ttdeci">Target TheX86_32Target</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00031">X86MCTargetDesc.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="structInternalInstruction_html_aed6c81f3fa45d9098d16fca6a75334b6"><div class="ttname"><a href="structInternalInstruction.html#aed6c81f3fa45d9098d16fca6a75334b6">InternalInstruction::operands</a></div><div class="ttdeci">const struct OperandSpecifier * operands</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00631">X86DisassemblerDecoder.h:631</a></div></div>
<div class="ttc" id="Target_2LLVMBuild_8txt_html_ac6653103ff5a7ab01c54613c5a0e5b2d"><div class="ttname"><a href="Target_2LLVMBuild_8txt.html#ac6653103ff5a7ab01c54613c5a0e5b2d">type</a></div><div class="ttdeci">with the configured native if any[component_1] type</div><div class="ttdef"><b>Definition:</b> <a href="Target_2LLVMBuild_8txt_source.html#l00032">Target/LLVMBuild.txt:32</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a98586ea01a32ff5046b0868b036a1849"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a98586ea01a32ff5046b0868b036a1849">index</a></div><div class="ttdeci">splat index</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00186">README_ALTIVEC.txt:186</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a309eb7e0aad285e543bf18e55948bb5e"><div class="ttname"><a href="structInternalInstruction.html#a309eb7e0aad285e543bf18e55948bb5e">InternalInstruction::displacement</a></div><div class="ttdeci">int32_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00599">X86DisassemblerDecoder.h:599</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00036">MCDisassembler.cpp:36</a></div></div>
<div class="ttc" id="X86Disassembler_8h_html"><div class="ttname"><a href="X86Disassembler_8h.html">X86Disassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler_html_a50f094c39d4e6423aab11b002bd1a42e"><div class="ttname"><a href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html#a50f094c39d4e6423aab11b002bd1a42e">llvm::X86Disassembler::X86GenericDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;instr, uint64_t &amp;size, const MemoryObject &amp;region, uint64_t address, raw_ostream &amp;vStream, raw_ostream &amp;cStream) const </div><div class="ttdoc">getInstruction - See MCDisassembler. </div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00115">X86Disassembler.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00157">MCInst.h:157</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aace6b74b8ffb4a67a94c8720813f18c2"><div class="ttname"><a href="X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a></div><div class="ttdeci">static bool translateRM(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00548">X86Disassembler.cpp:548</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ad1c30e097c62d7d189050daf0e6cbe7b"><div class="ttname"><a href="X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a></div><div class="ttdeci">static bool translateRMMemory(MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00364">X86Disassembler.cpp:364</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_aa4b9b8291a90b1a586c468110fb346a4"><div class="ttname"><a href="X86DisassemblerDecoderCommon_8h.html#aa4b9b8291a90b1a586c468110fb346a4">OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00500">X86DisassemblerDecoderCommon.h:500</a></div></div>
<div class="ttc" id="structInternalInstruction_html"><div class="ttname"><a href="structInternalInstruction.html">InternalInstruction</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00511">X86DisassemblerDecoder.h:511</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00101">Debug.cpp:101</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ab5314a93238a56e68a1c9d79bec379fd"><div class="ttname"><a href="structInternalInstruction.html#ab5314a93238a56e68a1c9d79bec379fd">InternalInstruction::immediates</a></div><div class="ttdeci">uint64_t immediates[2]</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00604">X86DisassemblerDecoder.h:604</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a646881a4b5b28cd1d0a52a42642c8f49"><div class="ttname"><a href="X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">LLVMInitializeX86Disassembler</a></div><div class="ttdeci">void LLVMInitializeX86Disassembler()</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00723">X86Disassembler.cpp:723</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00049">X86Disassembler.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00078">TargetRegistry.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1e77a1ccbb0052debdff8b890151d3cfa08bf612dd15d4704289288f0e2467158"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1e77a1ccbb0052debdff8b890151d3cfa08bf612dd15d4704289288f0e2467158">llvm::X86::BP_DI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00061">X86Disassembler.cpp:61</a></div></div>
<div class="ttc" id="Target_2LLVMBuild_8txt_html_a0a7dda01e492ab840f69fa4250e00134"><div class="ttname"><a href="Target_2LLVMBuild_8txt.html#a0a7dda01e492ab840f69fa4250e00134">target</a></div><div class="ttdeci">with the configured native target</div><div class="ttdef"><b>Definition:</b> <a href="Target_2LLVMBuild_8txt_source.html#l00030">Target/LLVMBuild.txt:30</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_acffec50bf53b6bde81c96e0951d577eb"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="ttdeci">#define REGS_ZMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00283">X86DisassemblerDecoder.h:283</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a3bbafa345f93ec20312858606ce8983a"><div class="ttname"><a href="structInternalInstruction.html#a3bbafa345f93ec20312858606ce8983a">InternalInstruction::immediateSize</a></div><div class="ttdeci">uint8_t immediateSize</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00557">X86DisassemblerDecoder.h:557</a></div></div>
<div class="ttc" id="structInternalInstruction_html_aecf82cd305a89d85270619af42a0b81e"><div class="ttname"><a href="structInternalInstruction.html#aecf82cd305a89d85270619af42a0b81e">InternalInstruction::sibBase</a></div><div class="ttdeci">SIBBase sibBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00629">X86DisassemblerDecoder.h:629</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a15f66c4fc5e09ff60f592a643f68eab3"><div class="ttname"><a href="structInternalInstruction.html#a15f66c4fc5e09ff60f592a643f68eab3">InternalInstruction::eaDisplacement</a></div><div class="ttdeci">EADisplacement eaDisplacement</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00622">X86DisassemblerDecoder.h:622</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aea1e232218bf327acf353b1f07db2f86"><div class="ttname"><a href="X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a></div><div class="ttdeci">static bool translateRMRegister(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00326">X86Disassembler.cpp:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html">llvm::X86Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8h_source.html#l00098">X86Disassembler.h:98</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a960c71a88602e7284b7a53a43c0d5c04"><div class="ttname"><a href="structInternalInstruction.html#a960c71a88602e7284b7a53a43c0d5c04">InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00527">X86DisassemblerDecoder.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ad26f3c85c2f3b28caa4e9a7522e0d7bd"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">llvm::MCOperand::CreateImm</a></div><div class="ttdeci">static MCOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00117">MCInst.h:117</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ab255c3e1663cdfbdebbe1b199140a950"><div class="ttname"><a href="structInternalInstruction.html#ab255c3e1663cdfbdebbe1b199140a950">InternalInstruction::readerCursor</a></div><div class="ttdeci">uint64_t readerCursor</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00517">X86DisassemblerDecoder.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7c194da583ffb0dd2fab50331e4cbc41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="ttdeci">#define REGS_XMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00215">X86DisassemblerDecoder.h:215</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a8b039b49b0328a216cb2e7704d330873"><div class="ttname"><a href="X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a></div><div class="ttdeci">static void logger(void *arg, const char *log)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00102">X86Disassembler.cpp:102</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a678cc792a7ece4943c203fd18e57ad46a2455fce77c2692279ca526d892cbba94"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a678cc792a7ece4943c203fd18e57ad46a2455fce77c2692279ca526d892cbba94">SEG_OVERRIDE_max</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00446">X86DisassemblerDecoder.h:446</a></div></div>
<div class="ttc" id="structInternalInstruction_html_abe6c3d2f697137970d48ad392ec9d26d"><div class="ttname"><a href="structInternalInstruction.html#abe6c3d2f697137970d48ad392ec9d26d">InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00621">X86DisassemblerDecoder.h:621</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00688">R600InstrInfo.cpp:688</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00053">MCDisassembler.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ab989dba004fc91ca37606095e0a98b54"><div class="ttname"><a href="X86Disassembler_8cpp.html#ab989dba004fc91ca37606095e0a98b54">x86DisassemblerGetInstrName</a></div><div class="ttdeci">const char * x86DisassemblerGetInstrName(unsigned Opcode, const void *mii)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00044">X86Disassembler.cpp:44</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a8ee31c3aef0fbecf9e80aaeb7abbf961"><div class="ttname"><a href="X86Disassembler_8cpp.html#a8ee31c3aef0fbecf9e80aaeb7abbf961">createX86_32Disassembler</a></div><div class="ttdeci">static MCDisassembler * createX86_32Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00711">X86Disassembler.cpp:711</a></div></div>
<div class="ttc" id="namespacellvm_html_a8ad4ae565ad87db4c534952e2c88f310"><div class="ttname"><a href="namespacellvm.html#a8ad4ae565ad87db4c534952e2c88f310">llvm::nulls</a></div><div class="ttdeci">raw_ostream &amp; nulls()</div><div class="ttdoc">nulls() - This returns a reference to a raw_ostream which discards output. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="structInternalInstruction_html_a0688805de40e76e7694ce3b026f9f41f"><div class="ttname"><a href="structInternalInstruction.html#a0688805de40e76e7694ce3b026f9f41f">InternalInstruction::sibIndex</a></div><div class="ttdeci">SIBIndex sibIndex</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00627">X86DisassemblerDecoder.h:627</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="structOperandSpecifier_html_aea1718df991133d6972a0bfadc66cfbf"><div class="ttname"><a href="structOperandSpecifier.html#aea1718df991133d6972a0bfadc66cfbf">OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoderCommon_8h_source.html#l00512">X86DisassemblerDecoderCommon.h:512</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a86b3ea534df3a598db89d7d5ff581112a377f7990be2aed8d7547befd58ba4bfc"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a86b3ea534df3a598db89d7d5ff581112a377f7990be2aed8d7547befd58ba4bfc">EA_DISP_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00419">X86DisassemblerDecoder.h:419</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a6fc6928518e9a8c348d985bec97d382e"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="ttdeci">#define REGS_YMM</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00249">X86DisassemblerDecoder.h:249</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aa49626340dd008810da4c2f48358f4e5"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="ttdeci">#define EA_BASES_32BIT</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00133">X86DisassemblerDecoder.h:133</a></div></div>
<div class="ttc" id="structInternalInstruction_html_aa21169901ecfa8cafe99dc89f912f775"><div class="ttname"><a href="structInternalInstruction.html#aa21169901ecfa8cafe99dc89f912f775">InternalInstruction::length</a></div><div class="ttdeci">size_t length</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00531">X86DisassemblerDecoder.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a1b60a6b1a712ef1cf38bfb55dc2089a0"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">llvm::MCDisassembler::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(int64_t Value, uint64_t Address) const </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8cpp_source.html#l00047">MCDisassembler.cpp:47</a></div></div>
<div class="ttc" id="structInternalInstruction_html_afe0d37da2b3ba81a20c6c2b40b58e6e3"><div class="ttname"><a href="structInternalInstruction.html#afe0d37da2b3ba81a20c6c2b40b58e6e3">InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00549">X86DisassemblerDecoder.h:549</a></div></div>
<div class="ttc" id="structInternalInstruction_html_ae69f63a63b1294cc7f67388b7afd93cd"><div class="ttname"><a href="structInternalInstruction.html#ae69f63a63b1294cc7f67388b7afd93cd">InternalInstruction::opcodeModifier</a></div><div class="ttdeci">uint8_t opcodeModifier</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00608">X86DisassemblerDecoder.h:608</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler_html"><div class="ttname"><a href="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html">llvm::X86Disassembler::X86GenericDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8h_source.html#l00103">X86Disassembler.h:103</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8c_html_a6c71d4e276f8fe7ce11b7a8456821d7c"><div class="ttname"><a href="X86DisassemblerDecoder_8c.html#a6c71d4e276f8fe7ce11b7a8456821d7c">decodeInstruction</a></div><div class="ttdeci">int decodeInstruction(struct InternalInstruction *insn, byteReader_t reader, const void *readerArg, dlog_t logger, void *loggerArg, const void *miiArg, uint64_t startLoc, DisassemblerMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8c_source.html#l01712">X86DisassemblerDecoder.c:1712</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_afdf2770d4d0e00f3875afd6e7c61aa9d"><div class="ttname"><a href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a></div><div class="ttdeci">Unrolling by would eliminate the &amp;in both leading to a net reduction in code size The resultant code would then also be suitable for exit value computation We miss a bunch of rotate opportunities on various including etc On X86</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00599">Target/README.txt:599</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:09 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
