verilog xil_defaultlib --include "/home/guido/Xilinx-tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_axis2c_0_0/sim/design_sim_axis2c_axis2c_0_0.v" \

sv xil_defaultlib --include "/home/guido/Xilinx-tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_clk_vip_0_0/sim/design_sim_axis2c_clk_vip_0_0.sv" \

verilog xil_defaultlib --include "/home/guido/Xilinx-tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_xlconstant_0_0/sim/design_sim_axis2c_xlconstant_0_0.v" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_xlconstant_1_0/sim/design_sim_axis2c_xlconstant_1_0.v" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_xlconstant_1_1/sim/design_sim_axis2c_xlconstant_1_1.v" \
"../../../bd/design_sim_axis2c/ip/design_sim_axis2c_DivideBy2N_0_0/sim/design_sim_axis2c_DivideBy2N_0_0.v" \
"../../../bd/design_sim_axis2c/sim/design_sim_axis2c.v" \

verilog xil_defaultlib "glbl.v"

nosort
