# Tiny Tapeout project information
project:
  title:        "32-bit Ripple Carry Adder"      # Project title
  author:       "Your Name Here"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "32-bit ripple carry adder with 8-bit I/O interface for arithmetic operations"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (10 MHz for demonstration)
  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ripple_carry_adder_32bit"
  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A[0]"      # LSB of operand A
  ui[1]: "A[1]"      # Bit 1 of operand A
  ui[2]: "A[2]"      # Bit 2 of operand A
  ui[3]: "A[3]"      # Bit 3 of operand A
  ui[4]: "A[4]"      # Bit 4 of operand A
  ui[5]: "A[5]"      # Bit 5 of operand A
  ui[6]: "A[6]"      # Bit 6 of operand A
  ui[7]: "A[7]"      # MSB of operand A (8-bit)
  # Outputs
  uo[0]: "SUM[0]"    # LSB of sum output
  uo[1]: "SUM[1]"    # Bit 1 of sum output
  uo[2]: "SUM[2]"    # Bit 2 of sum output
  uo[3]: "SUM[3]"    # Bit 3 of sum output
  uo[4]: "SUM[4]"    # Bit 4 of sum output
  uo[5]: "SUM[5]"    # Bit 5 of sum output
  uo[6]: "SUM[6]"    # Bit 6 of sum output
  uo[7]: "SUM[7]"    # MSB of sum output (bits 7-0)
  # Bidirectional pins
  uio[0]: "B[0]"     # LSB of operand B
  uio[1]: "B[1]"     # Bit 1 of operand B
  uio[2]: "B[2]"     # Bit 2 of operand B
  uio[3]: "B[3]"     # Bit 3 of operand B
  uio[4]: "B[4]"     # Bit 4 of operand B
  uio[5]: "B[5]"     # Bit 5 of operand B
  uio[6]: "B[6]"     # Bit 6 of operand B
  uio[7]: "B[7]/COUT" # MSB of operand B / Carry output

# Do not change!
yaml_version: 6
