# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:26 on Nov 27,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:24:29 on Nov 27,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:29 on Nov 27,2018
# vlog -reportprogress 300 ./Alubit.sv 
# -- Compiling module Alubit
# -- Compiling module fullAdder
# -- Compiling module mux8_1
# 
# Top level modules:
# 	Alubit
# End time: 18:24:30 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:31 on Nov 27,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module parallel_register
# 
# Top level modules:
# 	regfile
# End time: 18:24:32 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:32 on Nov 27,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 18:24:33 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:33 on Nov 27,2018
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_4to16
# -- Compiling module decoder_2to4
# -- Compiling module decoder_1to2
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:24:35 on Nov 27,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:35 on Nov 27,2018
# vlog -reportprogress 300 ./mux32_64_64.sv 
# -- Compiling module mux32_64_64
# -- Compiling module mux32_1
# -- Compiling module mux16_1
# -- Compiling module mux4_1
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux32_64_64
# End time: 18:24:36 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:36 on Nov 27,2018
# vlog -reportprogress 300 ./Adder64Bit.sv 
# -- Compiling module Adder64Bit
# 
# Top level modules:
# 	Adder64Bit
# End time: 18:24:37 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:37 on Nov 27,2018
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 18:24:38 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:38 on Nov 27,2018
# vlog -reportprogress 300 ./Program_Counter.sv 
# -- Compiling module Program_Counter
# 
# Top level modules:
# 	Program_Counter
# End time: 18:24:39 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:39 on Nov 27,2018
# vlog -reportprogress 300 ./DFF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_Reset
# -- Compiling module parallel_register32
# -- Compiling module parallel_register64
# -- Compiling module parallel_register13
# 
# Top level modules:
# 	D_FF_Reset
# 	parallel_register32
# 	parallel_register64
# 	parallel_register13
# End time: 18:24:40 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:41 on Nov 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:24:42 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:42 on Nov 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:24:42 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:43 on Nov 27,2018
# vlog -reportprogress 300 ./SignExtensions.sv 
# -- Compiling module signextender26
# -- Compiling module signextender19
# -- Compiling module signextender9
# -- Compiling module UnSignextender12
# 
# Top level modules:
# 	signextender26
# 	signextender19
# 	signextender9
# 	UnSignextender12
# End time: 18:24:45 on Nov 27,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:45 on Nov 27,2018
# vlog -reportprogress 300 ./shifters.sv 
# -- Compiling module shift2Left
# -- Compiling module shiftShamt
# -- Compiling module shifter
# 
# Top level modules:
# 	shift2Left
# 	shiftShamt
# 	shifter
# End time: 18:24:46 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:46 on Nov 27,2018
# vlog -reportprogress 300 ./PipeLined_CPU.sv 
# -- Compiling module PipeLined_CPU
# -- Compiling module mux2_1_Inbit5
# -- Compiling module mux2_1_Inbit64
# -- Compiling module Adder64Bit
# 
# Top level modules:
# 	PipeLined_CPU
# End time: 18:24:47 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:24:47 on Nov 27,2018
# vlog -reportprogress 300 ./Single_Cycle_CPU_stim.sv 
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:24:48 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:24:51 on Nov 27,2018
# Loading sv_std.std
# Loading work.cpustim
# Loading work.PipeLined_CPU
# Loading work.mux2_1_Inbit64
# Loading work.Program_Counter
# Loading work.shifter
# Loading work.Adder64Bit
# Loading work.fullAdder
# Loading work.instructmem
# Loading work.parallel_register32
# Loading work.parallel_register13
# Loading work.signextender9
# Loading work.UnSignextender12
# Loading work.signextender19
# Loading work.signextender26
# Loading work.mux2_1_Inbit5
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_1to2
# Loading work.decoder_4to16
# Loading work.decoder_2to4
# Loading work.mux32_64_64
# Loading work.parallel_register64
# Loading work.comparator
# Loading work.alu
# Loading work.Alubit
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.D_FF_Reset
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.parallel_register
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(385): Variable '/cpustim/cpu/result', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorx File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(385): Variable '/cpustim/cpu/negative', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorx File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(385): Variable '/cpustim/cpu/zero', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorx File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(385): Variable '/cpustim/cpu/overflow', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorx File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(385): Variable '/cpustim/cpu/AluCout', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorx File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(386): Variable '/cpustim/cpu/result', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatory File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(386): Variable '/cpustim/cpu/negative', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatory File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(386): Variable '/cpustim/cpu/zero', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatory File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(386): Variable '/cpustim/cpu/overflow', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatory File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(386): Variable '/cpustim/cpu/AluCout', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatory File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(387): Variable '/cpustim/cpu/result', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorz File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(387): Variable '/cpustim/cpu/negative', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorz File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(387): Variable '/cpustim/cpu/zero', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorz File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(387): Variable '/cpustim/cpu/overflow', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorz File: ./alu.sv
# ** Warning: (vsim-3839) ./PipeLined_CPU.sv(387): Variable '/cpustim/cpu/AluCout', driven via a port connection, is multiply driven. See ./PipeLined_CPU.sv(384).
#    Time: 0 ps  Iteration: 0  Instance: /cpustim/cpu/AluOperatorz File: ./alu.sv
# ** Warning: Design size of 13491 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fisher97  Hostname: EE-BRANNIGAN  ProcessID: 46696
#           Attempting to use alternate WLF file "./wlftmr9fg3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmr9fg3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: test011_AddiB.arm
# ** Error: Assertion error.
#    Time: 110 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: cpustim.cpu.Mem File: ./datamem.sv Line: 31
# ** Note: $stop    : ./Single_Cycle_CPU_stim.sv(32)
#    Time: 450 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./Single_Cycle_CPU_stim.sv line 32
