`timescale 1ns / 1ps
module Full_adder_behavioral(
    input logic x, y, z,
    output logic s, c
);

assign s = x ^ y ^ z;
assign c = (x & y) | (y & z) | (x & z);

endmodule
