Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Mon Mar 16 14:59:47 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.307
  Slack (ns):              0.035
  Arrival (ns):            6.331
  Required (ns):           6.296
  Operating Conditions: slow_lv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[10]:D
  Delay (ns):              0.297
  Slack (ns):              0.036
  Arrival (ns):            6.348
  Required (ns):           6.312
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[6]:D
  Delay (ns):              0.198
  Slack (ns):              0.037
  Arrival (ns):            4.328
  Required (ns):           4.291
  Operating Conditions: fast_hv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s1_speculative:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s2_speculative:D
  Delay (ns):              0.198
  Slack (ns):              0.040
  Arrival (ns):            2.097
  Required (ns):           2.057
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[13]:D
  Delay (ns):              0.202
  Slack (ns):              0.041
  Arrival (ns):            4.332
  Required (ns):           4.291
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[27]:D
  Delay (ns):              0.197
  Slack (ns):              0.042
  Arrival (ns):            4.074
  Required (ns):           4.032
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.198
  Slack (ns):              0.043
  Arrival (ns):            4.075
  Required (ns):           4.032
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[47]:D
  Delay (ns):              0.201
  Slack (ns):              0.046
  Arrival (ns):            4.074
  Required (ns):           4.028
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.202
  Slack (ns):              0.047
  Arrival (ns):            4.079
  Required (ns):           4.032
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.034
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][17]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.034
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_17:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[15]:D
  Delay (ns):              0.233
  Slack (ns):              0.068
  Arrival (ns):            4.361
  Required (ns):           4.293
  Operating Conditions: fast_hv_lt

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_data[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/mem_0_data[1]:D
  Delay (ns):              0.145
  Slack (ns):              0.069
  Arrival (ns):            4.293
  Required (ns):           4.224
  Operating Conditions: fast_hv_lt

Path 14
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.014
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.002
  Required (ns):           3.933
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][62]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.019
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.015
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 18
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[21]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram1_[17]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            2.042
  Required (ns):           1.972
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[54]:D
  Delay (ns):              0.187
  Slack (ns):              0.071
  Arrival (ns):            4.069
  Required (ns):           3.998
  Operating Conditions: fast_hv_lt

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[43]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[39]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            2.045
  Required (ns):           1.973
  Operating Conditions: fast_hv_lt

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmInner/COMMANDRdData_control[15]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            2.046
  Required (ns):           1.974
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[43]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[43]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.029
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.038
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.038
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.033
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[123]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.038
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r2[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.036
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_210/MSC_i_211/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_210/MSC_i_211/s1:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.039
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rf_req_d2:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.054
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[3]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.039
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_34:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_addr[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.273
  Required (ns):           4.200
  Operating Conditions: fast_hv_lt

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            2.057
  Required (ns):           1.984
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.029
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[23].data_shifter[23][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[22].data_shifter[22][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.035
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[115]:D
  Delay (ns):              0.147
  Slack (ns):              0.073
  Arrival (ns):            4.055
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            4.016
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_218/gen_sc_level.rd_addr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_216/MSC_i_217/MSC_i_220/mem_mem_0_5/R_ADDR_2_inst:D
  Delay (ns):              0.203
  Slack (ns):              0.073
  Arrival (ns):            4.096
  Required (ns):           4.023
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[61]:D
  Delay (ns):              0.144
  Slack (ns):              0.073
  Arrival (ns):            4.000
  Required (ns):           3.927
  Operating Conditions: fast_hv_lt

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_38:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_addr[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.274
  Required (ns):           4.200
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[26]:D
  Delay (ns):              0.147
  Slack (ns):              0.074
  Arrival (ns):            4.016
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[9]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.040
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[11]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.040
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[5]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.040
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[11]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.040
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[4]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.042
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r2[6]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.042
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_bank_r2[2]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.037
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[119]:D
  Delay (ns):              0.149
  Slack (ns):              0.074
  Arrival (ns):            4.024
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.018
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[40].data_shifter[40][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[39].data_shifter[39][0]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.036
  Required (ns):           3.961
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r1[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_212/MSC_i_215/data_r2[60]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.019
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_pc[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_pc[11]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            2.071
  Required (ns):           1.996
  Operating Conditions: fast_hv_lt

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/pstore1_addr[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/pstore2_addr[3]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            2.074
  Required (ns):           1.999
  Operating Conditions: fast_hv_lt

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.142
  Slack (ns):              0.075
  Arrival (ns):            4.257
  Required (ns):           4.182
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[14]:D
  Delay (ns):              0.143
  Slack (ns):              0.075
  Arrival (ns):            4.033
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[78]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[78]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.024
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[16].data_shifter[16][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[15].data_shifter[15][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.036
  Required (ns):           3.960
  Operating Conditions: fast_hv_lt

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[12].data_shifter[12][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[11].data_shifter[11][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.076
  Arrival (ns):            4.033
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[6]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.044
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.148
  Slack (ns):              0.076
  Arrival (ns):            4.266
  Required (ns):           4.190
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            4.033
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.018
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.010
  Required (ns):           3.934
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.015
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_37:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiReqReg_addr[3]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.276
  Required (ns):           4.200
  Operating Conditions: fast_hv_lt

Path 66
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_strobe:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_msrxp_strobe:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            2.063
  Required (ns):           1.987
  Operating Conditions: fast_hv_lt

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.296
  Required (ns):           4.220
  Operating Conditions: fast_hv_lt

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.143
  Slack (ns):              0.076
  Arrival (ns):            2.044
  Required (ns):           1.968
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[30]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.024
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[30]:D
  Delay (ns):              0.147
  Slack (ns):              0.076
  Arrival (ns):            4.024
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            4.042
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 72
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[5]:D
  Delay (ns):              0.186
  Slack (ns):              0.077
  Arrival (ns):            2.094
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_cause[31]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_cause[31]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            2.073
  Required (ns):           1.996
  Operating Conditions: fast_hv_lt

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q:D
  Delay (ns):              0.148
  Slack (ns):              0.077
  Arrival (ns):            4.273
  Required (ns):           4.196
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[44]:D
  Delay (ns):              0.148
  Slack (ns):              0.077
  Arrival (ns):            4.042
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][114]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.019
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[71]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[71]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.001
  Required (ns):           3.924
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][65]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.017
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][126]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.026
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_128/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.013
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.024
  Required (ns):           3.947
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[120]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.060
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_0_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_1_[124]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[13]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_221/dfi_address_r1[14]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.011
  Required (ns):           3.934
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[28].data_shifter[28][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[27].data_shifter[27][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.039
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[36].data_shifter[36][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[35].data_shifter[35][1]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.051
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_37/MSC_i_39/MSC_i_42/s1:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.012
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_61/s0:D
  Delay (ns):              0.149
  Slack (ns):              0.077
  Arrival (ns):            4.029
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_25:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_24:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.260
  Required (ns):           4.183
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[35]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[35]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.039
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.022
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[10]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.011
  Required (ns):           3.934
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[35]:D
  Delay (ns):              0.148
  Slack (ns):              0.077
  Arrival (ns):            2.048
  Required (ns):           1.971
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1][45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            4.021
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/data_shifter_gen[1].data_shifter[1][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/rd_start_attr_assignment[1].rd_start_attr_sr[1][3]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            4.043
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            4.012
  Required (ns):           3.934
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            2.022
  Required (ns):           1.944
  Operating Conditions: fast_hv_lt

