\hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp}{}\section{arch\+\_\+imp Architecture Reference}
\label{classGPIO__v1__0__S00__AXI_1_1arch__imp}\index{arch\+\_\+imp@{arch\+\_\+imp}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a655ff15956b68ed88b52a952f269c553}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a655ff15956b68ed88b52a952f269c553}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a655ff15956b68ed88b52a952f269c553}{P\+R\+O\+C\+E\+S\+S\+\_\+0}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a973f7a24b3f37478f610ab542f0e5086}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a973f7a24b3f37478f610ab542f0e5086}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a973f7a24b3f37478f610ab542f0e5086}{P\+R\+O\+C\+E\+S\+S\+\_\+1}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a5625666cb3140d01797433f2f6d93982}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a5625666cb3140d01797433f2f6d93982}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a5625666cb3140d01797433f2f6d93982}{P\+R\+O\+C\+E\+S\+S\+\_\+2}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4bfd183cdd84fed1accdc6dcabc8fc3c}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4bfd183cdd84fed1accdc6dcabc8fc3c}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4bfd183cdd84fed1accdc6dcabc8fc3c}{P\+R\+O\+C\+E\+S\+S\+\_\+3}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78c6c876515e14c79fe38dcb286ce0f1}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78c6c876515e14c79fe38dcb286ce0f1}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78c6c876515e14c79fe38dcb286ce0f1}{P\+R\+O\+C\+E\+S\+S\+\_\+4}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_aeef87657fc8d27430790f1e6088ab81f}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_aeef87657fc8d27430790f1e6088ab81f}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_aeef87657fc8d27430790f1e6088ab81f}{P\+R\+O\+C\+E\+S\+S\+\_\+5}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7390c9b34974c278e7646b784061d076}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7390c9b34974c278e7646b784061d076}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7390c9b34974c278e7646b784061d076}{P\+R\+O\+C\+E\+S\+S\+\_\+6}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7eca128197092fa81fcaaba67313360f}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7eca128197092fa81fcaaba67313360f}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7eca128197092fa81fcaaba67313360f}{P\+R\+O\+C\+E\+S\+S\+\_\+7}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg0}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg1}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{gpio\+\_\+read}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg3}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg4}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg5}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{status\+\_\+reg\+\_\+out}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg7\+\_\+out}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{axi\+\_\+araddr}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+E\+S\+E\+TN}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{slv\+\_\+reg\+\_\+rden}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a45eef1701e94703c5a3cf169c02e5e2c}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a45eef1701e94703c5a3cf169c02e5e2c}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a45eef1701e94703c5a3cf169c02e5e2c}{P\+R\+O\+C\+E\+S\+S\+\_\+8}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} )}
\item 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a29a70265aec87dff63669cc686cdd7b6}{gpio\+\_\+read\+\_\+sampling}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{gpio\+\_\+read}\textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Campiona i segnali di cui si vuole verificare la generazione di un interrupt. \end{DoxyCompactList}\item 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a27a13ac4e8c3307360aa906035c2e140}{intr\+\_\+pending}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{change\+\_\+detected}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{ack\+\_\+intr}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{pending\+\_\+intr\+\_\+tmp}\textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Gestisce il registro pending. \end{DoxyCompactList}\item 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad49f0dfc577739899b90a7243c22a1cd}{inst\+\_\+irq}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{pending\+\_\+intr}\textcolor{vhdlchar}{ }} , {\bfseries \textcolor{vhdlchar}{global\+\_\+intr}\textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Disabilita l\textquotesingle{} interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finch√® rimane pendente. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7f7f55a1fb49e8857e13928560e7c192}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7f7f55a1fb49e8857e13928560e7c192}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7f7f55a1fb49e8857e13928560e7c192}{G\+P\+I\+O\+\_\+\+Array}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a92f00d1b43f901f1bf5684d1e79aab84}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a92f00d1b43f901f1bf5684d1e79aab84}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a92f00d1b43f901f1bf5684d1e79aab84}{A\+D\+D\+R\+\_\+\+L\+SB} {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a913a8d777fcc731ba920264a143ec91f}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a913a8d777fcc731ba920264a143ec91f}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a913a8d777fcc731ba920264a143ec91f}{O\+P\+T\+\_\+\+M\+E\+M\+\_\+\+A\+D\+D\+R\+\_\+\+B\+I\+TS} {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac022af52d7126cf515130cdd10e089fc}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac022af52d7126cf515130cdd10e089fc}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac022af52d7126cf515130cdd10e089fc}{axi\+\_\+awaddr} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_abe920675e5bffe2b708237782acd713d}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_abe920675e5bffe2b708237782acd713d}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_abe920675e5bffe2b708237782acd713d}{axi\+\_\+awready} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a65364960779319dfc2c67e7d943d0499}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a65364960779319dfc2c67e7d943d0499}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a65364960779319dfc2c67e7d943d0499}{axi\+\_\+wready} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ae5e5ea90e34af927db9507875d261a1a}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ae5e5ea90e34af927db9507875d261a1a}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ae5e5ea90e34af927db9507875d261a1a}{axi\+\_\+bresp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_af832611b20471b9b894f1c7b2a610c42}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_af832611b20471b9b894f1c7b2a610c42}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_af832611b20471b9b894f1c7b2a610c42}{axi\+\_\+bvalid} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7021e05b2835d54b416f8f625294c281}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7021e05b2835d54b416f8f625294c281}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7021e05b2835d54b416f8f625294c281}{axi\+\_\+araddr} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a69962da3d056f22a65685a15fdeb4e0f}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a69962da3d056f22a65685a15fdeb4e0f}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a69962da3d056f22a65685a15fdeb4e0f}{axi\+\_\+arready} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3822d29533f13edfb2a908f59a3081b1}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3822d29533f13edfb2a908f59a3081b1}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3822d29533f13edfb2a908f59a3081b1}{axi\+\_\+rdata} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a6baf9b64b80d0ea1576fcafcd288fc59}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a6baf9b64b80d0ea1576fcafcd288fc59}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a6baf9b64b80d0ea1576fcafcd288fc59}{axi\+\_\+rresp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac3dce2b96763a673bcda9c9fb42441c5}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac3dce2b96763a673bcda9c9fb42441c5}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac3dce2b96763a673bcda9c9fb42441c5}{axi\+\_\+rvalid} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a52fdf4398e0f6f02e57f0ab80bb67ff4}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a52fdf4398e0f6f02e57f0ab80bb67ff4}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a52fdf4398e0f6f02e57f0ab80bb67ff4}{slv\+\_\+reg0} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad9e3a15a02164e683bd486c5cd44a926}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad9e3a15a02164e683bd486c5cd44a926}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad9e3a15a02164e683bd486c5cd44a926}{slv\+\_\+reg1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_accb647acc7cb43cdd6903d41ec61ad1a}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_accb647acc7cb43cdd6903d41ec61ad1a}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_accb647acc7cb43cdd6903d41ec61ad1a}{slv\+\_\+reg2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac96ceac1866c548c7768285cab3dfcb0}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac96ceac1866c548c7768285cab3dfcb0}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac96ceac1866c548c7768285cab3dfcb0}{slv\+\_\+reg3} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7954068333cb2080454f5c2a23df04bc}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7954068333cb2080454f5c2a23df04bc}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a7954068333cb2080454f5c2a23df04bc}{slv\+\_\+reg4} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78a0f35adb9bbf4ce58029b0a283d3aa}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78a0f35adb9bbf4ce58029b0a283d3aa}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a78a0f35adb9bbf4ce58029b0a283d3aa}{slv\+\_\+reg5} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3e3a6e11382feee5c521e5f9342f0c19}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3e3a6e11382feee5c521e5f9342f0c19}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a3e3a6e11382feee5c521e5f9342f0c19}{slv\+\_\+reg6} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4db081b9cc40923a0e3e18084112aee0}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4db081b9cc40923a0e3e18084112aee0}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4db081b9cc40923a0e3e18084112aee0}{slv\+\_\+reg7} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a8406f2a62af6b0e3ec60254fb498b3d8}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a8406f2a62af6b0e3ec60254fb498b3d8}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a8406f2a62af6b0e3ec60254fb498b3d8}{slv\+\_\+reg7\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a926db8eeef0238555606fd62a7a560c9}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a926db8eeef0238555606fd62a7a560c9}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a926db8eeef0238555606fd62a7a560c9}{slv\+\_\+reg\+\_\+rden} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_aad4e436bcbbc19fe53c2ec05286f1fd3}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_aad4e436bcbbc19fe53c2ec05286f1fd3}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_aad4e436bcbbc19fe53c2ec05286f1fd3}{slv\+\_\+reg\+\_\+wren} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_aa3772389d05ea4ed4ef3659c59ecc979}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_aa3772389d05ea4ed4ef3659c59ecc979}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_aa3772389d05ea4ed4ef3659c59ecc979}{reg\+\_\+data\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac6ee69e440f203370b48953fe931a36c}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac6ee69e440f203370b48953fe931a36c}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_ac6ee69e440f203370b48953fe931a36c}{byte\+\_\+index} {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_affd63c0fc94483c7ef4788ed826c6787}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_affd63c0fc94483c7ef4788ed826c6787}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_affd63c0fc94483c7ef4788ed826c6787}{aw\+\_\+en} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a5688bf771f7f78b70bcdaa84c30de3}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a5688bf771f7f78b70bcdaa84c30de3}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a5688bf771f7f78b70bcdaa84c30de3}{gpio\+\_\+read} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a089ba40f1db66f86ef3f03529c16adaa}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a089ba40f1db66f86ef3f03529c16adaa}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a089ba40f1db66f86ef3f03529c16adaa}{status\+\_\+reg\+\_\+out} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0bf0e620e2340340488f0616eae3242a}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0bf0e620e2340340488f0616eae3242a}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0bf0e620e2340340488f0616eae3242a}{pending\+\_\+intr} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a1918d0075c0c68a8852c4a95d58a7d0b}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a1918d0075c0c68a8852c4a95d58a7d0b}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a1918d0075c0c68a8852c4a95d58a7d0b}{pending\+\_\+intr\+\_\+tmp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a40bebf8f02667c42274d10689286fdbd}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a40bebf8f02667c42274d10689286fdbd}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a40bebf8f02667c42274d10689286fdbd}{changed\+\_\+bits} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_abbf01ed939d4259b9f5cd1da3bf8c81d}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_abbf01ed939d4259b9f5cd1da3bf8c81d}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_abbf01ed939d4259b9f5cd1da3bf8c81d}{last\+\_\+stage} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3a1f6396a5b16ea1ae6e06e9af061e}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3a1f6396a5b16ea1ae6e06e9af061e}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3a1f6396a5b16ea1ae6e06e9af061e}{current\+\_\+stage} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_aab51abc2eb680c6f972e0d63ab4fc591}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_aab51abc2eb680c6f972e0d63ab4fc591}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_aab51abc2eb680c6f972e0d63ab4fc591}{change\+\_\+detected} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4cbd4768605eabd1ee23cba96408de9b}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4cbd4768605eabd1ee23cba96408de9b}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a4cbd4768605eabd1ee23cba96408de9b}{inst\+\_\+gpio\+\_\+array}  {\bfseries gpio\+\_\+array}   
\end{DoxyCompactItemize}
\subsection*{Aliases}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a26b5213efecf21cdc309cfcf0afa28}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a26b5213efecf21cdc309cfcf0afa28}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0a26b5213efecf21cdc309cfcf0afa28}{global\+\_\+intr}  {\bfseries {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{slv\+\_\+reg3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a9ed34406081836f02143766c7416a4ec}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a9ed34406081836f02143766c7416a4ec}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a9ed34406081836f02143766c7416a4ec}{intr\+\_\+mask}  {\bfseries {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{slv\+\_\+reg4}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3233e5bd28024e266252af0b862923}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3233e5bd28024e266252af0b862923}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a0d3233e5bd28024e266252af0b862923}{ack\+\_\+intr}  {\bfseries {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{slv\+\_\+reg7}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a944e1262283a6b801ed6f23dccd90348}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a944e1262283a6b801ed6f23dccd90348}} 
\hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp_a944e1262283a6b801ed6f23dccd90348}{gpio\+\_\+enable}  {\bfseries {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{slv\+\_\+reg0}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classGPIO__v1__0__S00__AXI_a16bbf9205afa677edb8a74dcd39ebb9f}{width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a29a70265aec87dff63669cc686cdd7b6}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a29a70265aec87dff63669cc686cdd7b6}} 
\index{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}!gpio\+\_\+read\+\_\+sampling@{gpio\+\_\+read\+\_\+sampling}}
\index{gpio\+\_\+read\+\_\+sampling@{gpio\+\_\+read\+\_\+sampling}!G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}}
\subsubsection{\texorpdfstring{gpio\+\_\+read\+\_\+sampling()}{gpio\_read\_sampling()}}
{\footnotesize\ttfamily gpio\+\_\+read\+\_\+sampling (\begin{DoxyParamCaption}\item[{}]{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK,  }\item[{}]{gpio\+\_\+read }\end{DoxyParamCaption})}



Campiona i segnali di cui si vuole verificare la generazione di un interrupt. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK} & clock del bus A\+XI \\
\hline
\mbox{\tt in}  & {\em gpio\+\_\+read} & segnale da campionare \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad49f0dfc577739899b90a7243c22a1cd}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_ad49f0dfc577739899b90a7243c22a1cd}} 
\index{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}!inst\+\_\+irq@{inst\+\_\+irq}}
\index{inst\+\_\+irq@{inst\+\_\+irq}!G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}}
\subsubsection{\texorpdfstring{inst\+\_\+irq()}{inst\_irq()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} inst\+\_\+irq(\begin{DoxyParamCaption}\item[{}]{{\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries \textcolor{vhdlchar}{pending\+\_\+intr}\textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries \textcolor{vhdlchar}{global\+\_\+intr}\textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



Disabilita l\textquotesingle{} interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finch√® rimane pendente. 

Per la descrizione del componente riferirsi alla documentazione dell\textquotesingle{} intero design 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK} & clock del bus A\+XI \\
\hline
\mbox{\tt in}  & {\em pending\+\_\+intr} & registro che identifica le interruzioni pendenti \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classGPIO__v1__0__S00__AXI_1_1arch__imp_a27a13ac4e8c3307360aa906035c2e140}\label{classGPIO__v1__0__S00__AXI_1_1arch__imp_a27a13ac4e8c3307360aa906035c2e140}} 
\index{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}!intr\+\_\+pending@{intr\+\_\+pending}}
\index{intr\+\_\+pending@{intr\+\_\+pending}!G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp@{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I\+::arch\+\_\+imp}}
\subsubsection{\texorpdfstring{intr\+\_\+pending()}{intr\_pending()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} intr\+\_\+pending(\begin{DoxyParamCaption}\item[{}]{{\bfseries \textcolor{vhdlchar}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK}\textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries \textcolor{vhdlchar}{change\+\_\+detected}\textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries \textcolor{vhdlchar}{ack\+\_\+intr}\textcolor{vhdlchar}{ }} {\em } ,  }\item[{}]{{\bfseries \textcolor{vhdlchar}{pending\+\_\+intr\+\_\+tmp}\textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



Gestisce il registro pending. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+LK} & clock del bus A\+XI \\
\hline
\mbox{\tt in}  & {\em change\+\_\+detected} & identifica l\textquotesingle{} avvenimento dell\textquotesingle{} interruput su un segnale abilitato \\
\hline
\mbox{\tt in}  & {\em ack\+\_\+intr} & cattura un segnale di ack generato dal driver che gestisce l\textquotesingle{} eccezione \\
\hline
\mbox{\tt in}  & {\em pending\+\_\+intr\+\_\+tmp} & pending temporaneto diventa effettivo se il bit cambia, cio√¨ interruzione \\
\hline
\end{DoxyParams}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/saverio/\+O\+S/\+Users/\+Saverio/\+Desktop/\+S\+E/git/codici\+\_\+da\+\_\+mandare/\+F\+P\+G\+A/\+G\+P\+I\+O/\+Hardware/\+G\+P\+I\+O\+\_\+1.\+0/hdl/\hyperlink{GPIO__v1__0__S00__AXI_8vhd}{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+X\+I.\+vhd}\end{DoxyCompactItemize}
