<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec  5 17:23:08 2023


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f FINALPROJECT_impl_1_lattice.synproj -gui -msgset Z:/es4/FINALPROJECT/FINALPROJECT/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FINALPROJECT_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is FINALPROJECT_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/es4/FINALPROJECT/FINALPROJECT (searchpath added)
-path Z:/es4/FINALPROJECT/FINALPROJECT/impl_1 (searchpath added)
-path Z:/es4/FINALPROJECT/FINALPROJECT/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/es4/FINALPROJECT/FINALPROJECT/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/gravity.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/tower.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/nes.vhd
VHDL library = work
VHDL design file = Z:/es4/FINALPROJECT/FINALPROJECT/source/impl_1/gamestate.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4/finalproject/finalproject/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/gravity.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/gravity.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/gravity.vhd(6): analyzing entity gravity. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/gravity.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/pattern_gen.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/pattern_gen.vhd(5): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/pattern_gen.vhd(23): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/top.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/top.vhd(5): analyzing entity top. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/top.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/vga.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/vga.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/tower.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/tower.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/tower.vhd(5): analyzing entity tower. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/tower.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/nes.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/nes.vhd(5): analyzing entity nes. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/nes.vhd(14): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/gamestate.vhd. VHDL-1481
Analyzing VHDL file z:/es4/finalproject/finalproject/source/impl_1/gamestate.vhd

INFO <35921012> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/gamestate.vhd(5): analyzing entity gamestate. VHDL-1012
INFO <35921010> - synthesis: z:/es4/finalproject/finalproject/source/impl_1/gamestate.vhd(18): analyzing architecture synth. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/es4/FINALPROJECT/FINALPROJECT/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net HSYNC will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net VSYNC will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net gameover will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net shiftReg2[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net state will be ignored due to unrecognized driver type
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35931002> - synthesis: z:/es4/finalproject/finalproject/mypll/rtl/mypll.v(139): net \mypll_1/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - synthesis: z:/es4/finalproject/finalproject/mypll/rtl/mypll.v(140): net \mypll_1/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \mypll_1/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \mypll_1/lscc_pll_inst/sdi_i. Patching with GND.



Mapped 1 multiplier(s)


CRITICAL <35001747> - synthesis: Bit 0 of Register \gravity_1/dt is stuck at Zero
WARNING <35935040> - synthesis: Register \tower_2/xpos_204__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \tower_1/xpos_209__i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \tower_2/xpos_204__i1 clock is stuck at One. VDB-5040
WARNING <35935040> - synthesis: Register \gravity_1/pos_205_241__i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \tower_1/xpos_209__i1 clock is stuck at One. VDB-5040
Combinational loop found : 1

 Net leds_c_7 

 Instance \nes_1/mux_12_i8 

Combinational loop found : 2

 Net leds_c_4 

 Instance \nes_1/mux_12_i5 

Combinational loop found : 3

 Net \gamestate_1/state 

 Instance \gamestate_1/i31 

 Net \gamestate_1/n4 

 Instance \gamestate_1/i6 

Combinational loop found : 4

 Net leds_c_0 

 Instance \nes_1/mux_12_i1 

Combinational loop found : 5

 Net leds_c_1 

 Instance \nes_1/mux_12_i2 

Combinational loop found : 6

 Net leds_c_2 

 Instance \nes_1/mux_12_i3 

Combinational loop found : 7

 Net leds_c_3 

 Instance \nes_1/mux_12_i4 

Combinational loop found : 8

 Net leds_c_5 

 Instance \nes_1/mux_12_i6 

Combinational loop found : 9

 Net leds_c_6 

 Instance \nes_1/mux_12_i7 

WARNING <35935040> - synthesis: Register \gravity_1/velocity_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \gravity_1/velocity_i4 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \gravity_1/velocity_i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \gravity_1/velocity_i1 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \gravity_1/velocity_i3 clock is stuck at Zero. VDB-5040
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/was_jump will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i15 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i14 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i13 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i12 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i11 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i10 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \gravity_1/velocity_i9 will be ignored.
INFO <35002039> - synthesis: Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (top)######################
Number of register bits => 149 of 5280 (2 % )
CCU2 => 127
FD1P3XZ => 149
HSOSC_CORE => 1
IB => 2
IOL_B => 1
LUT4 => 233
MAC16 => 1
OB => 19
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 6
Number of even-length carry chains : 17


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : vga_1/VSYNC_c, loads : 1
  Net : clk_c, loads : 1
  Net : nes_1/nes_clk_c, loads : 1
  Net : mypll_1/lscc_pll_inst/output_freq_c, loads : 1
  Net : mypll_1/lscc_pll_inst/vga_clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tower_2/s, loads : 40
  Net : vga_1/column_0__N_49, loads : 20
  Net : nes_1/clk, loads : 17
  Net : startcount_0__N_259, loads : 10
  Net : vga_1/column[9], loads : 9
  Net : pattern_gen_1/column_0__N_50, loads : 9
  Net : nes_1/nes_latch_c, loads : 8
  Net : vga_1/row[8], loads : 8
  Net : vga_1/row[7], loads : 8
  Net : vga_1/column[8], loads : 8
################### End Clock Report ##################

Peak Memory Usage: 129 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 6 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

