// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcomposer.h for the primary calling header

#include "verilated.h"

#include "Vcomposer___024root.h"

VL_INLINE_OPT void Vcomposer___024root___nba_sequent__TOP__2(Vcomposer___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vcomposer__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcomposer___024root___nba_sequent__TOP__2\n"); );
    // Init
    SData/*15:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 = 0;
    CData/*5:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 = 0;
    CData/*2:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_ha559ddba__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_ha559ddba__0 = 0;
    CData/*3:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_h5a1451c0__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_h5a1451c0__0 = 0;
    SData/*15:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 = 0;
    CData/*2:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_ha559ddba__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_ha559ddba__0 = 0;
    CData/*3:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_h5a1451c0__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_h5a1451c0__0 = 0;
    SData/*15:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 = 0;
    CData/*2:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_ha559ddba__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_ha559ddba__0 = 0;
    CData/*3:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_h5a1451c0__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_h5a1451c0__0 = 0;
    SData/*15:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 = 0;
    CData/*2:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_ha559ddba__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_ha559ddba__0 = 0;
    CData/*3:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_h5a1451c0__0;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_h5a1451c0__0 = 0;
    CData/*0:0*/ ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T;
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T = 0;
    SData/*9:0*/ ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_1;
    ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_1 = 0;
    SData/*9:0*/ ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_3;
    ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_3 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_17;
    ComposerTop__DOT__axi4yank__DOT___GEN_17 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_34;
    ComposerTop__DOT__axi4yank__DOT___GEN_34 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_51;
    ComposerTop__DOT__axi4yank__DOT___GEN_51 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_81;
    ComposerTop__DOT__axi4yank__DOT___GEN_81 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_98;
    ComposerTop__DOT__axi4yank__DOT___GEN_98 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_137;
    ComposerTop__DOT__axi4yank__DOT___GEN_137 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_146;
    ComposerTop__DOT__axi4yank__DOT___GEN_146 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_155;
    ComposerTop__DOT__axi4yank__DOT___GEN_155 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_164;
    ComposerTop__DOT__axi4yank__DOT___GEN_164 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_173;
    ComposerTop__DOT__axi4yank__DOT___GEN_173 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_201;
    ComposerTop__DOT__axi4yank__DOT___GEN_201 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_210;
    ComposerTop__DOT__axi4yank__DOT___GEN_210 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_219;
    ComposerTop__DOT__axi4yank__DOT___GEN_219 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_228;
    ComposerTop__DOT__axi4yank__DOT___GEN_228 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_237;
    ComposerTop__DOT__axi4yank__DOT___GEN_237 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_337;
    ComposerTop__DOT__axi4yank__DOT___GEN_337 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_354;
    ComposerTop__DOT__axi4yank__DOT___GEN_354 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_371;
    ComposerTop__DOT__axi4yank__DOT___GEN_371 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_401;
    ComposerTop__DOT__axi4yank__DOT___GEN_401 = 0;
    CData/*0:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_418;
    ComposerTop__DOT__axi4yank__DOT___GEN_418 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_457;
    ComposerTop__DOT__axi4yank__DOT___GEN_457 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_466;
    ComposerTop__DOT__axi4yank__DOT___GEN_466 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_475;
    ComposerTop__DOT__axi4yank__DOT___GEN_475 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_484;
    ComposerTop__DOT__axi4yank__DOT___GEN_484 = 0;
    CData/*1:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_493;
    ComposerTop__DOT__axi4yank__DOT___GEN_493 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_521;
    ComposerTop__DOT__axi4yank__DOT___GEN_521 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_530;
    ComposerTop__DOT__axi4yank__DOT___GEN_530 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_539;
    ComposerTop__DOT__axi4yank__DOT___GEN_539 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_548;
    ComposerTop__DOT__axi4yank__DOT___GEN_548 = 0;
    CData/*6:0*/ ComposerTop__DOT__axi4yank__DOT___GEN_557;
    ComposerTop__DOT__axi4yank__DOT___GEN_557 = 0;
    CData/*0:0*/ ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_45;
    ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_45 = 0;
    VlWide<16>/*511:0*/ __Vtemp_h996365e9__0;
    // Body
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle = 
        ((IData)(vlSelf->reset) | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___GEN_7));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___in_aw_ready_T 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_counter)) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_latched));
    vlSelf->ComposerTop__DOT__tl2axi4__DOT__a_first 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__counter)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full)));
    if (vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__maybe_full) {
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_burst_MPORT_data 
            = vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_burst
            [0U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_cache_MPORT_data 
            = vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_cache
            [0U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_prot_MPORT_data 
            = vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_prot
            [0U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_qos_MPORT_data 
            = vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_qos
            [0U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_lock_MPORT_data 
            = (1U & vlSelf->ComposerTop__DOT__tl2axi4__DOT__queue_arw_deq__DOT__ram_lock
               [0U]);
    } else {
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_burst_MPORT_data = 1U;
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_cache_MPORT_data = 0U;
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_prot_MPORT_data = 1U;
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_qos_MPORT_data = 0U;
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ram_lock_MPORT_data = 0U;
    }
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle 
        = ((IData)(vlSelf->reset) | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___GEN_4));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__AXIL_DEBUG 
        = (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
            & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
               & (6U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
            ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData
            : 0xdeadcafeU);
    if (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
         & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
            & (3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__cmd_bits 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__cmd_ready 
        = (1U & (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                  & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                     & (5U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
                  ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData
                  : (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__full)))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__resp_valid 
        = (1U & (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                  & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                     & (1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
                  ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData
                  : (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__empty)))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__resp_bits 
        = (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
            & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
               & (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
            ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData
            : vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram
           [vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__deq_ptr_value]);
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqChosen 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_0)
            ? 0U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_1)
                     ? 1U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_2)
                              ? 2U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_3)
                                       ? 3U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_4)
                                                ? 4U
                                                : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_5)
                                                    ? 5U
                                                    : 
                                                   ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_6)
                                                     ? 6U
                                                     : 
                                                    ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_7)
                                                      ? 7U
                                                      : 
                                                     ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_8)
                                                       ? 8U
                                                       : 
                                                      ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_9)
                                                        ? 9U
                                                        : 
                                                       ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_10)
                                                         ? 0xaU
                                                         : 
                                                        ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_11)
                                                          ? 0xbU
                                                          : 
                                                         ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_12)
                                                           ? 0xcU
                                                           : 
                                                          ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_13)
                                                            ? 0xdU
                                                            : 
                                                           ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_14)
                                                             ? 0xeU
                                                             : 0xfU)))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqChosen 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_0)
            ? 0U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_1)
                     ? 1U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_2)
                              ? 2U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_3)
                                       ? 3U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_4)
                                                ? 4U
                                                : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_5)
                                                    ? 5U
                                                    : 
                                                   ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_6)
                                                     ? 6U
                                                     : 
                                                    ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_7)
                                                      ? 7U
                                                      : 
                                                     ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_8)
                                                       ? 8U
                                                       : 
                                                      ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_9)
                                                        ? 9U
                                                        : 
                                                       ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_10)
                                                         ? 0xaU
                                                         : 
                                                        ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_11)
                                                          ? 0xbU
                                                          : 
                                                         ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_12)
                                                           ? 0xcU
                                                           : 
                                                          ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_13)
                                                            ? 0xdU
                                                            : 
                                                           ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_14)
                                                             ? 0xeU
                                                             : 0xfU)))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqChosen 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_0)
            ? 0U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_1)
                     ? 1U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_2)
                              ? 2U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_3)
                                       ? 3U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_4)
                                                ? 4U
                                                : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_5)
                                                    ? 5U
                                                    : 
                                                   ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_6)
                                                     ? 6U
                                                     : 
                                                    ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_7)
                                                      ? 7U
                                                      : 
                                                     ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_8)
                                                       ? 8U
                                                       : 
                                                      ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_9)
                                                        ? 9U
                                                        : 
                                                       ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_10)
                                                         ? 0xaU
                                                         : 
                                                        ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_11)
                                                          ? 0xbU
                                                          : 
                                                         ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_12)
                                                           ? 0xcU
                                                           : 
                                                          ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_13)
                                                            ? 0xdU
                                                            : 
                                                           ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_14)
                                                             ? 0xeU
                                                             : 0xfU)))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqChosen 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_0)
            ? 0U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_1)
                     ? 1U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_2)
                              ? 2U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_3)
                                       ? 3U : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_4)
                                                ? 4U
                                                : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_5)
                                                    ? 5U
                                                    : 
                                                   ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_6)
                                                     ? 6U
                                                     : 
                                                    ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_7)
                                                      ? 7U
                                                      : 
                                                     ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_8)
                                                       ? 8U
                                                       : 
                                                      ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_9)
                                                        ? 9U
                                                        : 
                                                       ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_10)
                                                         ? 0xaU
                                                         : 
                                                        ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_11)
                                                          ? 0xbU
                                                          : 
                                                         ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_12)
                                                           ? 0xcU
                                                           : 
                                                          ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_13)
                                                            ? 0xdU
                                                            : 
                                                           ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_14)
                                                             ? 0xeU
                                                             : 0xfU)))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___req_len_T_2 
        = (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__req_len 
           - (IData)(1U));
    if ((((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__addr_func_live) 
          & (0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_core_id_io_deq_bits_MPORT_data))) 
         & (0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__channelSelect)))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__tx_len 
            = (0x3ffffffffULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_payload1_io_deq_bits_MPORT_data);
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__tx_addr_start 
            = (0x3ffffffffULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_payload2_io_deq_bits_MPORT_data);
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__idx 
        = (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_126));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveAvailableTxSlot 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_0)) 
                 | (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_1))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveTransactionToDo 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_0) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_1));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T_2 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdFireLatch) 
              & ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdBitsLatch_inst_funct)) 
                 & (0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdBitsLatch_core_id)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1_tl_out_a_valid 
        = ((0U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)) 
           & ((1U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)) 
              & ((2U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)) 
                 & (3U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)))));
    if ((1U & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___io_req_ready_T)))) {
        if ((1U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
            if ((2U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__sum 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___sum_T_5;
            }
        }
        if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
            if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__access_readRes_valid_REG) {
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[0U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[1U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[2U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[3U];
            }
        } else if ((2U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
            if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data_access_readReq_valid) {
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[0U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[1U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[2U];
                vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d 
                    = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[3U];
            }
        } else if ((3U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_33;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_34;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_35;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_36;
        }
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___totalTx_memoryAddress_T_1 
        = (0x3ffffffffULL & (0x40ULL + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_2 
        = (IData)((0ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_3 
        = (IData)((0x10ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_4 
        = (IData)((0x20ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_5 
        = (IData)((0x30ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___totalTx_memoryLength_T_1 
        = (0x3ffffffffULL & (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength 
                             - 0x40ULL));
    if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength)) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_hce842ef5__0 
            = (0xffffU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength));
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_56 = 2U;
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_hce842ef5__0 = 0x40U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_56 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_1 
        = ((3U & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength 
                          >> 0x20U))) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_109 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_0) 
            & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_1) 
               & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_2) 
                  & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_3) 
                     & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_4) 
                        & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_5) 
                           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_6) 
                              & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_7) 
                                 & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_8) 
                                    & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_9) 
                                       & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_10) 
                                          & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_11) 
                                             & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_12) 
                                                & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_13) 
                                                   & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_14) 
                                                      & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_15))))))))))))))))
            ? 0U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___totalTx_memoryAddress_T_1 
        = (0x3ffffffffULL & (0x40ULL + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_2 
        = (IData)((0ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_3 
        = (IData)((0x10ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_4 
        = (IData)((0x20ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_5 
        = (IData)((0x30ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_109 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_0) 
            & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_1) 
               & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_2) 
                  & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_3) 
                     & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_4) 
                        & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_5) 
                           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_6) 
                              & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_7) 
                                 & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_8) 
                                    & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_9) 
                                       & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_10) 
                                          & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_11) 
                                             & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_12) 
                                                & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_13) 
                                                   & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_14) 
                                                      & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_15))))))))))))))))
            ? 0U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___totalTx_memoryLength_T_1 
        = (0x3ffffffffULL & (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength 
                             - 0x40ULL));
    if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength)) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_56 = 2U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_hce842ef5__0 
            = (0xffffU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength));
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_56 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_hce842ef5__0 = 0x40U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_1 
        = ((3U & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength 
                          >> 0x20U))) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___totalTx_memoryAddress_T_1 
        = (0x3ffffffffULL & (0x40ULL + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_2 
        = (IData)((0ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_3 
        = (IData)((0x10ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_4 
        = (IData)((0x20ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_5 
        = (IData)((0x30ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_109 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_0) 
            & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_1) 
               & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_2) 
                  & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_3) 
                     & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_4) 
                        & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_5) 
                           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_6) 
                              & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_7) 
                                 & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_8) 
                                    & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_9) 
                                       & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_10) 
                                          & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_11) 
                                             & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_12) 
                                                & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_13) 
                                                   & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_14) 
                                                      & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_15))))))))))))))))
            ? 0U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___totalTx_memoryLength_T_1 
        = (0x3ffffffffULL & (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength 
                             - 0x40ULL));
    if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength)) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_56 = 2U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_hce842ef5__0 
            = (0xffffU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength));
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_56 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_hce842ef5__0 = 0x40U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_1 
        = ((3U & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength 
                          >> 0x20U))) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___totalTx_scratchpadAddress_T_1 
        = (0x3fU & ((IData)(4U) + (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_scratchpadAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___totalTx_memoryAddress_T_1 
        = (0x3ffffffffULL & (0x40ULL + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_2 
        = (IData)((0ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_3 
        = (IData)((0x10ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_4 
        = (IData)((0x20ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_5 
        = (IData)((0x30ULL == (0x30ULL & vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_109 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_0) 
            & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_1) 
               & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_2) 
                  & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_3) 
                     & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_4) 
                        & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_5) 
                           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_6) 
                              & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_7) 
                                 & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_8) 
                                    & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_9) 
                                       & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_10) 
                                          & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_11) 
                                             & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_12) 
                                                & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_13) 
                                                   & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_14) 
                                                      & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_15))))))))))))))))
            ? 0U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___totalTx_memoryLength_T_1 
        = (0x3ffffffffULL & (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength 
                             - 0x40ULL));
    if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength)) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_56 = 2U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_hce842ef5__0 
            = (0xffffU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength));
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_56 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_hce842ef5__0 = 0x40U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_1 
        = ((3U & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength 
                          >> 0x20U))) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->dma_bvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
                                   & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->M00_AXI_wvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__maybe_full)) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__maybe_full));
    vlSelf->dma_rvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
                                   & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ptr_match));
    vlSelf->dma_wready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__ptr_match) 
                                   & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmdReadys_0 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__waitingToFlush)) 
           & (0xbU == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_opcode_io_deq_bits_MPORT_data)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ptr_match));
    vlSelf->dma_arready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__ptr_match) 
                                    & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ptr_match));
    vlSelf->M00_AXI_arvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__maybe_full)) 
                                        & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__maybe_full));
    vlSelf->M00_AXI_awvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__maybe_full)) 
                                        & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__maybe_full));
    vlSelf->S00_AXI_wready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__ptr_match) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->dma_awready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__ptr_match) 
                                    & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ram_io_deq_bits_MPORT_data 
        = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ram
        [vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__deq_ptr_value];
    vlSelf->S00_AXI_arready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__ptr_match) 
                                        & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__ptr_match));
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0) {
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][1U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[1U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][2U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[2U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][3U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[3U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][4U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[4U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][5U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[5U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][6U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[6U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][7U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[7U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][8U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[8U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][9U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[9U];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xaU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xaU];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xbU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xbU];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xcU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xcU];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xdU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xdU];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xeU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xeU];
        vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0][0xfU] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_data__v0[0xfU];
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state 
        = vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state;
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value 
        = vlSelf->__Vdly__ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value;
    vlSelf->S00_AXI_rvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    vlSelf->S00_AXI_awready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__ptr_match) 
                                        & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__maybe_full));
    vlSelf->S00_AXI_bvalid = (1U & (~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__ptr_match))));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ptr_match));
    if ((9U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((8U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((7U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((6U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((5U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((4U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((3U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((2U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_457 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_521 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        ComposerTop__DOT__axi4yank__DOT___GEN_457 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ram_extra_id
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__deq_ptr_value];
        ComposerTop__DOT__axi4yank__DOT___GEN_521 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ram_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__deq_ptr_value];
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_457 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ram_extra_id
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__deq_ptr_value];
        ComposerTop__DOT__axi4yank__DOT___GEN_521 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ram_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__deq_ptr_value];
    }
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ptr_match));
    if ((9U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((8U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((7U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((6U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((5U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((4U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((3U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((2U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_137 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_201 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        ComposerTop__DOT__axi4yank__DOT___GEN_137 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ram_extra_id
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__deq_ptr_value];
        ComposerTop__DOT__axi4yank__DOT___GEN_201 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ram_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__deq_ptr_value];
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_137 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ram_extra_id
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__deq_ptr_value];
        ComposerTop__DOT__axi4yank__DOT___GEN_201 = 
            vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ram_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__deq_ptr_value];
    }
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_system_id__v0) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_system_id[vlSelf->__Vdlyvdim0__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_system_id__v0] = 0U;
    }
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_core_id__v0) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_core_id[vlSelf->__Vdlyvdim0__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_core_id__v0] = 0U;
    }
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_data__v0) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_data[vlSelf->__Vdlyvdim0__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_data__v0] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_data__v0;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state 
        = vlSelf->__Vdly__ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__deq_ptr_value 
        = vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__deq_ptr_value;
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram__v0) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram[vlSelf->__Vdlyvdim0__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram__v0] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram__v0;
    }
    if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveAvailableTxSlot) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_47 = 3U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_46 
            = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_1)) 
               & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_0));
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_47 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_46 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__allocatedTransaction;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[0U] 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem
        [vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_addr_pipe_0][0U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[1U] 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem
        [vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_addr_pipe_0][1U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[2U] 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem
        [vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_addr_pipe_0][2U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[3U] 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem
        [vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_addr_pipe_0][3U];
    if (vlSelf->reset) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__beatsLeft = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__cmd_valid = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__resp_ready = 0U;
        vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state = 0U;
    } else {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__beatsLeft 
            = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__latch)
                ? 0U : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___beatsLeft_T_4));
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__cmd_valid 
            = (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                   & (4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
                ? (1U & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData)
                : 0U);
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__resp_ready 
            = (((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                & ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                   & (2U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))
                ? (1U & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData)
                : 0U);
        if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___io_req_ready_T) {
            if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___T_1) {
                if ((0U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_cmdP_inst_rs1))) {
                    vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state 
                        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_2;
                }
            }
        } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
            if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__access_readRes_valid_REG) {
                vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state = 2U;
            }
        } else {
            vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state 
                = ((2U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                    ? 3U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_40));
        }
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state 
        = vlSelf->__Vdly__ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_6 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_2));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_7 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_2) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_8 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_3));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_9 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_3) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_10 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_4));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_11 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_4) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_12 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_5));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_13 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_5) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_3 
        = (0xffffU & ((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_1 
                       >> 0x10U) | vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_1));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_6 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_2));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_7 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_2) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_8 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_3));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_9 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_3) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_10 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_4));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_11 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_4) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_12 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_5));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_13 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_5) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_3 
        = (0xffffU & ((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_1 
                       >> 0x10U) | vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_1));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_6 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_2));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_7 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_2) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_8 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_3));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_9 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_3) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_10 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_4));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_11 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_4) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_12 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_5));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_13 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_5) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_3 
        = (0xffffU & ((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_1 
                       >> 0x10U) | vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_1));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_6 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_2));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_7 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_2) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_8 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_3));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_9 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_3) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_10 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_4));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_11 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_4) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_12 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 3U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_5));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_13 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_5) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_out_a_valid 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))
            ? (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))
            : ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))
                ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_0) 
                   | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_1) 
                      | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_2) 
                         | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_3) 
                            | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_4) 
                               | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_5) 
                                  | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_6) 
                                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_7) 
                                        | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_8) 
                                           | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_9) 
                                              | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_10) 
                                                 | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_11) 
                                                    | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_12) 
                                                       | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_13) 
                                                          | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_14) 
                                                             | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__reqIdleBits_15))))))))))))))))
                : (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_out_a_valid 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))
            ? (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))
            : ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))
                ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_0) 
                   | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_1) 
                      | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_2) 
                         | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_3) 
                            | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_4) 
                               | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_5) 
                                  | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_6) 
                                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_7) 
                                        | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_8) 
                                           | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_9) 
                                              | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_10) 
                                                 | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_11) 
                                                    | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_12) 
                                                       | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_13) 
                                                          | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_14) 
                                                             | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__reqIdleBits_15))))))))))))))))
                : (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_out_a_valid 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))
            ? (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))
            : ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))
                ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_0) 
                   | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_1) 
                      | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_2) 
                         | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_3) 
                            | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_4) 
                               | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_5) 
                                  | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_6) 
                                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_7) 
                                        | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_8) 
                                           | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_9) 
                                              | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_10) 
                                                 | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_11) 
                                                    | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_12) 
                                                       | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_13) 
                                                          | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_14) 
                                                             | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__reqIdleBits_15))))))))))))))))
                : (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_out_a_valid 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))
            ? (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))
            : ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))
                ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_0) 
                   | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_1) 
                      | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_2) 
                         | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_3) 
                            | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_4) 
                               | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_5) 
                                  | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_6) 
                                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_7) 
                                        | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_8) 
                                           | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_9) 
                                              | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_10) 
                                                 | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_11) 
                                                    | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_12) 
                                                       | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_13) 
                                                          | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_14) 
                                                             | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__reqIdleBits_15))))))))))))))))
                : (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__out_5_0_a_earlyValid 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__beatsLeft)
            ? (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1_tl_out_a_valid) 
                & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__state_0)) 
               | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_out_a_valid) 
                   & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__state_1)) 
                  | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_out_a_valid) 
                      & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__state_2)) 
                     | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_out_a_valid) 
                         & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__state_3)) 
                        | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_out_a_valid) 
                           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__state_4))))))
            : ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1_tl_out_a_valid) 
               | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_out_a_valid) 
                  | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_out_a_valid) 
                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_out_a_valid) 
                        | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_out_a_valid))))));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_valid 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_out_a_valid) 
            << 4U) | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_out_a_valid) 
                       << 3U) | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_out_a_valid) 
                                  << 2U) | (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_out_a_valid) 
                                             << 1U) 
                                            | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1_tl_out_a_valid)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_3 
        = (0xffffU & ((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_1 
                       >> 0x10U) | vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_1));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = ((IData)(vlSelf->dma_bvalid) & (IData)(vlSelf->dma_bready));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__ram_data_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = ((IData)(vlSelf->dma_rvalid) & (IData)(vlSelf->dma_rready));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmdReadys_1 
        = (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__full)) 
            & (0U == (0x78U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_funct_io_deq_bits_MPORT_data)))) 
           & (0x7bU == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_opcode_io_deq_bits_MPORT_data)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__full)) 
                 & ((~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data) 
                        >> 7U)) & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__empty)))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__full)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__empty)) 
              & (0x80U == (0xc0U & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__empty)) 
                 & (((~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data) 
                         >> 7U)) & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__full))) 
                    | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_b_deq__DOT__full)) 
                       & (0x80U == (0xc0U & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)))))));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__ram_data_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_w_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__full)) 
                 & ((~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data) 
                        >> 7U)) & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__empty)))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__full)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__empty)) 
              & (0x80U == (0xc0U & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__empty)) 
                 & (((~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data) 
                         >> 7U)) & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__full))) 
                    | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_2__DOT__bundleIn_0_r_deq__DOT__full)) 
                       & (0x80U == (0xc0U & (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)))))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_w_deq__DOT__ram_data_MPORT_en 
        = ((IData)(vlSelf->dma_wready) & (IData)(vlSelf->dma_wvalid));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_inst_rs1_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__full)) 
                 & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__waitingToFlush)) 
                    & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__empty)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__empty)) 
                 & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__waitingToFlush)) 
                    & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__full)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT___GEN_0 
        = (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__empty)) 
            & (0xbU == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_opcode_io_deq_bits_MPORT_data))) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__waitingToFlush));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__ram_inst_rs1_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__systemSoftwareResps_ComposerSyst__VhshvqS2wesD5p01CLx1cV1jPK3cw6nOAOwDTiOUFgpB__DOT__full)) 
           & (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__empty)) 
               & (0x7bU == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_opcode_io_deq_bits_MPORT_data))) 
              & (0U == (0x78U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_funct_io_deq_bits_MPORT_data)))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->dma_arready) & (IData)(vlSelf->dma_arvalid));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_ar_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__anyValid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty)) 
                 | (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_valid 
        = ((2U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1)) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___x1_aw_valid_T 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__full)) 
                 | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__latched)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_last 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)) 
                 | vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__ram_last
                 [0U]));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_b_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__ram_data_MPORT_en 
        = ((IData)(vlSelf->S00_AXI_wready) & (IData)(vlSelf->S00_AXI_wvalid));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->dma_awready) & (IData)(vlSelf->dma_awvalid));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_anyValid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty)) 
                 | (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_valid 
        = ((2U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1)) 
                  << 1U)) | (1U & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__wrap 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT___value_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__full))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__ram_inst_funct_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__empty))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___error_1_T 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_resp) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__error_1));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___error_0_T 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_resp) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__error_0));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->S00_AXI_arready) & (IData)(vlSelf->S00_AXI_arvalid));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT___do_enq_T 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__maybe_full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_valid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_ar_deq__DOT__empty)) 
                 | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__full))));
    VL_SHIFTR_WWI(512,512,32, __Vtemp_h996365e9__0, vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__beat, 0x80U);
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0U] 
        = __Vtemp_h996365e9__0[0U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[1U] 
        = __Vtemp_h996365e9__0[1U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[2U] 
        = __Vtemp_h996365e9__0[2U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[3U] 
        = __Vtemp_h996365e9__0[3U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[4U] 
        = __Vtemp_h996365e9__0[4U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[5U] 
        = __Vtemp_h996365e9__0[5U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[6U] 
        = __Vtemp_h996365e9__0[6U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[7U] 
        = __Vtemp_h996365e9__0[7U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[8U] 
        = __Vtemp_h996365e9__0[8U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[9U] 
        = __Vtemp_h996365e9__0[9U];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xaU] 
        = __Vtemp_h996365e9__0[0xaU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xbU] 
        = __Vtemp_h996365e9__0[0xbU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xcU] 
        = __Vtemp_h996365e9__0[0xcU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xdU] 
        = __Vtemp_h996365e9__0[0xdU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xeU] 
        = __Vtemp_h996365e9__0[0xeU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_10[0xfU] 
        = __Vtemp_h996365e9__0[0xfU];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___idxBase_T_1 
        = (0x3fU & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__idxBase)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___lenRemainingFromReq_T_1 
        = (0x7fU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__lenRemainingFromReq) 
                    - (IData)(0x10U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_MPORT_en 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___io_cache_block_in_ready_T 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_6 
        = ((0x10U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__lenRemainingFromReq)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data 
        = vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_last
        [vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value];
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = ((IData)(vlSelf->S00_AXI_rvalid) & (IData)(vlSelf->S00_AXI_rready));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->S00_AXI_awready) & (IData)(vlSelf->S00_AXI_awvalid));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT___do_enq_T 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_valid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_aw_deq__DOT__empty)) 
                 | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__ram_data_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__x1_w_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_w_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__tl2axi4__DOT__deq__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT___value_T_1 
        = (0xfU & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = ((IData)(vlSelf->S00_AXI_bvalid) & (IData)(vlSelf->S00_AXI_bready));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__enq_ptr_value));
    if ((0x12U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x11U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x10U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xfU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xeU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xdU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xcU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xbU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xaU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_466 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_530 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_466 = ComposerTop__DOT__axi4yank__DOT___GEN_457;
        ComposerTop__DOT__axi4yank__DOT___GEN_530 = ComposerTop__DOT__axi4yank__DOT___GEN_521;
    }
    if ((0x12U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x11U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x10U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xfU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xeU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xdU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xcU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xbU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0xaU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_146 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_210 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_146 = ComposerTop__DOT__axi4yank__DOT___GEN_137;
        ComposerTop__DOT__axi4yank__DOT___GEN_210 = ComposerTop__DOT__axi4yank__DOT___GEN_201;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT___value_T_1 
        = (0xfU & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__enq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT___beatCounter_T_1 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__beatCounter)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ_io_deq_ready 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT___GEN_7 
        = ((2U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__beatCounter)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_rd_io_deq_bits_MPORT_data 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_rd
        [vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__deq_ptr_value];
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_b_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__bundleIn_0_r_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__wrap_1 
        = (2U == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__deq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__enq_ptr_value));
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))) {
        if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___T_1) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address 
                = (7U & ((((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__muxStateEarly_0)
                            ? (~ ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr)) 
                                  | (3U & (~ ((IData)(3U) 
                                              << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size))))))
                            : 0U) | ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__muxStateEarly_1)
                                      ? (~ ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr_1)) 
                                            | (3U & 
                                               (~ ((IData)(3U) 
                                                   << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size))))))
                                      : 0U)) >> 2U));
        }
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_burst 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full)
            ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_burst
           [0U] : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_burst_MPORT_data));
    if (vlSelf->reset) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__deq_ptr_value = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_1 = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_0 = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_1 = 0U;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_0 = 0U;
        vlSelf->ComposerTop__DOT__arCnt = 0ULL;
        vlSelf->ComposerTop__DOT__awCnt = 0ULL;
        vlSelf->ComposerTop__DOT__wCnt = 0ULL;
        vlSelf->ComposerTop__DOT__rWait = 0ULL;
        vlSelf->ComposerTop__DOT__bWait = 0ULL;
        vlSelf->ComposerTop__DOT__bCnt = 0ULL;
        vlSelf->ComposerTop__DOT__rCnt = 0ULL;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__deq_ptr_value = 0U;
    } else {
        if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__deq_ptr_value 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT___value_T_3;
        }
        if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__ram_inst_funct_MPORT_en) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter = 0U;
        } else if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT___counter_T_1;
        }
        if (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___T_12) 
             & (((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_id)) 
                >> 1U))) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_1 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_count_1_T_1;
        }
        if ((3U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___T_12) 
                   & ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_id))))) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_0 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_count_0_T_1;
        }
        if (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___T_36) 
             & (((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)) 
                >> 1U))) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_1 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_count_1_T_1;
        }
        if ((3U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___T_36) 
                   & ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_id))))) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_0 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_count_0_T_1;
        }
        if (vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__arCnt = vlSelf->ComposerTop__DOT___arCnt_T_1;
        }
        if (vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__awCnt = vlSelf->ComposerTop__DOT___awCnt_T_1;
        }
        if (vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__wCnt = vlSelf->ComposerTop__DOT___wCnt_T_1;
        }
        if (((IData)(vlSelf->M00_AXI_rready) & (~ (IData)(vlSelf->M00_AXI_rvalid)))) {
            vlSelf->ComposerTop__DOT__rWait = vlSelf->ComposerTop__DOT___rWait_T_1;
        }
        if (((IData)(vlSelf->M00_AXI_bready) & (~ (IData)(vlSelf->M00_AXI_bvalid)))) {
            vlSelf->ComposerTop__DOT__bWait = vlSelf->ComposerTop__DOT___bWait_T_1;
        }
        if (vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) {
            vlSelf->ComposerTop__DOT__bCnt = vlSelf->ComposerTop__DOT___bCnt_T_1;
        }
        if (vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) {
            vlSelf->ComposerTop__DOT__rCnt = vlSelf->ComposerTop__DOT___rCnt_T_1;
        }
        if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__do_deq) {
            vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__deq_ptr_value 
                = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT___value_T_3;
        }
    }
    if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__maybe_full) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_addr
            [0U];
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_len
            [0U];
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ram_extra_id_MPORT_data 
            = (0x7fffU & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_echo_extra_id
               [0U]);
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_id 
            = (1U & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_id
               [0U]);
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_size
            [0U];
    } else {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_addr_MPORT_data;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_len_MPORT_data;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ram_extra_id_MPORT_data 
            = (0x7fffU & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4index_auto_in_aw_bits_id) 
                          >> 1U));
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_id 
            = (1U & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4index_auto_in_aw_bits_id));
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1__DOT__ram_size_MPORT_data;
    }
    if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__maybe_full) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_burst 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_burst
            [0U];
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_addr
            [0U];
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_len
            [0U];
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__ram_extra_id_MPORT_data 
            = (0x7fffU & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_echo_extra_id
               [0U]);
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_id 
            = (1U & vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_id
               [0U]);
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_size
            [0U];
    } else {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_burst 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_burst_MPORT_data;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_addr_MPORT_data;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_len_MPORT_data;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__ram_extra_id_MPORT_data 
            = (0x7fffU & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4index_auto_in_ar_bits_id) 
                          >> 1U));
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_id 
            = (1U & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4index_auto_in_ar_bits_id));
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq__DOT__ram_size_MPORT_data;
    }
    if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__busy_1) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len_1 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__r_len_1;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr_1 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__r_addr_1;
    } else {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len_1 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_len;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr_1 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_addr;
    }
    if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__busy) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__r_len;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__r_addr;
    } else {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_len;
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr 
            = vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_addr;
    }
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))) {
        if (vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___T_1) {
            if (((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile_auto_in_a_bits_opcode)) 
                 | (1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile_auto_in_a_bits_opcode)))) {
                vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__writeData 
                    = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__muxStateEarly_1)
                        ? ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full)
                            ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data
                           [0U] : vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data_MPORT_data)
                        : 0U);
            }
        }
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___dataValid_T_1 
        = (0xffffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__dataValid) 
                      | ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__idx))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_25 
        = (((0xfU == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__idx)) 
            | (1U == vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__req_len))
            ? 2U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___sum_T_5 
        = (((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a 
             + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b) 
            + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c) 
           + vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d);
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__access_readRes_valid_REG 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data_access_readReq_valid;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___io_req_ready_T 
        = (0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_103 
        = ((0U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
           & (1U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T_9 
        = ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__state)) 
           & ((0U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
              & ((1U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                 & ((2U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                    & (3U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))))));
    if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_2) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_3 
            = (1U & (~ (IData)(vlSelf->reset)));
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_start 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_start;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_cmdP_inst_rs1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_inst_rs1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_cmdP_payload1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_payload1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_cmdP_payload2 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_payload2;
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_3 = 0U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_14 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_6));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_15 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_6) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_16 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_7));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_17 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_7) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_18 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_8));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_19 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_8) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_20 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_9));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_21 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_9) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_22 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_10));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_23 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_10) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_24 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_11));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_25 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_11) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_26 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_12));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_27 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_12) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_28 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_13));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_29 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_13) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_5 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_3) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_3)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_14 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_6));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_15 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_6) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_16 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_7));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_17 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_7) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_18 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_8));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_19 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_8) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_20 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_9));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_21 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_9) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_22 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_10));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_23 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_10) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_24 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_11));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_25 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_11) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_26 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_12));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_27 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_12) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_28 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_13));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_29 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_13) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_5 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_3) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_3)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_14 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_6));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_15 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_6) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_16 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_7));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_17 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_7) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_18 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_8));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_19 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_8) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_20 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_9));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_21 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_9) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_22 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_10));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_23 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_10) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_24 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_11));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_25 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_11) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_26 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_12));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_27 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_12) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_28 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_13));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_29 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_13) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_5 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_3) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_3)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_14 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_6));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_15 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_6) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_16 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_7));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_17 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_7) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_18 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_8));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_19 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_8) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_20 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_9));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_21 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_9) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_22 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_10));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_23 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_10) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_24 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_11));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_25 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_11) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_26 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_12));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_27 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_12) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_28 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 2U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_13));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_29 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_13) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 2U)));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_filter 
        = ((((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_mask)) 
             & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_valid)) 
            << 5U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_5 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_3) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_3)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmd__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmdReadys_0) 
              | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmdRouter__DOT__cmdReadys_1)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___T_18 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle)
               ? (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__anyValid)
               : (((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty)) 
                   & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F0)) 
                  | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1)) 
                     & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F1)))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_filter 
        = ((((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_mask)) 
             & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_valid)) 
            << 2U) | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_valid));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_ready 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___x1_aw_valid_T));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_filter 
        = ((((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_mask)) 
             & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_valid)) 
            << 2U) | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_valid));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_aw_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___in_aw_ready_T));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_valid 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_latched)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_valid));
    if (vlSelf->reset) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full = 0U;
    } else if (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data_MPORT_en) 
                != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__do_deq))) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full 
            = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__empty)
                ? ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq_io_deq_ready)) 
                   & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT___do_enq_T))
                : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT___do_enq_T));
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__maybe_full));
    if ((0x1bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x19U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x18U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x17U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x16U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x15U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x14U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x13U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_475 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_539 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_475 = ComposerTop__DOT__axi4yank__DOT___GEN_466;
        ComposerTop__DOT__axi4yank__DOT___GEN_539 = ComposerTop__DOT__axi4yank__DOT___GEN_530;
    }
    if ((0x1bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x19U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x18U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x17U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x16U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x15U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x14U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x13U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_155 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_219 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_155 = ComposerTop__DOT__axi4yank__DOT___GEN_146;
        ComposerTop__DOT__axi4yank__DOT___GEN_219 = ComposerTop__DOT__axi4yank__DOT___GEN_210;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__do_deq 
        = ((IData)(vlSelf->M00_AXI_arvalid) & (IData)(vlSelf->M00_AXI_arready));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__do_deq 
        = ((IData)(vlSelf->M00_AXI_awvalid) & (IData)(vlSelf->M00_AXI_awready));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_w_deq__DOT__do_deq 
        = ((IData)(vlSelf->M00_AXI_wvalid) & (IData)(vlSelf->M00_AXI_wready));
    vlSelf->M00_AXI_rready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ptr_match) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__maybe_full))));
    vlSelf->M00_AXI_bready = (1U & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ptr_match) 
                                       & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__do_deq 
        = ((~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__maybe_full)) 
               & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__ptr_match))) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__do_deq 
        = ((~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__maybe_full)) 
               & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__ptr_match))) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__do_deq 
        = ((~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__maybe_full)) 
               & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__ptr_match))) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3fU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__do_deq 
        = ((~ ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__maybe_full)) 
               & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__ptr_match))) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3eU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__full 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__ptr_match) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__maybe_full));
    if (vlSelf->__Vdlyvset__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data__v0) {
        vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data[0U] 
            = vlSelf->__Vdlyvval__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data__v0;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__ram_data_MPORT_data 
        = vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__ram_data
        [vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__deq_ptr_value];
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state 
        = vlSelf->__Vdly__ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data_access_readReq_valid 
        = ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
            ? (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
            : ((2U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                ? (2U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                : (4U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_118 
        = ((2U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_103));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_30 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_14));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_31 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_14) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_32 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_15));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_33 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_15) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_34 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_16));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_35 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_16) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_36 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_17));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_37 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_17) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_38 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_18));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_39 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_18) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_40 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_19));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_41 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_19) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_42 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_20));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_43 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_20) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_44 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_21));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_45 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_21) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_46 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_22));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_47 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_22) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_48 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_23));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_49 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_23) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_50 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_24));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_51 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_24) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_52 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_25));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_53 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_25) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_54 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_26));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_55 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_26) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_id 
        = (1U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)
                  ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__ram_id
                 [0U] : ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__id) 
                         >> 3U)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_id 
        = (1U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full)
                  ? vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__ram_id
                 [0U] : ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__id) 
                         >> 3U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_56 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_27));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_57 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_27) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_58 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_28));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_59 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_28) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_60 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_29));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_61 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_29) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_7 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_5) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_5)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_30 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_14));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_31 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_14) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_32 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_15));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_33 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_15) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_34 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_16));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_35 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_16) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_36 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_17));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_37 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_17) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_38 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_18));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_39 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_18) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_40 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_19));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_41 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_19) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_42 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_20));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_43 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_20) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_44 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_21));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_45 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_21) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_46 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_22));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_47 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_22) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_48 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_23));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_49 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_23) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_50 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_24));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_51 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_24) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_52 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_25));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_53 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_25) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_54 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_26));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_55 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_26) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_56 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_27));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_57 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_27) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_58 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_28));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_59 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_28) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_60 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_29));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_61 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_29) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_7 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_5) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_5)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_30 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_14));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_31 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_14) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_32 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_15));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_33 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_15) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_34 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_16));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_35 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_16) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_36 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_17));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_37 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_17) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_38 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_18));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_39 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_18) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_40 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_19));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_41 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_19) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_42 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_20));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_43 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_20) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_44 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_21));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_45 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_21) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_46 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_22));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_47 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_22) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_48 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_23));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_49 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_23) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_50 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_24));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_51 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_24) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_52 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_25));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_53 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_25) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_54 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_26));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_55 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_26) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_56 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_27));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_57 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_27) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_58 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_28));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_59 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_28) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_60 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_29));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_61 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_eq_29) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_7 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_5) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_5)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_30 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_14));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_31 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_14) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_32 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_15));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_33 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_15) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_34 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_16));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_35 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_16) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_36 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_17));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_37 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_17) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_38 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_18));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_39 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_18) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_40 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_19));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_41 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_19) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_42 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_20));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_43 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_20) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_44 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_21));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_45 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_21) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_46 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_22));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_47 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_22) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_48 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_23));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_49 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_23) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_50 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_24));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_51 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_24) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_52 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_25));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_53 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_25) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_54 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_26));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_55 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_26) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_56 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_27));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_57 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_27) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_58 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_28));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_59 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_28) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_60 
        = ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                       >> 1U))) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_29));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_61 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_eq_29) 
           & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                      >> 1U)));
    ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_1 
        = (0x3ffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_filter) 
                     | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_filter) 
                        >> 1U)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_7 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_5) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_5)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT___value_T_3 
        = (3U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___GEN_7 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___T_18) 
           | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__anyValid)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_unready 
        = (0xfU & ((((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_filter) 
                     >> 1U) | ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_filter) 
                               >> 2U)) | ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_mask) 
                                          << 2U)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x36U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x36U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x35U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x35U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x34U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x34U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x36U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x36U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x35U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x35U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x34U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x34U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x33U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x33U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x32U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x32U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x31U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x31U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x30U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x30U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x33U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x33U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x32U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x32U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x31U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x31U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x30U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x30U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2fU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2eU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x2aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x29U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x29U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x28U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x28U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x27U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x27U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x26U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x26U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x25U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x25U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2dU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2cU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2bU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x2aU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x2aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x29U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x29U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x28U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x28U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x27U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x27U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x26U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x26U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x25U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x25U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x24U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x24U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x23U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x23U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x24U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x24U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x23U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x23U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x22U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x22U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x21U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x21U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x20U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x20U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x22U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x22U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x21U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x21U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x20U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x20U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1fU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1eU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1dU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1cU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x1aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x19U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x19U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x18U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x18U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x17U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x17U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x16U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x16U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x15U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x15U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x14U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x14U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x13U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x13U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1bU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x1aU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x1aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x19U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x19U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x18U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x18U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x17U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x17U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x16U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x16U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x15U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x15U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x14U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x14U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x13U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x13U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x12U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x12U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x12U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x12U))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle)
            ? (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_anyValid)
            : (((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty)) 
                & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_0)) 
               | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1)) 
                  & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_1))));
    vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_aw_deq__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_valid) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___x1_aw_valid_T)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___T_1 = 
        ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_ready) 
         & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_valid));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_valid 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__latched)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_valid));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_unready 
        = (0xfU & ((((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_filter) 
                     >> 1U) | ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_filter) 
                               >> 2U)) | ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_mask) 
                                          << 2U)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x11U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x11U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x10U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x10U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xfU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xfU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xeU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xeU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xdU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xdU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xcU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xcU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xbU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xbU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0xaU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xaU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x11U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x11U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x10U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x10U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xfU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xfU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xeU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xeU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xdU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xdU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xcU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xcU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xbU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xbU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0xaU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0xaU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 1U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 1U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & ((0U >= (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  ? ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  : 0U)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & ((0U >= (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                  ? ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                  : 0U)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 1U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 1U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & (((0U >= (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                   ? ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                   : 0U) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & ((0U >= (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                  ? ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                  : 0U)));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 9U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 9U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 8U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 8U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 7U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 7U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 6U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 6U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 5U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 5U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 4U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 4U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 3U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 3U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 2U))));
    ComposerTop__DOT__axi4yank__DOT___GEN_401 = (1U 
                                                 & ((0x11U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__empty))
                                                     : 
                                                    ((0x10U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__empty))
                                                      : 
                                                     ((0xfU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__empty))
                                                       : 
                                                      ((0xeU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__empty))
                                                        : 
                                                       ((0xdU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__empty))
                                                         : 
                                                        ((0xcU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__empty))
                                                          : 
                                                         ((0xbU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__empty))
                                                           : 
                                                          ((0xaU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__empty))
                                                            : 
                                                           ((9U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__empty))
                                                             : 
                                                            ((8U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__empty))
                                                              : 
                                                             ((7U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__empty))
                                                               : 
                                                              ((6U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__empty))
                                                                : 
                                                               ((5U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__empty))
                                                                 : 
                                                                ((4U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__empty))
                                                                  : 
                                                                 ((3U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__empty))
                                                                   : 
                                                                  ((2U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__empty))
                                                                    : 
                                                                   ((1U 
                                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__empty))
                                                                     : 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__empty))))))))))))))))))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 2U))));
    ComposerTop__DOT__axi4yank__DOT___GEN_337 = (1U 
                                                 & ((0x11U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_81__DOT__full))
                                                     : 
                                                    ((0x10U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_80__DOT__full))
                                                      : 
                                                     ((0xfU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_79__DOT__full))
                                                       : 
                                                      ((0xeU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_78__DOT__full))
                                                        : 
                                                       ((0xdU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_77__DOT__full))
                                                         : 
                                                        ((0xcU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_76__DOT__full))
                                                          : 
                                                         ((0xbU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_75__DOT__full))
                                                           : 
                                                          ((0xaU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_74__DOT__full))
                                                            : 
                                                           ((9U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_73__DOT__full))
                                                             : 
                                                            ((8U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_72__DOT__full))
                                                              : 
                                                             ((7U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_71__DOT__full))
                                                               : 
                                                              ((6U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_70__DOT__full))
                                                                : 
                                                               ((5U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_69__DOT__full))
                                                                 : 
                                                                ((4U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_68__DOT__full))
                                                                  : 
                                                                 ((3U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_67__DOT__full))
                                                                   : 
                                                                  ((2U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_66__DOT__full))
                                                                    : 
                                                                   ((1U 
                                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_65__DOT__full))
                                                                     : 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_64__DOT__full))))))))))))))))))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 9U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 9U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 8U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 8U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 7U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 7U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 6U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 6U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 5U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 5U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 4U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 4U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 3U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 3U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 2U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    ComposerTop__DOT__axi4yank__DOT___GEN_81 = (1U 
                                                & ((0x11U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__empty))
                                                    : 
                                                   ((0x10U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__empty))
                                                     : 
                                                    ((0xfU 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__empty))
                                                      : 
                                                     ((0xeU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__empty))
                                                       : 
                                                      ((0xdU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__empty))
                                                        : 
                                                       ((0xcU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__empty))
                                                         : 
                                                        ((0xbU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__empty))
                                                          : 
                                                         ((0xaU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__empty))
                                                           : 
                                                          ((9U 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__empty))
                                                            : 
                                                           ((8U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__empty))
                                                             : 
                                                            ((7U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__empty))
                                                              : 
                                                             ((6U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__empty))
                                                               : 
                                                              ((5U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__empty))
                                                                : 
                                                               ((4U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__empty))
                                                                 : 
                                                                ((3U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__empty))
                                                                  : 
                                                                 ((2U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__empty))
                                                                   : 
                                                                  ((1U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__empty))
                                                                    : 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__empty))))))))))))))))))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 2U))));
    ComposerTop__DOT__axi4yank__DOT___GEN_17 = (1U 
                                                & ((0x11U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_17__DOT__full))
                                                    : 
                                                   ((0x10U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_16__DOT__full))
                                                     : 
                                                    ((0xfU 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_15__DOT__full))
                                                      : 
                                                     ((0xeU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_14__DOT__full))
                                                       : 
                                                      ((0xdU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_13__DOT__full))
                                                        : 
                                                       ((0xcU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_12__DOT__full))
                                                         : 
                                                        ((0xbU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_11__DOT__full))
                                                          : 
                                                         ((0xaU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_10__DOT__full))
                                                           : 
                                                          ((9U 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_9__DOT__full))
                                                            : 
                                                           ((8U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_8__DOT__full))
                                                             : 
                                                            ((7U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_7__DOT__full))
                                                              : 
                                                             ((6U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_6__DOT__full))
                                                               : 
                                                              ((5U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_5__DOT__full))
                                                                : 
                                                               ((4U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_4__DOT__full))
                                                                 : 
                                                                ((3U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_3__DOT__full))
                                                                  : 
                                                                 ((2U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_2__DOT__full))
                                                                   : 
                                                                  ((1U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_1__DOT__full))
                                                                    : 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue__DOT__full))))))))))))))))))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT___counter_T_1 
        = (0xfU & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__ram_inst_funct_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__full)) 
           & (5U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__do_deq 
        = ((~ ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__maybe_full)) 
               & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ptr_match))) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__cmd__DOT__full)) 
              & (5U > (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_to_rocc__DOT__counter))));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__full))));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__bundleIn_0_r_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_wins 
        = (((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__empty)) 
            & (7U != (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__b_delay))) 
           | (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_holds_d));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___GEN_10 
        = (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_valid) 
            & (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_counter))) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_latched));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_todo 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_counter))
            ? ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_valid)
                ? 1U : 0U) : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_counter));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___x1_w_valid_T_1 
        = ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__w_counter)) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__wbeats_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__ram_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccCmdFifo__DOT__full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__cmd_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank_auto_in_b_bits_echo_real_last 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_id)
            ? ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__empty)
                ? (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len_1))
                : vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__ram_real_last
               [vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__deq_ptr_value])
            : ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__empty)
                ? (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__len_1))
                : vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__ram_real_last
               [vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__deq_ptr_value]));
    if ((0x24U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x23U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x22U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x21U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x20U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_484 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_548 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_484 = ComposerTop__DOT__axi4yank__DOT___GEN_475;
        ComposerTop__DOT__axi4yank__DOT___GEN_548 = ComposerTop__DOT__axi4yank__DOT___GEN_539;
    }
    if ((0x24U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x23U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x22U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x21U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x20U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x1cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_164 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_228 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_164 = ComposerTop__DOT__axi4yank__DOT___GEN_155;
        ComposerTop__DOT__axi4yank__DOT___GEN_228 = ComposerTop__DOT__axi4yank__DOT___GEN_219;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_count_1_T_1 
        = (7U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_1)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_count_0_T_1 
        = (7U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__r_count_0)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT___GEN_1 
        = (1U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_id)
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1__DOT__full))
                  : (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue__DOT__full))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_count_1_T_1 
        = (7U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_1)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_count_0_T_1 
        = (7U & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_0)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__b_allow 
        = (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_id)
             ? (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__b_count_1)
             : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__b_count_0)) 
           != ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_bits_id)
                ? (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_1)
                : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_count_0)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT___GEN_9 
        = (1U & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_id)
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_3__DOT__full))
                  : (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_2__DOT__full))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT___T_1 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__empty))));
    vlSelf->ComposerTop__DOT___arCnt_T_1 = (1ULL + vlSelf->ComposerTop__DOT__arCnt);
    vlSelf->ComposerTop__DOT___awCnt_T_1 = (1ULL + vlSelf->ComposerTop__DOT__awCnt);
    vlSelf->ComposerTop__DOT___wCnt_T_1 = (1ULL + vlSelf->ComposerTop__DOT__wCnt);
    vlSelf->ComposerTop__DOT___rWait_T_1 = (1ULL + vlSelf->ComposerTop__DOT__rWait);
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->M00_AXI_rready) & (IData)(vlSelf->M00_AXI_rvalid));
    vlSelf->ComposerTop__DOT___bWait_T_1 = (1ULL + vlSelf->ComposerTop__DOT__bWait);
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->M00_AXI_bready) & (IData)(vlSelf->M00_AXI_bvalid));
    vlSelf->ComposerTop__DOT___bCnt_T_1 = (1ULL + vlSelf->ComposerTop__DOT__bCnt);
    vlSelf->ComposerTop__DOT___rCnt_T_1 = (1ULL + vlSelf->ComposerTop__DOT__rCnt);
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x3aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x39U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x39U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x38U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x38U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                         >> 0x37U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h6aec78c2__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x37U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3fU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3eU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3dU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3dU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3cU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3cU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3bU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3bU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x3aU)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x3aU))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x39U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x39U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x38U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x38U))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__bundleIn_0_r_deq__DOT__ram_id_MPORT_en) 
              & ((IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data)) 
                          >> 0x37U)) & (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__ram_tl_state_source_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT____VdfgTmp_h470c5fef__0) 
              & (IData)(((1ULL << (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data)) 
                         >> 0x37U))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__inc_addr 
        = (0xffffU & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr) 
                      + ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___wrapMask_T_1 
        = (0x7fffffU & ((0xffU | ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_len) 
                                  << 8U)) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_4 
        = ((~ (0x7fffU & (((IData)(0xffU) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size)) 
                          >> 8U))) & (1U | (0xfffeU 
                                            & (((IData)(0xffU) 
                                                << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_bits_size)) 
                                               >> 7U))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__inc_addr_1 
        = (0xffffU & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__addr_1) 
                      + ((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___wrapMask_T_3 
        = (0x7fffffU & ((0xffU | ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_len) 
                                  << 8U)) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_4 
        = ((~ (0x7fffU & (((IData)(0xffU) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size)) 
                          >> 8U))) & (1U | (0xfffeU 
                                            & (((IData)(0xffU) 
                                                << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_1_io_deq_bits_size)) 
                                               >> 7U))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT___value_T_3 
        = (0xfU & ((IData)(1U) + (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__deq_ptr_value)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ptr_match 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__deq_ptr_value) 
           == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__enq_ptr_value));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__in_a_ready 
        = (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__latch 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__beatsLeft)) 
           & (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__ram_data_MPORT_data 
        = ((4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))
            ? 0U : vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__readData);
    ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_45 
        = ((4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
            ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
               & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                  & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                     & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                        & (4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
            : ((3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                   & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                      & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                         & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                            & (3U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                : ((2U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                    ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                       & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                          & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                             & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                & (2U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                    : ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                        ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                           & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                              & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                 & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                    & (1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                        : ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                           & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                              & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                 & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                    & (0U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__in_d_valid 
        = ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
           & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
              & ((4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                 | ((1U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                    & (2U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))))));
    if ((4U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))) {
        if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data_access_readReq_valid) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_33 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[0U];
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_34 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[1U];
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_35 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[2U];
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_36 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_rval_data[3U];
        } else {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_33 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_34 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_35 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_36 
                = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d;
        }
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_33 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__a;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_34 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__b;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_35 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__c;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_36 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__d;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_2 
        = ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_cmdP_inst_rs1))
            ? 1U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___T_1 
        = ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_3_start) 
              & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_3)));
    if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_1) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_2 
            = (1U & (~ (IData)(vlSelf->reset)));
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_start 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_start;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_inst_rs1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_inst_rs1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_payload1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_payload1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_2_cmdP_payload2 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_payload2;
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_2 = 0U;
    }
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_ha559ddba__0 
        = (((IData)((0U != (0xfU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_5) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_7) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_7))))));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_ha559ddba__0 
        = (((IData)((0U != (0xfU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_5) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_7) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_7))))));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_ha559ddba__0 
        = (((IData)((0U != (0xfU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_5) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_7) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_7))))));
    ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_3 
        = (0x3ffU & ((IData)(ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_1) 
                     | ((IData)(ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_1) 
                        >> 2U)));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_ha559ddba__0 
        = (((IData)((0U != (0xfU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_5) 
                                    >> 4U)))) << 2U) 
           | (((IData)((0U != (3U & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_7) 
                                     >> 2U)))) << 1U) 
              | (IData)((0U != (0xaU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_7))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___T_46 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__ptr_match) 
               & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__maybe_full))) 
           & ((0U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
              & ((1U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                 & ((2U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                    & ((3U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                       & ((4U != (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)) 
                          & (5U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2 
        = (3U & (((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_unready) 
                  >> 2U) & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_unready)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___GEN_4 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___T_1) 
           | ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_anyValid)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT___do_enq_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_valid));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_deq_valid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__empty)) 
                 | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_valid)));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2 
        = (3U & (((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_unready) 
                  >> 2U) & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_unready)));
    ComposerTop__DOT__axi4yank__DOT___GEN_418 = (1U 
                                                 & ((0x22U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__empty))
                                                     : 
                                                    ((0x21U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__empty))
                                                      : 
                                                     ((0x20U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__empty))
                                                       : 
                                                      ((0x1fU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__empty))
                                                        : 
                                                       ((0x1eU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__empty))
                                                         : 
                                                        ((0x1dU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__empty))
                                                          : 
                                                         ((0x1cU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__empty))
                                                           : 
                                                          ((0x1bU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__empty))
                                                            : 
                                                           ((0x1aU 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__empty))
                                                             : 
                                                            ((0x19U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__empty))
                                                              : 
                                                             ((0x18U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__empty))
                                                               : 
                                                              ((0x17U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__empty))
                                                                : 
                                                               ((0x16U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__empty))
                                                                 : 
                                                                ((0x15U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__empty))
                                                                  : 
                                                                 ((0x14U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__empty))
                                                                   : 
                                                                  ((0x13U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__empty))
                                                                    : 
                                                                   ((0x12U 
                                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__empty))
                                                                     : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_401)))))))))))))))))));
    ComposerTop__DOT__axi4yank__DOT___GEN_354 = (1U 
                                                 & ((0x22U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_98__DOT__full))
                                                     : 
                                                    ((0x21U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_97__DOT__full))
                                                      : 
                                                     ((0x20U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_96__DOT__full))
                                                       : 
                                                      ((0x1fU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_95__DOT__full))
                                                        : 
                                                       ((0x1eU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_94__DOT__full))
                                                         : 
                                                        ((0x1dU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_93__DOT__full))
                                                          : 
                                                         ((0x1cU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_92__DOT__full))
                                                           : 
                                                          ((0x1bU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_91__DOT__full))
                                                            : 
                                                           ((0x1aU 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_90__DOT__full))
                                                             : 
                                                            ((0x19U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_89__DOT__full))
                                                              : 
                                                             ((0x18U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_88__DOT__full))
                                                               : 
                                                              ((0x17U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_87__DOT__full))
                                                                : 
                                                               ((0x16U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_86__DOT__full))
                                                                 : 
                                                                ((0x15U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_85__DOT__full))
                                                                  : 
                                                                 ((0x14U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_84__DOT__full))
                                                                   : 
                                                                  ((0x13U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_83__DOT__full))
                                                                    : 
                                                                   ((0x12U 
                                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_82__DOT__full))
                                                                     : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_337)))))))))))))))))));
    ComposerTop__DOT__axi4yank__DOT___GEN_98 = (1U 
                                                & ((0x22U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__empty))
                                                    : 
                                                   ((0x21U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__empty))
                                                     : 
                                                    ((0x20U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__empty))
                                                      : 
                                                     ((0x1fU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__empty))
                                                       : 
                                                      ((0x1eU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__empty))
                                                        : 
                                                       ((0x1dU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__empty))
                                                         : 
                                                        ((0x1cU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__empty))
                                                          : 
                                                         ((0x1bU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__empty))
                                                           : 
                                                          ((0x1aU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__empty))
                                                            : 
                                                           ((0x19U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__empty))
                                                             : 
                                                            ((0x18U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__empty))
                                                              : 
                                                             ((0x17U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__empty))
                                                               : 
                                                              ((0x16U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__empty))
                                                                : 
                                                               ((0x15U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__empty))
                                                                 : 
                                                                ((0x14U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__empty))
                                                                  : 
                                                                 ((0x13U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__empty))
                                                                   : 
                                                                  ((0x12U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__empty))
                                                                    : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_81)))))))))))))))))));
    ComposerTop__DOT__axi4yank__DOT___GEN_34 = (1U 
                                                & ((0x22U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_34__DOT__full))
                                                    : 
                                                   ((0x21U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_33__DOT__full))
                                                     : 
                                                    ((0x20U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_32__DOT__full))
                                                      : 
                                                     ((0x1fU 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_31__DOT__full))
                                                       : 
                                                      ((0x1eU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_30__DOT__full))
                                                        : 
                                                       ((0x1dU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_29__DOT__full))
                                                         : 
                                                        ((0x1cU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_28__DOT__full))
                                                          : 
                                                         ((0x1bU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_27__DOT__full))
                                                           : 
                                                          ((0x1aU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_26__DOT__full))
                                                            : 
                                                           ((0x19U 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_25__DOT__full))
                                                             : 
                                                            ((0x18U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_24__DOT__full))
                                                              : 
                                                             ((0x17U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_23__DOT__full))
                                                               : 
                                                              ((0x16U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_22__DOT__full))
                                                                : 
                                                               ((0x15U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_21__DOT__full))
                                                                 : 
                                                                ((0x14U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_20__DOT__full))
                                                                  : 
                                                                 ((0x13U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_19__DOT__full))
                                                                   : 
                                                                  ((0x12U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_18__DOT__full))
                                                                    : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_17)))))))))))))))))));
    if (vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_wins) {
        vlSelf->ComposerTop__DOT__tl2axi4__DOT__d_sel_shiftAmount 
            = vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_id
            [vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value];
        vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid 
            = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__empty)));
        vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source 
            = vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_echo_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__deq_ptr_value];
    } else {
        vlSelf->ComposerTop__DOT__tl2axi4__DOT__d_sel_shiftAmount 
            = vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ram_id
            [vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__deq_ptr_value];
        vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid 
            = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__empty)));
        vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source 
            = vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__ram_echo_tl_state_source
            [vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__deq_ptr_value];
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_b_ready 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank_auto_in_b_bits_echo_real_last)) 
                 | (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__full))));
    if ((0x2dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x29U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x28U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x27U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x26U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x25U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_493 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_557 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_493 = ComposerTop__DOT__axi4yank__DOT___GEN_484;
        ComposerTop__DOT__axi4yank__DOT___GEN_557 = ComposerTop__DOT__axi4yank__DOT___GEN_548;
    }
    if ((0x2dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x29U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x28U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x27U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x26U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x25U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__deq_ptr_value))) {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__deq_ptr_value];
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__deq_ptr_value];
        } else {
            ComposerTop__DOT__axi4yank__DOT___GEN_173 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT____Vxrand_h9b4aa394__0;
            ComposerTop__DOT__axi4yank__DOT___GEN_237 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        ComposerTop__DOT__axi4yank__DOT___GEN_173 = ComposerTop__DOT__axi4yank__DOT___GEN_164;
        ComposerTop__DOT__axi4yank__DOT___GEN_237 = ComposerTop__DOT__axi4yank__DOT___GEN_228;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl_auto_in_ar_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__deq_io_deq_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT___GEN_1));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl_auto_in_aw_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_aw_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT___GEN_9));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT___GEN_2 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT___T_1) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_6 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_4) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_4)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_6 
        = (0xffU & (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_4) 
                     >> 8U) | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_4)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ram_MPORT_en 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ptr_match) 
               & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__maybe_full))) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__rocc_to_axil__DOT__state));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__empty 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__ptr_match));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_24 
        = ((((4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))
              ? (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full))
              : (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full))) 
            & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__in_d_valid))
            ? 0U : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_enq_valid 
        = ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__in_d_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_enq_valid 
        = ((4U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__in_d_valid));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_h5a1451c0__0 
        = (((IData)((0U != (0xffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___txEmitLengthLg_T_3) 
                                     >> 8U)))) << 3U) 
           | (IData)(ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_ha559ddba__0));
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg = 0U;
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_tx_state))) {
        if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryLength)) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_ha559ddba__0;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT____VdfgTmp_h5a1451c0__0;
        } else {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 6U;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg = 6U;
        }
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg = 0U;
    }
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_h5a1451c0__0 
        = (((IData)((0U != (0xffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___txEmitLengthLg_T_3) 
                                     >> 8U)))) << 3U) 
           | (IData)(ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_ha559ddba__0));
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg = 0U;
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_tx_state))) {
        if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryLength)) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_ha559ddba__0;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT____VdfgTmp_h5a1451c0__0;
        } else {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 6U;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg = 6U;
        }
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg = 0U;
    }
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_h5a1451c0__0 
        = (((IData)((0U != (0xffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___txEmitLengthLg_T_3) 
                                     >> 8U)))) << 3U) 
           | (IData)(ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_ha559ddba__0));
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg = 0U;
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_tx_state))) {
        if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryLength)) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_ha559ddba__0;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT____VdfgTmp_h5a1451c0__0;
        } else {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 6U;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg = 6U;
        }
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg = 0U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_unready 
        = (0x3ffU & ((((IData)(ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_3) 
                       >> 1U) | ((IData)(ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_unready_T_3) 
                                 >> 5U)) | ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_mask) 
                                            << 5U)));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_h5a1451c0__0 
        = (((IData)((0U != (0xffU & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___txEmitLengthLg_T_3) 
                                     >> 8U)))) << 3U) 
           | (IData)(ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_ha559ddba__0));
    if ((0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg = 0U;
    } else if ((1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_tx_state))) {
        if ((0x40ULL >= vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryLength)) {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_ha559ddba__0;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg 
                = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT____VdfgTmp_h5a1451c0__0;
        } else {
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 6U;
            vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg = 6U;
        }
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount = 0U;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg = 0U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___GEN_40 
        = ((3U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
            ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T_9)
                ? 4U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
            : ((4U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveTransactionToDo)
                    ? (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state)
                    : 5U) : ((5U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                              ? ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT___T_46)
                                  ? 0U : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))
                              : (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__state))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__full))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__ram_rd_MPORT_en 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__respQ__DOT__full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__coreResps_rq__DOT__empty))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_mask_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__readys_valid));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty)) 
                 & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__full)) 
                    & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle)
                        ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2))
                        : (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F0)))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_ar_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1)) 
                 & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_ar_deq__DOT__full)) 
                    & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle)
                        ? (~ ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2) 
                              >> 1U)) : (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F1)))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__winner___05F0 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_ar_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__winner___05F1 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___T_1)) 
                 & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___readys_readys_T_2) 
                       >> 1U))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___GEN_0 
        = ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT___do_enq_T) 
           | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__latched));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_w_ready 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_5__DOT__x1_w_deq__DOT__full)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_deq_valid));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_mask_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_readys_valid));
    vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_ready) 
              & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle)
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2))
                  : (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_0))));
    vlSelf->ComposerTop__DOT__axi4buf_2__DOT__x1_aw_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1)) 
           & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__out_0_aw_ready) 
              & ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle)
                  ? (~ ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2) 
                        >> 1U)) : (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_1))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_winner_0 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf__DOT__x1_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_winner_1 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4xbar_1__DOT___awOut_0_io_enq_bits_T_1)) 
                 & (~ ((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT___awOut_0_io_enq_bits_readys_readys_T_2) 
                       >> 1U))));
    if (vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_idle) {
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_0 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_winner_0;
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_1 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_winner_1;
    } else {
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_0 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_0;
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_1 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_state_1;
    }
    vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_435 
        = (1U & ((0x33U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__empty))
                  : ((0x32U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__empty))
                      : ((0x31U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__empty))
                          : ((0x30U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__empty))
                              : ((0x2fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__empty))
                                  : ((0x2eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__empty))
                                      : ((0x2dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__empty))
                                          : ((0x2cU 
                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__empty))
                                              : ((0x2bU 
                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__empty))
                                                  : 
                                                 ((0x2aU 
                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__empty))
                                                   : 
                                                  ((0x29U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__empty))
                                                    : 
                                                   ((0x28U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__empty))
                                                     : 
                                                    ((0x27U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__empty))
                                                      : 
                                                     ((0x26U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__empty))
                                                       : 
                                                      ((0x25U 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__empty))
                                                        : 
                                                       ((0x24U 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__empty))
                                                         : 
                                                        ((0x23U 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__empty))
                                                          : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_418)))))))))))))))))));
    ComposerTop__DOT__axi4yank__DOT___GEN_371 = (1U 
                                                 & ((0x33U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__full))
                                                     : 
                                                    ((0x32U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__full))
                                                      : 
                                                     ((0x31U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__full))
                                                       : 
                                                      ((0x30U 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__full))
                                                        : 
                                                       ((0x2fU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__full))
                                                         : 
                                                        ((0x2eU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__full))
                                                          : 
                                                         ((0x2dU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_109__DOT__full))
                                                           : 
                                                          ((0x2cU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_108__DOT__full))
                                                            : 
                                                           ((0x2bU 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_107__DOT__full))
                                                             : 
                                                            ((0x2aU 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_106__DOT__full))
                                                              : 
                                                             ((0x29U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_105__DOT__full))
                                                               : 
                                                              ((0x28U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_104__DOT__full))
                                                                : 
                                                               ((0x27U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_103__DOT__full))
                                                                 : 
                                                                ((0x26U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_102__DOT__full))
                                                                  : 
                                                                 ((0x25U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_101__DOT__full))
                                                                   : 
                                                                  ((0x24U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_100__DOT__full))
                                                                    : 
                                                                   ((0x23U 
                                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                                     ? 
                                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_99__DOT__full))
                                                                     : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_354)))))))))))))))))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_115 
        = (1U & ((0x33U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__empty))
                  : ((0x32U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__empty))
                      : ((0x31U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__empty))
                          : ((0x30U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__empty))
                              : ((0x2fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__empty))
                                  : ((0x2eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__empty))
                                      : ((0x2dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__empty))
                                          : ((0x2cU 
                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__empty))
                                              : ((0x2bU 
                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__empty))
                                                  : 
                                                 ((0x2aU 
                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__empty))
                                                   : 
                                                  ((0x29U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__empty))
                                                    : 
                                                   ((0x28U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__empty))
                                                     : 
                                                    ((0x27U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__empty))
                                                      : 
                                                     ((0x26U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__empty))
                                                       : 
                                                      ((0x25U 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__empty))
                                                        : 
                                                       ((0x24U 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__empty))
                                                         : 
                                                        ((0x23U 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__empty))
                                                          : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_98)))))))))))))))))));
    ComposerTop__DOT__axi4yank__DOT___GEN_51 = (1U 
                                                & ((0x33U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__full))
                                                    : 
                                                   ((0x32U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__full))
                                                     : 
                                                    ((0x31U 
                                                      == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                      ? 
                                                     (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__full))
                                                      : 
                                                     ((0x30U 
                                                       == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                       ? 
                                                      (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__full))
                                                       : 
                                                      ((0x2fU 
                                                        == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                        ? 
                                                       (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__full))
                                                        : 
                                                       ((0x2eU 
                                                         == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                         ? 
                                                        (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__full))
                                                         : 
                                                        ((0x2dU 
                                                          == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                          ? 
                                                         (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_45__DOT__full))
                                                          : 
                                                         ((0x2cU 
                                                           == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                           ? 
                                                          (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_44__DOT__full))
                                                           : 
                                                          ((0x2bU 
                                                            == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                            ? 
                                                           (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_43__DOT__full))
                                                            : 
                                                           ((0x2aU 
                                                             == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                             ? 
                                                            (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_42__DOT__full))
                                                             : 
                                                            ((0x29U 
                                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                              ? 
                                                             (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_41__DOT__full))
                                                              : 
                                                             ((0x28U 
                                                               == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                               ? 
                                                              (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_40__DOT__full))
                                                               : 
                                                              ((0x27U 
                                                                == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                ? 
                                                               (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_39__DOT__full))
                                                                : 
                                                               ((0x26U 
                                                                 == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                 ? 
                                                                (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_38__DOT__full))
                                                                 : 
                                                                ((0x25U 
                                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                  ? 
                                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_37__DOT__full))
                                                                  : 
                                                                 ((0x24U 
                                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                   ? 
                                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_36__DOT__full))
                                                                   : 
                                                                  ((0x23U 
                                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                                    ? 
                                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_35__DOT__full))
                                                                    : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_34)))))))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid) 
              & (0x30U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT___T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid) 
              & (0x20U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT___T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid) 
              & (0x10U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT___T_1 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT__state)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid) 
              & (0U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))));
    if ((0xdU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_13_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_13_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_13_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_13_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_13_memoryLength;
    } else if ((0xcU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_12_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_12_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_12_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_12_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_12_memoryLength;
    } else if ((0xbU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_11_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_11_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_11_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_11_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_11_memoryLength;
    } else if ((0xaU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_10_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_10_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_10_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_10_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_10_memoryLength;
    } else if ((9U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_9_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_9_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_9_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_9_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_9_memoryLength;
    } else if ((8U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_8_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_8_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_8_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_8_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_8_memoryLength;
    } else if ((7U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_7_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_7_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_7_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_7_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_7_memoryLength;
    } else if ((6U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_6_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_6_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_6_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_6_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_6_memoryLength;
    } else if ((5U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_5_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_5_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_5_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_5_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_5_memoryLength;
    } else if ((4U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_4_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_4_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_4_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_4_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_4_memoryLength;
    } else if ((3U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_3_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_3_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_3_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_3_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_3_memoryLength;
    } else if ((2U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_2_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_2_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_2_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_2_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_2_memoryLength;
    } else if ((1U == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_1_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_1_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_1_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_1_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_1_memoryLength;
    } else {
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_0_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_0_scratchpadAddress;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_0_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_0_memoryLength;
        ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_0_memoryLength;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_ready 
        = ((IData)(((0x40U == (0x7eU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source))) 
                    & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveTransactionToDo))) 
           | (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state)) 
               & (0x30U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) 
              | (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT__state)) 
                  & (0x20U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) 
                 | (((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT__state)) 
                     & (0x10U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) 
                    | ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT__state)) 
                       & (0U == (0x70U & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source))))))));
    ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__haveTransactionToDo) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid) 
              & (0x40U == (0x7eU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_ready 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_b_ready) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__b_allow));
    if ((0x36U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x35U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x34U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x33U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_115__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x32U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_114__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x31U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_113__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x30U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_112__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_111__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_110__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_502 
            = ComposerTop__DOT__axi4yank__DOT___GEN_493;
        vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_566 
            = ComposerTop__DOT__axi4yank__DOT___GEN_557;
    }
    if ((0x36U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x35U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x34U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x33U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_51__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x32U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_50__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x31U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_49__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x30U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_48__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_47__DOT____Vxrand_h9b4af4c8__0;
        }
    } else if ((0x2eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data))) {
        if ((2U >= (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__deq_ptr_value))) {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ram_extra_id
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__deq_ptr_value];
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__ram_tl_state_source
                [vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT__deq_ptr_value];
        } else {
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT____Vxrand_h9b4aa394__0;
            vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
                = vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_46__DOT____Vxrand_h9b4af4c8__0;
        }
    } else {
        vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_182 
            = ComposerTop__DOT__axi4yank__DOT___GEN_173;
        vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_246 
            = ComposerTop__DOT__axi4yank__DOT___GEN_237;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_8 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_6) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___r_size_T_6)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_8 
        = (0xfU & (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_6) 
                    >> 4U) | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___w_size_T_6)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__roccRespFifo__DOT__empty)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__resp_ready));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_78 
        = ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))
            ? ((((7U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                  ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                     & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                        & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                           & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                              & (7U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                  : ((6U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                      ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                         & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                            & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                               & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                  & (6U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                      : ((5U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))
                          ? ((0U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                             & ((3U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                & ((4U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                   & ((1U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)) 
                                      & (5U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address))))))
                          : (IData)(ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_45)))) 
                & (7U != (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__address)))
                ? 2U : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))
            : ((2U == (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state))
                ? (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT___GEN_24)
                : (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__crFile__DOT__state)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_enq_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_enq_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)
            ? (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_enq_T)
            : ((IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__full) 
               & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_enq_T)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_deq_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_r_deq__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_enq_valid) 
              | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT___do_enq_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full)) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_enq_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__ram_id_MPORT_en 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full)
            ? (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT___do_enq_T)
            : ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_ready)) 
               & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT___do_enq_T)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_enq_valid) 
           | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__empty 
        = (1U & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full)));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__do_deq 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT___do_enq_T 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full)) 
                 & (~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__empty))));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq_io_deq_valid 
        = (1U & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__x1_w_deq__DOT__empty)) 
                 | (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq__DOT__maybe_full)));
    if (vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_1 
            = (1U & (~ (IData)(vlSelf->reset)));
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_start 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_start;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_inst_rs1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_inst_rs1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_payload1 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_payload1;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_1_cmdP_payload2 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_payload2;
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid_1 = 0U;
    }
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2 
        = (0x1fU & (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_unready) 
                     >> 5U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_unready)));
    if (vlSelf->ComposerTop__DOT__axi4xbar__DOT__idle) {
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__muxState___05F0 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__winner___05F0;
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__muxState___05F1 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__winner___05F1;
    } else {
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__muxState___05F0 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F0;
        vlSelf->ComposerTop__DOT__axi4xbar__DOT__muxState___05F1 
            = vlSelf->ComposerTop__DOT__axi4xbar__DOT__state___05F1;
    }
    vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_383 
        = (1U & ((0x3fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_127__DOT__full))
                  : ((0x3eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_126__DOT__full))
                      : ((0x3dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_125__DOT__full))
                          : ((0x3cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_124__DOT__full))
                              : ((0x3bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_123__DOT__full))
                                  : ((0x3aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_122__DOT__full))
                                      : ((0x39U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_121__DOT__full))
                                          : ((0x38U 
                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_120__DOT__full))
                                              : ((0x37U 
                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                  ? 
                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_119__DOT__full))
                                                  : 
                                                 ((0x36U 
                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                   ? 
                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_118__DOT__full))
                                                   : 
                                                  ((0x35U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_117__DOT__full))
                                                    : 
                                                   ((0x34U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_116__DOT__full))
                                                     : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_371))))))))))))));
    vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_63 
        = (1U & ((0x3fU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_63__DOT__full))
                  : ((0x3eU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_62__DOT__full))
                      : ((0x3dU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_61__DOT__full))
                          : ((0x3cU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_60__DOT__full))
                              : ((0x3bU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                  ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_59__DOT__full))
                                  : ((0x3aU == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                      ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_58__DOT__full))
                                      : ((0x39U == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                          ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_57__DOT__full))
                                          : ((0x38U 
                                              == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                              ? (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_56__DOT__full))
                                              : ((0x37U 
                                                  == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                  ? 
                                                 (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_55__DOT__full))
                                                  : 
                                                 ((0x36U 
                                                   == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                   ? 
                                                  (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_54__DOT__full))
                                                   : 
                                                  ((0x35U 
                                                    == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                    ? 
                                                   (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_53__DOT__full))
                                                    : 
                                                   ((0x34U 
                                                     == (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_data))
                                                     ? 
                                                    (~ (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT__Queue_52__DOT__full))
                                                     : (IData)(ComposerTop__DOT__axi4yank__DOT___GEN_51))))))))))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___GEN_0 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT___T_1) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT___GEN_0 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT___T_1) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__loader__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT___GEN_0 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT___T_1) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__loader__DOT__state));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT___GEN_0 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT___T_1) 
           | (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__loader__DOT__state));
    if ((0xfU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_15_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader_io_cache_block_in_bits_idxBase 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_15_scratchpadAddress;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_15_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_15_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_15_memoryLength;
    } else if ((0xeU == (0xfU & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)))) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_14_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader_io_cache_block_in_bits_idxBase 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__req_cache_14_scratchpadAddress;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__req_cache_14_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__req_cache_14_memoryLength;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_234 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__req_cache_14_memoryLength;
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_234 
            = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_232;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__loader_io_cache_block_in_bits_idxBase 
            = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT___GEN_249;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_234 
            = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT___GEN_232;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_234 
            = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT___GEN_232;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_234 
            = ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT___GEN_232;
    }
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__empty)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_ready) 
              & (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_wins)));
    vlSelf->ComposerTop__DOT__tl2axi4__DOT____VdfgTmp_hfc354f15__0 
        = (((~ (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_wins)) 
            | (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data)) 
           & ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_ready) 
              & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_valid)));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq_io_deq_ready 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__tl2axi4__DOT__r_wins)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_ready));
    if (ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___T) {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_2 
            = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source) 
               & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_0));
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_3 
            = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule_auto_out_d_bits_source)) 
               & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_1));
    } else {
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_2 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_0;
        vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT___GEN_3 
            = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1__DOT__txStates_1;
    }
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__do_deq 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT__maybe_full) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_deq_T));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_io_deq_ready 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_deq_T) 
           & (((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_id)) 
              & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_last)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank__DOT__Queue_1_io_deq_ready 
        = (((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq__DOT___do_deq_T) 
            & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_last)) 
           & (((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__deq_io_deq_bits_id)) 
              >> 1U));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__do_deq 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq__DOT__maybe_full) 
           & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_ready) 
              & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_valid)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__bundleIn_0_b_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__q_b_deq_io_deq_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__b_allow));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_w_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__in_w_deq_io_deq_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT___x1_w_valid_T_1));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg)) 
                 | (1U & ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                                      >> 5U))) & (((IData)(1U) 
                                                   << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                                                  >> 5U)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_1 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__txEmitLengthLg)) 
                 | (1U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                           >> 5U) & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__totalTx_memoryAddress 
                                             >> 5U))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg)) 
                 | (1U & ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                                      >> 5U))) & (((IData)(1U) 
                                                   << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                                                  >> 5U)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc_1 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__txEmitLengthLg)) 
                 | (1U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                           >> 5U) & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__totalTx_memoryAddress 
                                             >> 5U))))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_acc 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg)) 
                 | (1U & ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                                      >> 5U))) & (((IData)(1U) 
                                                   << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                                                  >> 5U)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_acc_1 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__txEmitLengthLg)) 
                 | (1U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                           >> 5U) & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__totalTx_memoryAddress 
                                             >> 5U))))));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_mask_T 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__readys_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__earlyWinner_4 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2) 
               >> 4U)) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__mem_out_a_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__earlyWinner_0 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2)) 
           & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__myWriters_WriteChannel_1_tl_out_a_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__earlyWinner_1 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2) 
               >> 1U)) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__mem_out_a_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__earlyWinner_2 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2) 
               >> 2U)) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__halfNonBonded__DOT__mem_out_a_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT__earlyWinner_3 
        = ((~ ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__crossbarModule__DOT___readys_readys_T_2) 
               >> 3U)) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__mem_out_a_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_acc 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg)) 
                 | (1U & ((~ (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                                      >> 5U))) & (((IData)(1U) 
                                                   << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                                                  >> 5U)))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_acc_1 
        = (1U & ((6U <= (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__txEmitLengthLg)) 
                 | (1U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                           >> 5U) & (IData)((vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__data__DOT__totalTx_memoryAddress 
                                             >> 5U))))));
    vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0__DOT__ram_MPORT_data 
        = (((IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_1) 
            << 1U) | (IData)(vlSelf->ComposerTop__DOT__axi4xbar__DOT__awOut_0_io_enq_bits_muxState_0));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__full)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__empty)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_383)));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_aw_deq__DOT__empty)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_aw_deq__DOT__full)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_383)));
    vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__full)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__empty)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_63)));
    vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_4__DOT__x1_ar_deq__DOT__empty)) 
           & ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_3__DOT__x1_ar_deq__DOT__full)) 
              & (IData)(vlSelf->ComposerTop__DOT__axi4yank__DOT___GEN_63)));
    vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__do_deq 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq__DOT__empty)) 
           & (IData)(vlSelf->ComposerTop__DOT__axi4buf_1__DOT__bundleIn_0_b_deq_io_deq_ready));
    vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__ram_id_MPORT_en 
        = ((~ (IData)(vlSelf->ComposerTop__DOT__axi4buf_6__DOT__bundleIn_0_b_deq__DOT__full)) 
           & ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4yank_auto_in_b_bits_echo_real_last) 
              & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__bundleIn_0_b_valid)));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT___T_90 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_b_ready) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__bundleIn_0_b_valid));
    vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl__DOT__w_out_valid 
        = ((IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi42tl_auto_in_aw_valid) 
           & (IData)(vlSelf->ComposerTop__DOT__cmd_resp_axilhub__DOT__axil_widget__DOT__axi4frag__DOT__x1_w_valid));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_payload1 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_payload1_io_deq_bits_MPORT_data;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_payload2 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_payload2_io_deq_bits_MPORT_data;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_cmdP_inst_rs1 
        = vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_inst_rs1_io_deq_bits_MPORT_data;
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_bits_start 
        = (((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__do_deq) 
            & (1U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_inst_funct_io_deq_bits_MPORT_data))) 
           & (0U == (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmd__DOT__ram_core_id_io_deq_bits_MPORT_data)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cmdPipePipe_valid 
        = (1U & (~ (IData)(vlSelf->reset)));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_2 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_2))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_3 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_3))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_4 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_1) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_4))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_5 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_acc_1) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__solvated__DOT__x1_a_bits_a_mask_eq_5))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc_2 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_2))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc_3 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_3))));
    vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc_4 
        = ((IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_acc_1) 
           | (3U & ((((IData)(1U) << (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_sizeOH_shiftAmount)) 
                     >> 4U) & (IData)(vlSelf->ComposerTop__DOT__acc__DOT__acc__DOT__EnergyCalc__DOT__cores__DOT__nonBonded__DOT__x1_a_bits_a_mask_eq_4))));
}
