CADENCE IHNL111452

BAG_prim nmos4_fast schematic cds0
BAG_prim pmos4_fast schematic cds1
adc_sar_generated inv schematic cds2
adc_sar_generated oai22_skewed schematic cds3
adc_sar_generated nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0 schematic cds4
adc_sar_generated tinv schematic cds5
adc_sar_generated tinv_small schematic cds6
adc_sar_generated latch_2ck schematic cds7
adc_sar_generated inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0 schematic cds8
adc_sar_generated sarlogic_wret_v2 schematic cds9
adc_sar_generated sarlogic_wret_v2_array schematic cds10
adc_sar_generated inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5 schematic cds11
adc_sar_generated latch schematic cds12
adc_sar_generated sarretslice schematic cds13
adc_sar_generated inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8 schematic cds14
adc_sar_generated sarret_wckbuf schematic cds15
adc_sar_generated tie schematic cds16
adc_sar_generated nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1 schematic cds17
adc_sar_generated tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0 schematic cds18
adc_sar_generated dff_rsth schematic cds19
adc_sar_generated sarfsm schematic cds20
adc_sar_generated nand schematic cds21
adc_sar_generated sarclkgen_core_static2 schematic cds22
adc_sar_generated inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B schematic cds23
adc_sar_generated mux2to1 schematic cds24
adc_sar_generated sarclkdelayslice_compact schematic cds25
adc_sar_generated nor schematic cds26
adc_sar_generated sarclkdelay_compact_dual schematic cds27
adc_sar_generated sarclkgen_static schematic cds28
adc_sar_generated sarabe_dualdelay schematic cds29
adc_sar_generated momcap_center_1x schematic cds30
adc_sar_generated capdac schematic cds31
adc_sar_generated nsw_wovdd schematic cds32
adc_sar_generated tie_wovdd schematic cds33
adc_sar_generated capdrv_nsw schematic cds34
adc_sar_generated nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0 schematic cds35
adc_sar_generated capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0 schematic cds36
adc_sar_generated nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1 schematic cds37
adc_sar_generated capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1 schematic cds38
adc_sar_generated capdrv_nsw_array schematic cds39
adc_sar_generated salatch_pmos schematic cds40
adc_sar_generated sarafe_nsw schematic cds41
adc_sar_generated sar schematic cds42
BAG_prim pmos4_ulvt schematic cds43
BAG_prim nmos4_ulvt schematic cds44
adc_sar_generated inv_XTOP_XSAMP0_IBUFB0 schematic cds45
adc_sar_generated inv_XTOP_XSAMP0_IBUFB0_1 schematic cds46
adc_sar_generated inv_XTOP_XSAMP0_IBUFA0 schematic cds47
adc_sar_generated inv_XTOP_XSAMP0_IBUFA0_1 schematic cds48
adc_sar_generated nsw_wovdd_XTOP_XSAMP0_ISWN0 schematic cds49
adc_sar_generated sarsamp schematic cds50
adc_sar_generated sar_wsamp schematic cds51