/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dma_io2mem_subch_phy0_subch2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 8/17/11 1:03p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Aug 11 21:45:40 2011
 *                 MD5 Checksum         30eb4d41dba6899590ea7664187e6ba5
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_dma_io2mem_subch_phy0_subch2.h $
 * 
 * Hydra_Software_Devel/1   8/17/11 1:03p pntruong
 * SW7429-2: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_H__
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_H__

/***************************************************************************
 *DMA_IO2MEM_SUBCH_PHY0_SUBCH2 - DMA_IO2MEM_SUBCH registers PHY0 SUBCH2
 ***************************************************************************/
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_SUBCH_CONTROL 0x00bf48c0 /* Subchannel Control Register */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_LLM_CMD 0x00bf48c4 /* "LLM Command Register.,Contains set of commands/parameters DMA should pass to LLM while issuing various LLM commands." */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_FREE_DESC_REQ_NUM 0x00bf48c8 /* Free Descriptors Information Register */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DESC_THRESHOLD 0x00bf48cc /* Descriptor Threshold Register. */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_FC_THRESHOLD 0x00bf48d0 /* Flow Control threshold Register */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_BUFF_SIZE 0x00bf48d4 /* "Buffer Size.,Indicates a buffer size multiplicator accociated with specific sub channel. Given in a units of 64 Bytes." */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DROP_PACKET_STAT 0x00bf48d8 /* Dropped Packets Statistics Status Register */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DROP_PACKET_STAT_RESET 0x00bf48dc /* Reset Dropped Packets Statistics Register */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG1 0x00bf48e0 /* Debug Register #1 */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG2 0x00bf48e4 /* Debug Register #2 */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG3 0x00bf48e8 /* Debug Register #3 */
#define BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG4 0x00bf48ec /* Debug Register #4 */

#endif /* #ifndef BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_H__ */

/* End of File */
