// Seed: 1721522288
module module_0 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5
);
  id_7(
      .id_0(), .id_1(1), .id_2(1'b0), .id_3(1), .id_4(id_1 & 1)
  );
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri0 id_4
);
  assign id_0 = (1) == 1;
  assign id_3 = id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
  supply0 id_6 = id_6 < id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  always_latch @(posedge "" or negedge 1);
endmodule
