

Implementation tool: Xilinx Vivado v.2017.1
Project:             contact_discovery_axi_experimental
Solution:            solution1
Device target:       xczu9eg-ffvb1156-1-i
Report date:         Sun Apr 22 15:44:48 MDT 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1185
FF:            2979
DSP:              0
BRAM:            15
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.200
Timing met
