Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 17:06:08 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.422        0.000                      0                 3405        0.127        0.000                      0                 3405        4.500        0.000                       0                  1254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.611        0.000                      0                 2161        0.127        0.000                      0                 2161        4.500        0.000                       0                  1254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    3.422        0.000                      0                 1244        0.375        0.000                      0                 1244  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 IIC_NUM_10/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.138ns (18.519%)  route 5.007ns (81.481%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  IIC_NUM_10/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.935     7.595    IIC_NUM_10/U1/i_reg_n_0_[2]
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.719 r  IIC_NUM_10/U1/i[1]_i_6__9/O
                         net (fo=2, routed)           0.879     8.598    IIC_NUM_10/U1/i[1]_i_6__9_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  IIC_NUM_10/U1/i[4]_i_16__9/O
                         net (fo=2, routed)           0.606     9.328    IIC_NUM_10/U1/i[4]_i_16__9_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.452 r  IIC_NUM_10/U1/i[4]_i_11__9/O
                         net (fo=1, routed)           0.452     9.904    IIC_NUM_10/U1/i[4]_i_11__9_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.028 r  IIC_NUM_10/U1/i[4]_i_5__9/O
                         net (fo=1, routed)           0.434    10.463    IIC_NUM_10/U1/i[4]_i_5__9_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  IIC_NUM_10/U1/i[4]_i_1__9/O
                         net (fo=5, routed)           0.701    11.287    IIC_NUM_10/U1/i[4]_i_1__9_n_0
    SLICE_X50Y59         FDCE                                         r  IIC_NUM_10/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.440    14.844    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X50Y59         FDCE                                         r  IIC_NUM_10/U1/i_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X50Y59         FDCE (Setup_fdce_C_CE)      -0.169    14.898    IIC_NUM_10/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 1.374ns (22.997%)  route 4.601ns (77.003%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.637     5.221    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  IIC_NUM_13/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  IIC_NUM_13/U1/C1_reg[4]/Q
                         net (fo=18, routed)          1.135     6.874    IIC_NUM_13/U1/C1_reg_n_0_[4]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.026 f  IIC_NUM_13/U1/C1[6]_i_3__12/O
                         net (fo=2, routed)           0.444     7.470    IIC_NUM_13/U1/C1[6]_i_3__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.332     7.802 r  IIC_NUM_13/U1/i[4]_i_9__12/O
                         net (fo=5, routed)           1.176     8.978    IIC_NUM_13/U1/i[4]_i_9__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.102 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.762     9.865    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.989 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.578    10.567    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.691 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.505    11.196    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X58Y47         FDCE                                         r  IIC_NUM_13/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.519    14.924    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  IIC_NUM_13/U1/i_reg[3]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X58Y47         FDCE (Setup_fdce_C_CE)      -0.205    14.957    IIC_NUM_13/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 IIC_NUM_10/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.138ns (19.124%)  route 4.813ns (80.876%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  IIC_NUM_10/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.935     7.595    IIC_NUM_10/U1/i_reg_n_0_[2]
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.719 r  IIC_NUM_10/U1/i[1]_i_6__9/O
                         net (fo=2, routed)           0.879     8.598    IIC_NUM_10/U1/i[1]_i_6__9_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  IIC_NUM_10/U1/i[4]_i_16__9/O
                         net (fo=2, routed)           0.606     9.328    IIC_NUM_10/U1/i[4]_i_16__9_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.452 r  IIC_NUM_10/U1/i[4]_i_11__9/O
                         net (fo=1, routed)           0.452     9.904    IIC_NUM_10/U1/i[4]_i_11__9_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.028 r  IIC_NUM_10/U1/i[4]_i_5__9/O
                         net (fo=1, routed)           0.434    10.463    IIC_NUM_10/U1/i[4]_i_5__9_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  IIC_NUM_10/U1/i[4]_i_1__9/O
                         net (fo=5, routed)           0.506    11.093    IIC_NUM_10/U1/i[4]_i_1__9_n_0
    SLICE_X52Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X52Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X52Y57         FDCE (Setup_fdce_C_CE)      -0.169    14.899    IIC_NUM_10/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 IIC_NUM_10/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.138ns (19.124%)  route 4.813ns (80.876%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  IIC_NUM_10/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.935     7.595    IIC_NUM_10/U1/i_reg_n_0_[2]
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.719 r  IIC_NUM_10/U1/i[1]_i_6__9/O
                         net (fo=2, routed)           0.879     8.598    IIC_NUM_10/U1/i[1]_i_6__9_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  IIC_NUM_10/U1/i[4]_i_16__9/O
                         net (fo=2, routed)           0.606     9.328    IIC_NUM_10/U1/i[4]_i_16__9_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.452 r  IIC_NUM_10/U1/i[4]_i_11__9/O
                         net (fo=1, routed)           0.452     9.904    IIC_NUM_10/U1/i[4]_i_11__9_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.028 r  IIC_NUM_10/U1/i[4]_i_5__9/O
                         net (fo=1, routed)           0.434    10.463    IIC_NUM_10/U1/i[4]_i_5__9_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  IIC_NUM_10/U1/i[4]_i_1__9/O
                         net (fo=5, routed)           0.506    11.093    IIC_NUM_10/U1/i[4]_i_1__9_n_0
    SLICE_X52Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X52Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X52Y57         FDCE (Setup_fdce_C_CE)      -0.169    14.899    IIC_NUM_10/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 IIC_NUM_10/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.138ns (19.153%)  route 4.804ns (80.847%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  IIC_NUM_10/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.935     7.595    IIC_NUM_10/U1/i_reg_n_0_[2]
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.719 r  IIC_NUM_10/U1/i[1]_i_6__9/O
                         net (fo=2, routed)           0.879     8.598    IIC_NUM_10/U1/i[1]_i_6__9_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  IIC_NUM_10/U1/i[4]_i_16__9/O
                         net (fo=2, routed)           0.606     9.328    IIC_NUM_10/U1/i[4]_i_16__9_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.452 r  IIC_NUM_10/U1/i[4]_i_11__9/O
                         net (fo=1, routed)           0.452     9.904    IIC_NUM_10/U1/i[4]_i_11__9_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.028 r  IIC_NUM_10/U1/i[4]_i_5__9/O
                         net (fo=1, routed)           0.434    10.463    IIC_NUM_10/U1/i[4]_i_5__9_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  IIC_NUM_10/U1/i[4]_i_1__9/O
                         net (fo=5, routed)           0.497    11.084    IIC_NUM_10/U1/i[4]_i_1__9_n_0
    SLICE_X50Y58         FDCE                                         r  IIC_NUM_10/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X50Y58         FDCE                                         r  IIC_NUM_10/U1/i_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X50Y58         FDCE (Setup_fdce_C_CE)      -0.169    14.899    IIC_NUM_10/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 IIC_NUM_10/U1/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.138ns (19.119%)  route 4.814ns (80.881%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.558     5.142    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  IIC_NUM_10/U1/i_reg[2]/Q
                         net (fo=55, routed)          1.935     7.595    IIC_NUM_10/U1/i_reg_n_0_[2]
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.719 r  IIC_NUM_10/U1/i[1]_i_6__9/O
                         net (fo=2, routed)           0.879     8.598    IIC_NUM_10/U1/i[1]_i_6__9_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  IIC_NUM_10/U1/i[4]_i_16__9/O
                         net (fo=2, routed)           0.606     9.328    IIC_NUM_10/U1/i[4]_i_16__9_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.452 r  IIC_NUM_10/U1/i[4]_i_11__9/O
                         net (fo=1, routed)           0.452     9.904    IIC_NUM_10/U1/i[4]_i_11__9_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.028 r  IIC_NUM_10/U1/i[4]_i_5__9/O
                         net (fo=1, routed)           0.434    10.463    IIC_NUM_10/U1/i[4]_i_5__9_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  IIC_NUM_10/U1/i[4]_i_1__9/O
                         net (fo=5, routed)           0.508    11.094    IIC_NUM_10/U1/i[4]_i_1__9_n_0
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.441    14.845    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X54Y57         FDCE (Setup_fdce_C_CE)      -0.169    14.938    IIC_NUM_10/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.374ns (23.516%)  route 4.469ns (76.484%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.637     5.221    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  IIC_NUM_13/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  IIC_NUM_13/U1/C1_reg[4]/Q
                         net (fo=18, routed)          1.135     6.874    IIC_NUM_13/U1/C1_reg_n_0_[4]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.026 f  IIC_NUM_13/U1/C1[6]_i_3__12/O
                         net (fo=2, routed)           0.444     7.470    IIC_NUM_13/U1/C1[6]_i_3__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.332     7.802 r  IIC_NUM_13/U1/i[4]_i_9__12/O
                         net (fo=5, routed)           1.176     8.978    IIC_NUM_13/U1/i[4]_i_9__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.102 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.762     9.865    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.989 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.578    10.567    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.691 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.373    11.064    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X59Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.518    14.923    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[0]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X59Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.956    IIC_NUM_13/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.374ns (23.516%)  route 4.469ns (76.484%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.637     5.221    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  IIC_NUM_13/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  IIC_NUM_13/U1/C1_reg[4]/Q
                         net (fo=18, routed)          1.135     6.874    IIC_NUM_13/U1/C1_reg_n_0_[4]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.026 f  IIC_NUM_13/U1/C1[6]_i_3__12/O
                         net (fo=2, routed)           0.444     7.470    IIC_NUM_13/U1/C1[6]_i_3__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.332     7.802 r  IIC_NUM_13/U1/i[4]_i_9__12/O
                         net (fo=5, routed)           1.176     8.978    IIC_NUM_13/U1/i[4]_i_9__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.102 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.762     9.865    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.989 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.578    10.567    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.691 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.373    11.064    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X59Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.518    14.923    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[1]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X59Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.956    IIC_NUM_13/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.374ns (23.516%)  route 4.469ns (76.484%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.637     5.221    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  IIC_NUM_13/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  IIC_NUM_13/U1/C1_reg[4]/Q
                         net (fo=18, routed)          1.135     6.874    IIC_NUM_13/U1/C1_reg_n_0_[4]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.026 f  IIC_NUM_13/U1/C1[6]_i_3__12/O
                         net (fo=2, routed)           0.444     7.470    IIC_NUM_13/U1/C1[6]_i_3__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.332     7.802 r  IIC_NUM_13/U1/i[4]_i_9__12/O
                         net (fo=5, routed)           1.176     8.978    IIC_NUM_13/U1/i[4]_i_9__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.102 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.762     9.865    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.989 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.578    10.567    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.691 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.373    11.064    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X58Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.518    14.923    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X58Y46         FDCE                                         r  IIC_NUM_13/U1/i_reg[2]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X58Y46         FDCE (Setup_fdce_C_CE)      -0.205    14.956    IIC_NUM_13/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 IIC_NUM_13/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.374ns (23.392%)  route 4.500ns (76.608%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.637     5.221    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  IIC_NUM_13/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDCE (Prop_fdce_C_Q)         0.518     5.739 r  IIC_NUM_13/U1/C1_reg[4]/Q
                         net (fo=18, routed)          1.135     6.874    IIC_NUM_13/U1/C1_reg_n_0_[4]
    SLICE_X62Y43         LUT2 (Prop_lut2_I1_O)        0.152     7.026 f  IIC_NUM_13/U1/C1[6]_i_3__12/O
                         net (fo=2, routed)           0.444     7.470    IIC_NUM_13/U1/C1[6]_i_3__12_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.332     7.802 r  IIC_NUM_13/U1/i[4]_i_9__12/O
                         net (fo=5, routed)           1.176     8.978    IIC_NUM_13/U1/i[4]_i_9__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.102 r  IIC_NUM_13/U1/i[4]_i_10__12/O
                         net (fo=1, routed)           0.762     9.865    IIC_NUM_13/U1/i[4]_i_10__12_n_0
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.989 r  IIC_NUM_13/U1/i[4]_i_5__12/O
                         net (fo=1, routed)           0.578    10.567    IIC_NUM_13/U1/i[4]_i_5__12_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.691 r  IIC_NUM_13/U1/i[4]_i_1__12/O
                         net (fo=5, routed)           0.404    11.095    IIC_NUM_13/U1/i[4]_i_1__12_n_0
    SLICE_X60Y45         FDCE                                         r  IIC_NUM_13/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.518    14.923    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  IIC_NUM_13/U1/i_reg[4]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X60Y45         FDCE (Setup_fdce_C_CE)      -0.169    14.992    IIC_NUM_13/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 IIC_NUM_12/U1/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/Go_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.864%)  route 0.305ns (62.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.593     1.537    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  IIC_NUM_12/U1/i_reg[1]/Q
                         net (fo=61, routed)          0.305     1.983    IIC_NUM_12/U1/i_reg[0]_1[0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.028 r  IIC_NUM_12/U1/Go[2]_i_1__11/O
                         net (fo=1, routed)           0.000     2.028    IIC_NUM_12/U1/Go[2]_i_1__11_n_0
    SLICE_X59Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.865     2.055    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.092     1.901    IIC_NUM_12/U1/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 IIC_NUM_12/U1/Go_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.743%)  route 0.307ns (62.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.595     1.539    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  IIC_NUM_12/U1/Go_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  IIC_NUM_12/U1/Go_reg[1]/Q
                         net (fo=3, routed)           0.307     1.986    IIC_NUM_12/U1/Go[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.031 r  IIC_NUM_12/U1/i[1]_i_1__11/O
                         net (fo=1, routed)           0.000     2.031    IIC_NUM_12/U1/i[1]_i_1__11_n_0
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.091     1.898    IIC_NUM_12/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 IIC_NUM_07/reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.555     1.499    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X48Y70         FDCE                                         r  IIC_NUM_07/reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  IIC_NUM_07/reg_addr_reg[3]/Q
                         net (fo=1, routed)           0.053     1.693    IIC_NUM_07/U1/reg_addr_reg[5][3]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  IIC_NUM_07/U1/D_NOT_OUT1[3]_i_1__6/O
                         net (fo=1, routed)           0.000     1.738    IIC_NUM_07/U1/D_NOT_OUT1[3]_i_1__6_n_0
    SLICE_X49Y70         FDCE                                         r  IIC_NUM_07/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.822     2.012    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X49Y70         FDCE                                         r  IIC_NUM_07/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X49Y70         FDCE (Hold_fdce_C_D)         0.092     1.604    IIC_NUM_07/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 IIC_NUM_08/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.590     1.534    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  IIC_NUM_08/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  IIC_NUM_08/j_reg[2]/Q
                         net (fo=1, routed)           0.054     1.729    IIC_NUM_08/j_reg_n_0_[2]
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  IIC_NUM_08/i[2]_i_1__37/O
                         net (fo=1, routed)           0.000     1.774    IIC_NUM_08/i[2]_i_1__37_n_0
    SLICE_X59Y61         FDCE                                         r  IIC_NUM_08/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.860     2.049    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X59Y61         FDCE                                         r  IIC_NUM_08/i_reg[2]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.091     1.638    IIC_NUM_08/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 IIC_NUM_19/reg_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/U1/D_NOT_OUT1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.586     1.530    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  IIC_NUM_19/reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  IIC_NUM_19/reg_addr_reg[0]/Q
                         net (fo=1, routed)           0.058     1.729    IIC_NUM_19/U1/reg_addr_reg[5][0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  IIC_NUM_19/U1/D_NOT_OUT1[0]_i_1__18/O
                         net (fo=1, routed)           0.000     1.774    IIC_NUM_19/U1/D_NOT_OUT1[0]_i_1__18_n_0
    SLICE_X62Y29         FDCE                                         r  IIC_NUM_19/U1/D_NOT_OUT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.855     2.045    IIC_NUM_19/U1/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  IIC_NUM_19/U1/D_NOT_OUT1_reg[0]/C
                         clock pessimism             -0.502     1.543    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.092     1.635    IIC_NUM_19/U1/D_NOT_OUT1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 IIC_NUM_22/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_22/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.566     1.510    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  IIC_NUM_22/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  IIC_NUM_22/j_reg[2]/Q
                         net (fo=1, routed)           0.102     1.753    IIC_NUM_22/j_reg_n_0_[2]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  IIC_NUM_22/i[2]_i_1__26/O
                         net (fo=1, routed)           0.000     1.798    IIC_NUM_22/i[2]_i_1__26_n_0
    SLICE_X14Y3          FDCE                                         r  IIC_NUM_22/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.836     2.026    IIC_NUM_22/i_clk_IBUF_BUFG
    SLICE_X14Y3          FDCE                                         r  IIC_NUM_22/i_reg[2]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     1.646    IIC_NUM_22/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 IIC_NUM_14/j_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.593     1.537    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X61Y40         FDPE                                         r  IIC_NUM_14/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  IIC_NUM_14/j_reg[1]/Q
                         net (fo=1, routed)           0.054     1.732    IIC_NUM_14/j_reg_n_0_[1]
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  IIC_NUM_14/i[1]_i_2__30/O
                         net (fo=1, routed)           0.000     1.777    IIC_NUM_14/U1/r_data_reg[3]_1
    SLICE_X60Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     1.839 r  IIC_NUM_14/U1/i_reg[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.839    IIC_NUM_14/U1_n_12
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_14/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.053    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_14/i_reg[1]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y40         FDCE (Hold_fdce_C_D)         0.134     1.684    IIC_NUM_14/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 IIC_NUM_08/reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.589     1.533    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  IIC_NUM_08/reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  IIC_NUM_08/reg_addr_reg[3]/Q
                         net (fo=1, routed)           0.110     1.784    IIC_NUM_08/U1/reg_addr_reg[5][3]
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  IIC_NUM_08/U1/D_NOT_OUT1[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.829    IIC_NUM_08/U1/D_NOT_OUT1[3]_i_1__7_n_0
    SLICE_X60Y61         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.860     2.049    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y61         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.120     1.670    IIC_NUM_08/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 IIC_NUM_20/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/D_NOT_OUT1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.589     1.533    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  IIC_NUM_20/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  IIC_NUM_20/isCall_reg[1]/Q
                         net (fo=45, routed)          0.112     1.785    IIC_NUM_20/U1/isCall_reg[1]
    SLICE_X6Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  IIC_NUM_20/U1/D_NOT_OUT1[0]_i_1__19/O
                         net (fo=1, routed)           0.000     1.830    IIC_NUM_20/U1/D_NOT_OUT1[0]_i_1__19_n_0
    SLICE_X6Y13          FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.859     2.049    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[0]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.121     1.667    IIC_NUM_20/U1/D_NOT_OUT1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 IIC_NUM_04/U1/isDone_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/isCall_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.586     1.530    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y82         FDCE                                         r  IIC_NUM_04/U1/isDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDCE (Prop_fdce_C_Q)         0.141     1.671 f  IIC_NUM_04/U1/isDone_reg/Q
                         net (fo=12, routed)          0.112     1.782    IIC_NUM_04/DoneU1
    SLICE_X60Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  IIC_NUM_04/isCall[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    IIC_NUM_04/isCall[0]_i_1_n_0
    SLICE_X60Y82         FDCE                                         r  IIC_NUM_04/isCall_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.854     2.043    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  IIC_NUM_04/isCall_reg[0]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y82         FDCE (Hold_fdce_C_D)         0.121     1.664    IIC_NUM_04/isCall_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   IIC_NUM_01/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   IIC_NUM_01/U1/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y88   IIC_NUM_01/U1/i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y90   IIC_NUM_01/U1/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   IIC_NUM_01/U1/i_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89   IIC_NUM_01/U1/isAck_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y92   IIC_NUM_01/U1/isDone_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y92   IIC_NUM_01/U1/isQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   IIC_NUM_04/U1/i_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   IIC_NUM_13/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y45   IIC_NUM_13/U1/isQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   IIC_NUM_16/U1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   IIC_NUM_16/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   IIC_NUM_16/U1/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   IIC_NUM_16/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   IIC_NUM_16/U1/i_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   IIC_NUM_16/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y6     IIC_NUM_22/U1/i_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y5    IIC_NUM_22/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y92   IIC_NUM_01/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   IIC_NUM_01/U1/isQ_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y70   IIC_NUM_07/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y70   IIC_NUM_07/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y59   IIC_NUM_10/U1/i_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   IIC_NUM_10/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   IIC_NUM_13/U1/i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   IIC_NUM_13/U1/i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   IIC_NUM_13/U1/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   IIC_NUM_13/U1/i_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 0.518ns (8.420%)  route 5.634ns (91.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.634    11.295    IIC_NUM_03/U1/o_rst_reg_rep
    SLICE_X61Y78         FDCE                                         f  IIC_NUM_03/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.496    14.900    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X61Y78         FDCE                                         r  IIC_NUM_03/U1/i_reg[1]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.405    14.718    IIC_NUM_03/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.518ns (8.458%)  route 5.606ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.606    11.267    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X61Y87         FDCE                                         f  IIC_NUM_04/U1/C1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  IIC_NUM_04/U1/C1_reg[7]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X61Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.726    IIC_NUM_04/U1/C1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 0.518ns (8.420%)  route 5.634ns (91.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.634    11.295    IIC_NUM_03/U1/o_rst_reg_rep
    SLICE_X60Y78         FDCE                                         f  IIC_NUM_03/U1/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.496    14.900    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X60Y78         FDCE                                         r  IIC_NUM_03/U1/i_reg[0]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDCE (Recov_fdce_C_CLR)     -0.319    14.804    IIC_NUM_03/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/Go_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.518ns (8.450%)  route 5.613ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.613    11.274    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X60Y84         FDCE                                         f  IIC_NUM_04/U1/Go_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.502    14.906    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  IIC_NUM_04/U1/Go_reg[0]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.319    14.810    IIC_NUM_04/U1/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.518ns (8.458%)  route 5.606ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.606    11.267    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X60Y87         FDCE                                         f  IIC_NUM_04/U1/C1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  IIC_NUM_04/U1/C1_reg[6]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.812    IIC_NUM_04/U1/C1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.518ns (8.459%)  route 5.606ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.606    11.267    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X64Y87         FDCE                                         f  IIC_NUM_04/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.505    14.909    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  IIC_NUM_04/U1/C1_reg[2]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.813    IIC_NUM_04/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/C1_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.456ns (7.693%)  route 5.472ns (92.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.566     5.150    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.456     5.606 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=159, routed)         5.472    11.078    IIC_NUM_20/U1/o_rst_reg_rep__4
    SLICE_X1Y8           FDCE                                         f  IIC_NUM_20/U1/C1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.518    14.923    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  IIC_NUM_20/U1/C1_reg[3]/C
                         clock pessimism              0.187    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y8           FDCE (Recov_fdce_C_CLR)     -0.405    14.670    IIC_NUM_20/U1/C1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/C1_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.456ns (7.813%)  route 5.380ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.566     5.150    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.456     5.606 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=159, routed)         5.380    10.987    IIC_NUM_20/U1/o_rst_reg_rep__4
    SLICE_X0Y10          FDCE                                         f  IIC_NUM_20/U1/C1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.517    14.922    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  IIC_NUM_20/U1/C1_reg[1]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y10          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    IIC_NUM_20/U1/C1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/C1_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.456ns (7.813%)  route 5.380ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.566     5.150    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.456     5.606 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=159, routed)         5.380    10.987    IIC_NUM_20/U1/o_rst_reg_rep__4
    SLICE_X0Y10          FDCE                                         f  IIC_NUM_20/U1/C1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.517    14.922    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  IIC_NUM_20/U1/C1_reg[4]/C
                         clock pessimism              0.187    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y10          FDCE (Recov_fdce_C_CLR)     -0.405    14.669    IIC_NUM_20/U1/C1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.518ns (8.704%)  route 5.433ns (91.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.661 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=159, routed)         5.433    11.094    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X60Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[4]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.811    IIC_NUM_04/U1/C1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.158%)  route 0.440ns (72.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.440     2.115    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X60Y50         FDCE                                         f  IIC_NUM_12/U1/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.740    IIC_NUM_12/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/i_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.456%)  route 0.161ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.161     1.833    IIC_NUM_10/U1/o_rst_reg_rep__1
    SLICE_X54Y57         FDCE                                         f  IIC_NUM_10/U1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.833     2.023    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X54Y57         FDCE                                         r  IIC_NUM_10/U1/i_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_10/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (27.993%)  route 0.422ns (72.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.422     2.097    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X59Y50         FDCE                                         f  IIC_NUM_12/U1/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    IIC_NUM_12/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.164ns (27.993%)  route 0.422ns (72.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.422     2.097    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X59Y50         FDCE                                         f  IIC_NUM_12/U1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[2]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    IIC_NUM_12/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.164ns (27.786%)  route 0.426ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.426     2.101    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X58Y50         FDCE                                         f  IIC_NUM_12/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  IIC_NUM_12/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.715    IIC_NUM_12/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_12/U1/rSCL_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.158%)  route 0.440ns (72.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.675 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=159, routed)         0.440     2.115    IIC_NUM_12/U1/o_rst_reg_rep__2
    SLICE_X61Y50         FDPE                                         f  IIC_NUM_12/U1/rSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.863     2.052    IIC_NUM_12/U1/i_clk_IBUF_BUFG
    SLICE_X61Y50         FDPE                                         r  IIC_NUM_12/U1/rSCL_reg/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    IIC_NUM_12/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/rSDA_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.438%)  route 0.208ns (59.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  SYS_RST/o_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__3/Q
                         net (fo=159, routed)         0.208     1.855    IIC_NUM_17/U1/o_rst_reg_rep__3
    SLICE_X45Y42         FDPE                                         f  IIC_NUM_17/U1/rSDA_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.833     2.023    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X45Y42         FDPE                                         r  IIC_NUM_17/U1/rSDA_reg/C
                         clock pessimism             -0.480     1.543    
    SLICE_X45Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    IIC_NUM_17/U1/rSDA_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/C1_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.634%)  route 0.203ns (55.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.203     1.875    IIC_NUM_10/U1/o_rst_reg_rep__1
    SLICE_X49Y56         FDCE                                         f  IIC_NUM_10/U1/C1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.833     2.023    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X49Y56         FDCE                                         r  IIC_NUM_10/U1/C1_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    IIC_NUM_10/U1/C1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/C1_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.634%)  route 0.203ns (55.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.203     1.875    IIC_NUM_10/U1/o_rst_reg_rep__1
    SLICE_X49Y56         FDCE                                         f  IIC_NUM_10/U1/C1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.833     2.023    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X49Y56         FDCE                                         r  IIC_NUM_10/U1/C1_reg[4]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    IIC_NUM_10/U1/C1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_10/U1/C1_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.564     1.508    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X54Y56         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.672 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=159, routed)         0.208     1.880    IIC_NUM_10/U1/o_rst_reg_rep__1
    SLICE_X48Y56         FDCE                                         f  IIC_NUM_10/U1/C1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1253, routed)        0.833     2.023    IIC_NUM_10/U1/i_clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  IIC_NUM_10/U1/C1_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X48Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.452    IIC_NUM_10/U1/C1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.428    





