#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jan 19 00:13:23 2025
# Process ID: 12096
# Current directory: D:/Projects/prj/AMD/bad_apple_7020_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16800 D:\Projects\prj\AMD\bad_apple_7020_lcd\lcd_7020.xpr
# Log file: D:/Projects/prj/AMD/bad_apple_7020_lcd/vivado.log
# Journal file: D:/Projects/prj/AMD/bad_apple_7020_lcd\vivado.jou
# Running On: C88, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33618 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Projects/prj/AMD/lcd_7020/zynq_7020_lcd' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.219 ; gain = 278.824
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd}
Reading block design file <D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zynq_7> from block design file <D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <D:\Projects\prj\AMD\bad_apple_7020_lcd\lcd_7020.srcs\sources_1\bd\zynq_7\zynq_7.bd> 
Wrote  : <D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/ui/bd_d26cffda.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/utils_1/imports/synth_1/zynq_7_wrapper.dcp with file D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <D:\Projects\prj\AMD\bad_apple_7020_lcd\lcd_7020.srcs\sources_1\bd\zynq_7\zynq_7.bd> 
Verilog Output written to : d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/synth/zynq_7.v
Verilog Output written to : d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/sim/zynq_7.v
Verilog Output written to : d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/hdl/zynq_7_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/hw_handoff/zynq_7.hwh
Generated Hardware Definition File d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/synth/zynq_7.hwdef
[Sun Jan 19 00:15:19 2025] Launched synth_1...
Run output will be captured here: D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.runs/synth_1/runme.log
[Sun Jan 19 00:15:19 2025] Launched impl_1...
Run output will be captured here: D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3146.715 ; gain = 174.312
write_hw_platform -fixed -include_bit -force -file D:/Projects/prj/AMD/bad_apple_7020_lcd/top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Projects/prj/AMD/bad_apple_7020_lcd/top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Projects/prj/AMD/bad_apple_7020_lcd/top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/AMD/Vivado/2022.2/data/embeddedsw) loading 2 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 00:24:01 2025...
