<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › mach-qong.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mach-qong.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2009 Ilya Yanok, Emcraft Systems Ltd, &lt;yanok@emcraft.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/memory.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/physmap.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;mach/iomux-mx3.h&gt;</span>

<span class="cp">#include &quot;devices-imx31.h&quot;</span>

<span class="cm">/* FPGA defines */</span>
<span class="cp">#define QONG_FPGA_VERSION(major, minor, rev)	\</span>
<span class="cp">	(((major &amp; 0xF) &lt;&lt; 12) | ((minor &amp; 0xF) &lt;&lt; 8) | (rev &amp; 0xFF))</span>

<span class="cp">#define QONG_FPGA_BASEADDR		MX31_CS1_BASE_ADDR</span>
<span class="cp">#define QONG_FPGA_PERIPH_SIZE		(1 &lt;&lt; 24)</span>

<span class="cp">#define QONG_FPGA_CTRL_BASEADDR		QONG_FPGA_BASEADDR</span>
<span class="cp">#define QONG_FPGA_CTRL_SIZE		0x10</span>
<span class="cm">/* FPGA control registers */</span>
<span class="cp">#define QONG_FPGA_CTRL_VERSION		0x00</span>

<span class="cp">#define QONG_DNET_ID		1</span>
<span class="cp">#define QONG_DNET_BASEADDR	\</span>
<span class="cp">	(QONG_FPGA_BASEADDR + QONG_DNET_ID * QONG_FPGA_PERIPH_SIZE)</span>
<span class="cp">#define QONG_DNET_SIZE		0x00001000</span>

<span class="cp">#define QONG_FPGA_IRQ		IOMUX_TO_IRQ(MX31_PIN_DTR_DCE1)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="n">uart_pdata</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IMXUART_HAVE_RTSCTS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">uart_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MX31_PIN_CTS1__CTS1</span><span class="p">,</span>
	<span class="n">MX31_PIN_RTS1__RTS1</span><span class="p">,</span>
	<span class="n">MX31_PIN_TXD1__TXD1</span><span class="p">,</span>
	<span class="n">MX31_PIN_RXD1__RXD1</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">mxc_init_imx_uart</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_iomux_setup_multiple_pins</span><span class="p">(</span><span class="n">uart_pins</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart_pins</span><span class="p">),</span>
			<span class="s">&quot;uart-0&quot;</span><span class="p">);</span>
	<span class="n">imx31_add_imx_uart0</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uart_pdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">dnet_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;dnet-memory&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">QONG_DNET_BASEADDR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">QONG_DNET_BASEADDR</span> <span class="o">+</span> <span class="n">QONG_DNET_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">QONG_FPGA_IRQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">QONG_FPGA_IRQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dnet_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;dnet&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dnet_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>		<span class="o">=</span> <span class="n">dnet_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">qong_init_dnet</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dnet_device</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* MTD NOR flash */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">physmap_flash_data</span> <span class="n">qong_flash_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">qong_flash_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">MX31_CS0_BASE_ADDR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">MX31_CS0_BASE_ADDR</span> <span class="o">+</span> <span class="n">SZ_128M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">qong_nor_mtd_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;physmap-flash&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qong_flash_data</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qong_flash_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qong_init_nor_mtd</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qong_nor_mtd_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Hardware specific access to control-lines</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">qong_nand_cmd_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">nand_chip</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">==</span> <span class="n">NAND_CMD_NONE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CLE</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read the Device Ready pin.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">qong_nand_device_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">gpio_get_value</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFRB</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qong_nand_select_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFCE_B</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFCE_B</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_nand_data</span> <span class="n">qong_nand_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">chip</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">nr_chips</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_delay</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">options</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">ctrl</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cmd_ctrl</span>		<span class="o">=</span> <span class="n">qong_nand_cmd_ctrl</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dev_ready</span>		<span class="o">=</span> <span class="n">qong_nand_device_ready</span><span class="p">,</span>
		<span class="p">.</span><span class="n">select_chip</span>		<span class="o">=</span> <span class="n">qong_nand_select_chip</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">qong_nand_resource</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">MX31_CS3_BASE_ADDR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">MX31_CS3_BASE_ADDR</span> <span class="o">+</span> <span class="n">SZ_32M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">qong_nand_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gen_nand&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qong_nand_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">qong_nand_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">qong_init_nand_mtd</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* init CS */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x00004f00</span><span class="p">,</span> <span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_WEIM_CSCRxU</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x20013b31</span><span class="p">,</span> <span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_WEIM_CSCRxL</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x00020800</span><span class="p">,</span> <span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_WEIM_CSCRxA</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>

	<span class="n">mxc_iomux_set_gpr</span><span class="p">(</span><span class="n">MUX_SDCTL_CSD1_SEL</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="cm">/* enable pin */</span>
	<span class="n">mxc_iomux_mode</span><span class="p">(</span><span class="n">IOMUX_MODE</span><span class="p">(</span><span class="n">MX31_PIN_NFCE_B</span><span class="p">,</span> <span class="n">IOMUX_CONFIG_GPIO</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpio_request</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFCE_B</span><span class="p">),</span> <span class="s">&quot;nand_enable&quot;</span><span class="p">))</span>
		<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFCE_B</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* ready/busy pin */</span>
	<span class="n">mxc_iomux_mode</span><span class="p">(</span><span class="n">IOMUX_MODE</span><span class="p">(</span><span class="n">MX31_PIN_NFRB</span><span class="p">,</span> <span class="n">IOMUX_CONFIG_GPIO</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpio_request</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFRB</span><span class="p">),</span> <span class="s">&quot;nand_rdy&quot;</span><span class="p">))</span>
		<span class="n">gpio_direction_input</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFRB</span><span class="p">));</span>

	<span class="cm">/* write protect pin */</span>
	<span class="n">mxc_iomux_mode</span><span class="p">(</span><span class="n">IOMUX_MODE</span><span class="p">(</span><span class="n">MX31_PIN_NFWP_B</span><span class="p">,</span> <span class="n">IOMUX_CONFIG_GPIO</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpio_request</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFWP_B</span><span class="p">),</span> <span class="s">&quot;nand_wp&quot;</span><span class="p">))</span>
		<span class="n">gpio_direction_input</span><span class="p">(</span><span class="n">IOMUX_TO_GPIO</span><span class="p">(</span><span class="n">MX31_PIN_NFWP_B</span><span class="p">));</span>

	<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qong_nand_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">qong_init_fpga</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fpga_ver</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">QONG_FPGA_CTRL_BASEADDR</span><span class="p">,</span> <span class="n">QONG_FPGA_CTRL_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: failed to map registers, aborting.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fpga_ver</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">QONG_FPGA_CTRL_VERSION</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Qong FPGA version %d.%d.%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fpga_ver</span> <span class="o">&amp;</span> <span class="mh">0xF000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span>
			<span class="p">(</span><span class="n">fpga_ver</span> <span class="o">&amp;</span> <span class="mh">0x0F00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span> <span class="n">fpga_ver</span> <span class="o">&amp;</span> <span class="mh">0x00FF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fpga_ver</span> <span class="o">&lt;</span> <span class="n">QONG_FPGA_VERSION</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;qong: Unexpected FPGA version, FPGA-based &quot;</span>
				<span class="s">&quot;devices won&#39;t be registered!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* register FPGA-based devices */</span>
	<span class="n">qong_init_nand_mtd</span><span class="p">();</span>
	<span class="n">qong_init_dnet</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Board specific initialization.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">qong_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">imx31_soc_init</span><span class="p">();</span>

	<span class="n">mxc_init_imx_uart</span><span class="p">();</span>
	<span class="n">qong_init_nor_mtd</span><span class="p">();</span>
	<span class="n">qong_init_fpga</span><span class="p">();</span>
	<span class="n">imx31_add_imx2_wdt</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">qong_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mx31_clocks_init</span><span class="p">(</span><span class="mi">26000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">qong_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>	<span class="o">=</span> <span class="n">qong_timer_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">MACHINE_START</span><span class="p">(</span><span class="n">QONG</span><span class="p">,</span> <span class="s">&quot;Dave/DENX QongEVB-LITE&quot;</span><span class="p">)</span>
	<span class="cm">/* Maintainer: DENX Software Engineering GmbH */</span>
	<span class="p">.</span><span class="n">atag_offset</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_io</span> <span class="o">=</span> <span class="n">mx31_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_early</span> <span class="o">=</span> <span class="n">imx31_init_early</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span> <span class="o">=</span> <span class="n">mx31_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span> <span class="o">=</span> <span class="n">imx31_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qong_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span> <span class="o">=</span> <span class="n">qong_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span> <span class="n">mxc_restart</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
