{
  "DESIGN_NAME": "Lab4",
  "VERILOG_FILES": "dir::src/Lab4.v",
  "CLOCK_PORT": "CLK",
  "CLOCK_PERIOD": 10,
  "PNR_SDC_FILE": "dir::src/Lab4.sdc",
  "SIGNOFF_SDC_FILE": "dir::src/Lab4.sdc",

  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 3000 3000",
  "FP_CORE_UTIL": 0.30,
  "PL_TARGET_DENSITY": 0.35,
  "PL_RANDOM_GLB_PLACEMENT": false,
  "RUN_CTS_BUFFERING": true,
  "RUN_IO_DIODE_INSERTION": false,
  "PORT_PROTECT": "both",

  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,

  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

  "GRT_REPAIR_ANTENNAS": true,
  "DIODE_ON_PORTS": true,
  "RUN_HEURISTIC_DIODE_INSERTION": true,

  "SKIP_LINTER": true,

  "pdk::sky130*": {
    "CLOCK_PERIOD": 10,
    "FP_CORE_UTIL": 45,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 5
    }
  },
  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 24.0,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}
