{"vcs1":{"timestamp_begin":1732512618.088930547, "rt":1.80, "ut":0.42, "st":0.25}}
{"vcselab":{"timestamp_begin":1732512619.972230878, "rt":1.22, "ut":0.29, "st":0.15}}
{"link":{"timestamp_begin":1732512621.268799760, "rt":0.36, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732512617.396310506}
{"VCS_COMP_START_TIME": 1732512617.396310506}
{"VCS_COMP_END_TIME": 1732512622.774215342}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334588}}
{"stitch_vcselab": {"peak_mem": 231512}}
