
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035369                       # Number of seconds simulated
sim_ticks                                 35368649385                       # Number of ticks simulated
final_tick                               564933029322                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55509                       # Simulator instruction rate (inst/s)
host_op_rate                                    70185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 890788                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891984                       # Number of bytes of host memory used
host_seconds                                 39704.89                       # Real time elapsed on the host
sim_insts                                  2203987186                       # Number of instructions simulated
sim_ops                                    2786686397                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1244800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       530048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1778048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       961664                       # Number of bytes written to this memory
system.physmem.bytes_written::total            961664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9725                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4141                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13891                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7513                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7513                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35195011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14986379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50271866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              90476                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27189729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27189729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27189729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35195011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14986379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               77461595                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84816906                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30998278                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25425857                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018960                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13128099                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088272                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159198                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86930                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32046558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170356806                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30998278                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247470                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36600821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10817949                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6369292                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673568                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804604                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83783029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47182208     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655797      4.36%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195951      3.81%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441830      4.11%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2997703      3.58%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576344      1.88%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029173      1.23%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716762      3.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17987261     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83783029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365473                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008524                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33706267                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5953228                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34820924                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542702                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759899                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078282                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6842                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202025256                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51101                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759899                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35377286                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2474060                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       797644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33659794                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2714338                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195168391                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12367                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690779                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           55                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271140289                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910096621                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910096621                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102881025                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34068                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18046                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7231204                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19230573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024996                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239817                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3212239                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183979595                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34056                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147834113                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280343                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61058283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186557184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2012                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83783029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29572649     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17829499     21.28%     56.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11975107     14.29%     70.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641557      9.12%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7541506      9.00%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426162      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397421      4.06%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744655      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654473      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83783029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083375     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            46      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203933     13.17%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261466     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121611317     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018371      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15753055     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8435348      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147834113                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742979                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548820                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381280414                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245072993                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143685145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149382933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263544                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7018444                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          511                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283323                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759899                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1730769                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       158950                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184013651                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19230573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024996                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18034                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7067                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1081                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365152                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145254962                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579147                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22996825                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588524                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8194728                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712571                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143831932                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143685145                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93725759                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261793356                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694063                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358014                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61594792                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044384                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75023130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631789                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29713328     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450525     27.26%     66.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377200     11.17%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290217      5.72%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686800      4.91%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1814315      2.42%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994363      2.66%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009665      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686717      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75023130                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686717                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255353125                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376801577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1033877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179010                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179010                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655839777                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197108277                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189483522                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84816906                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31436410                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25629498                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098393                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13268793                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12287320                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3387208                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93052                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31444444                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172683472                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31436410                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15674528                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38357318                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11157192                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5138873                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15520870                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1015717                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83973594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45616276     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2539072      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4743367      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4723269      5.62%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2934537      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2328226      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1460668      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1376698      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18251481     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83973594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370638                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035956                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32784976                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5080824                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36849648                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9032700                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5317421                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207181148                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9032700                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35162214                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         992374                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       835783                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34652427                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3298090                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199800960                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1369314                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280526414                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    932151134                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    932151134                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173480781                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107045616                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35623                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17082                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9184348                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18485437                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9449862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3135882                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188351287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150032104                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       295396                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63710130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194865968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83973594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28609265     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18326295     21.82%     55.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12042874     14.34%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7929671      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8367782      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4036993      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3192704      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       725349      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       742661      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83973594                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935157     72.42%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178769     13.84%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177353     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125491223     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2015452      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17082      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14510597      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7997750      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150032104                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768894                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1291279                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385624475                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252095903                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146593427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151323383                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468461                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7176103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2285424                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9032700                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         512314                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90189                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188385454                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18485437                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9449862                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17082                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1311870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1166756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2478626                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148039781                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13848050                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1992321                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21653316                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20992156                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7805266                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745404                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146639625                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146593427                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93434867                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268150590                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728352                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348442                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101034959                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124403697                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63982234                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2123777                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74940894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151269                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28255484     37.70%     37.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21076349     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8760668     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4368038      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4351723      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1755533      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1761378      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       944695      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3667026      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74940894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101034959                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124403697                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18473772                       # Number of memory references committed
system.switch_cpus1.commit.loads             11309334                       # Number of loads committed
system.switch_cpus1.commit.membars              17082                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17956359                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112078177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2565822                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3667026                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259659799                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385810403                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 843312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101034959                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124403697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101034959                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839481                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839481                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191213                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191213                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665007195                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203620586                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190327545                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34164                       # number of misc regfile writes
system.l2.replacements                          13892                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1276499                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46660                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.357458                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2383.391267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.737456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4950.368169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.462982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2037.415186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.237622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14753.859905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8618.527412                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.072735                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000328                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.151073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.062177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.450252                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.263017                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85657                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35197                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120854                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36925                       # number of Writeback hits
system.l2.Writeback_hits::total                 36925                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35197                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120854                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85657                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35197                       # number of overall hits
system.l2.overall_hits::total                  120854                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9725                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4141                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13891                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4141                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13891                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9725                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4141                       # number of overall misses
system.l2.overall_misses::total                 13891                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       461238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    527517209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       595747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    234125509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       762699703                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       461238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    527517209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       595747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    234125509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        762699703                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       461238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    527517209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       595747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    234125509                       # number of overall miss cycles
system.l2.overall_miss_latency::total       762699703                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134745                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36925                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36925                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95382                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134745                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95382                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134745                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.101958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.105267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.103091                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.101958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103091                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.101958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103091                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54243.414807                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56538.398696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54906.032899                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54243.414807                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56538.398696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54906.032899                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41930.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54243.414807                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42553.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56538.398696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54906.032899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7513                       # number of writebacks
system.l2.writebacks::total                      7513                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9725                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13891                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13891                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       398914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    471417709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    210253954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    682585933                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       398914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    471417709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    210253954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    682585933                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       398914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    471417709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    210253954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    682585933                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.101958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.105267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.103091                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.101958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.105267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.101958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.105267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103091                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48474.828689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50773.715045                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49138.718091                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48474.828689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50773.715045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49138.718091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36264.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48474.828689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36811.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50773.715045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49138.718091                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996626                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681218                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843341.593466                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996626                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673557                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673557                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673557                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673557                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673557                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       517608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       517608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       517608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       517608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       517608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673568                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47055.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47055.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47055.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       477908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       477908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       477908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43446.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43446.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95382                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905339                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95638                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2006.580428                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503135                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496865                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640852                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350322                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350322                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350322                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350322                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353285                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353340                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353340                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353340                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353340                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9298537361                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9298537361                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2433781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2433781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9300971142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9300971142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9300971142                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9300971142                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703662                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017933                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017933                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017933                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017933                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26320.215579                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26320.215579                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44250.563636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44250.563636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26323.006572                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26323.006572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26323.006572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26323.006572                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25854                       # number of writebacks
system.cpu0.dcache.writebacks::total            25854                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257903                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257958                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257958                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95382                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95382                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95382                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1335103950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1335103950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1335103950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1335103950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1335103950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1335103950                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004841                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004841                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004841                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004841                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13997.441341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13997.441341                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13997.441341                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13997.441341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13997.441341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13997.441341                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997712                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018480727                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199742.390929                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997712                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15520853                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15520853                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15520853                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15520853                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15520853                       # number of overall hits
system.cpu1.icache.overall_hits::total       15520853                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15520870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15520870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15520870                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15520870                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15520870                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15520870                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46395.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39338                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169830867                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39594                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4289.308153                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.830031                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.169969                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10566106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10566106                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7130833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7130833                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17082                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17082                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17082                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17696939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17696939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17696939                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17696939                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102451                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102451                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102451                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102451                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3092370254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3092370254                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3092370254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3092370254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3092370254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3092370254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10668557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10668557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7130833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7130833                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17082                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17799390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17799390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17799390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17799390                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009603                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009603                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005756                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005756                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005756                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005756                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30183.895267                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30183.895267                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30183.895267                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30183.895267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30183.895267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30183.895267                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11071                       # number of writebacks
system.cpu1.dcache.writebacks::total            11071                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63113                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63113                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63113                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63113                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39338                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39338                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39338                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39338                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    494844922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    494844922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    494844922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    494844922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    494844922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    494844922                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12579.310641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12579.310641                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12579.310641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12579.310641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12579.310641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12579.310641                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
