Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 42d5f457f4ea4639814fe1dcbbd5d14f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_master_behav xil_defaultlib.tb_master xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jupiter/work/redefine_test/chisel_test/testMaster/testMaster/testMaster.srcs/sources_1/new/testMaster.v" Line 1. Module testMaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jupiter/work/redefine_test/chisel_test/testMaster/testMaster/testMaster.srcs/sources_1/new/testSlave.v" Line 1. Module testSlave doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testSlave
Compiling module xil_defaultlib.testMaster
Compiling module xil_defaultlib.tb_master
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_master_behav
