# Generate Make include to aid in flow
vlsi.core.build_system: make

# TODO: temporary
technology.sky130.drc_blackbox_srams: true
technology.sky130.lvs_blackbox_srams: true

vlsi.inputs:
  power_spec_type: cpf
  power_spec_mode: manual
  power_spec_contents_meta: transclude
  power_spec_contents: ./ofo.cpf
  supplies:
    # Hammer should only know about the main core power nets
    # Other pins/nets/domains handled in CPF
    power:
      - {name: "VDD",  pins: ["VDD"]}
    ground:
      - {name: "VSS",  pins: ["VSS"]}
    VDD: "1.8 V"
    GND: "0 V"

  top_module: ChipTop

  clocks:
    - {name: "clock", path: "iocell_clock/iocell/IN", period: "200ns", uncertainty: "0.1ns"}

  pin_mode: none

  placement_constraints:
    - path: ChipTop
      type: toplevel
      x: 0
      y: 0
      width: 3588
      height: 5188
      margins: {left: 249.78, right: 249.78, top: 252.08, bottom: 252.08}
design.def.hv_routing_meta: prependlocal
design.def.hv_routing: ofo-hv-routing.def

# Library stuff
.local.library.sky130_fd_sc_hvl: &lib__sky130_fd_sc_hvl
  # gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/gds/sky130_fd_sc_hvl.gds
  gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/gds/sky130_fd_sc_hvl.gds
  lef_file: cache/fd_sc_hvl__lef/sky130_fd_sc_hvl.lef
  #lef_file: cache/fd_sc_hvl__lef/sky130_fd_sc_hvl__lsbufhv2lv_1.lef
  spice_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/cdl/sky130_fd_sc_hvl.cdl
  # spice_file: /tools/C/nayiri/sky130/chipyard-jun23_tapeout/vlsi/sky130_fd_sc_hvl.cdl
  verilog_sim: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/verilog/sky130_fd_sc_hvl.v
  provides:
    - lib_type: lvlshift
      vt: RVT

vlsi.technology.extra_libraries_meta: ["append", "lazydeepsubst"]
vlsi.technology.extra_libraries:
  - library:
      <<: *lib__sky130_fd_sc_hvl
      #<<: *lib__sky130_fd_sc_hvl__lsbufhv2lv # this has been folded into  sky130_fd_sc_hvl
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__ss_100C_1v65_lv1v60.lib
      corner:
        nmos: "slow"
        pmos: "slow"
        temperature: "100 C"
      supplies:
        VDD: "1.60 V"
        GND: "0 V"
  - library:
      <<: *lib__sky130_fd_sc_hvl
      #<<: *lib__sky130_fd_sc_hvl__lsbufhv2lv # this has been folded into  sky130_fd_sc_hvl
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__ff_n40C_5v50_lv1v95_ccsnoise.lib
      corner:
        nmos: "fast"
        pmos: "fast"
        temperature: "-40 C"
      supplies:
        VDD: "1.95 V"
        GND: "0 V"
  - library:
      <<: *lib__sky130_fd_sc_hvl
      #<<: *lib__sky130_fd_sc_hvl__lsbufhv2lv # this has been folded into  sky130_fd_sc_hvl
      nldm_liberty_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_sc_hvl/lib/sky130_fd_sc_hvl__tt_025C_3v30_lv1v80.lib
      corner:
        nmos: "typical"
        pmos: "typical"
        temperature: "025 C"
      supplies:
        VDD: "1.80 V"
        GND: "0 V"
  - library:
      gds_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/gds/sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um.gds
      lef_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef
      spice_file: ${technology.sky130.sky130A}/libs.ref/sky130_fd_io/spice/sky130_ef_io.spice
      # spice_file: /tools/C/nayiri/sky130/chipyard-jun23_tapeout/vlsi/sky130_ef_io.spice
      provides:
        - lib_type: sky130_ef_io__connect_vcchib_vccd_and_vswitch_vddio_slice_20um
          vt: RVT
  - library:
      gds_file: ${technology.sky130.esd}/gds/sky130_ef_io__analog_pad_esd2.gds
      lef_file: ${technology.sky130.esd}/lef/sky130_ef_io__analog_pad_esd2.lef
      cdl_file: ${technology.sky130.esd}/cdl_out/sky130_ef_io__analog_pad_esd2.cdl
      provides:
        - lib_type: iocell
  - library:
      gds_file: ${technology.sky130.caravel}/gds/simple_por.gds
      lef_file: ${technology.sky130.caravel}/lef/simple_por.lef
      spice_file: ${technology.sky130.caravel}/spi/lvs/caravel.spice # TODO: which netlist to actually use?
      # spice_file: ${technology.sky130.caravel}/spi/lvs/simple_por.spice # TODO: which netlist to actually use?
      verilog_sim: ${technology.sky130.caravel}/verilog/rtl/simple_por.v
      provides:
        - lib_type: por
          vt: RVT
