// Seed: 2472512379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd43
) (
    input wire id_0
    , id_2
);
  logic id_3;
  ;
  wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_2[-1 :-1==id_4] = -1'b0;
endmodule
module module_2 #(
    parameter id_4 = 32'd5
) (
    output wand id_0,
    output tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 _id_4,
    output tri id_5,
    input uwire id_6
);
  tri1 [-1 : id_4] id_8 = -1 * -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [id_4  &  1 : -1] id_9;
  xor primCall (id_0, id_3, id_6, id_8);
endmodule
