{
  "main": {
    "id": "9f14a9d0986ad474",
    "type": "split",
    "children": [
      {
        "id": "4a01f2921a2e68f5",
        "type": "tabs",
        "children": [
          {
            "id": "486add934836bde4",
            "type": "leaf",
            "state": {
              "type": "pdf",
              "state": {
                "file": "dv/sv/ref/Verilog Nonblocking Assignments With Delays, Myths & Mysteries.pdf"
              }
            }
          },
          {
            "id": "7e9c6a2ebfc6aad5",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "dv/sv/coding_guideline.md",
                "mode": "preview",
                "backlinks": false,
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "ce4ec9048f124f62",
    "type": "split",
    "children": [
      {
        "id": "afadd362b9dadcb6",
        "type": "tabs",
        "dimension": 62.5,
        "children": [
          {
            "id": "e659ba5d1cf0724d",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": true,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "8c4a1b3518c70847",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "19a60b1e44f4e87a",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "187192ed1f4570c8",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "dv/sv/ref/Verilog Nonblocking Assignments With Delays, Myths & Mysteries.pdf"
              }
            }
          }
        ],
        "currentTab": 2
      },
      {
        "id": "ce31482b6afb7740",
        "type": "tabs",
        "dimension": 37.5,
        "children": [
          {
            "id": "8cb3b947f548a8b1",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 401.5
  },
  "right": {
    "id": "cb661d0a10776c07",
    "type": "split",
    "children": [
      {
        "id": "72919cc9ed24fe32",
        "type": "tabs",
        "children": [
          {
            "id": "ce4fe214b6d283ba",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "f3346d69c682e94b",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "dv/sv/ref/Verilog Nonblocking Assignments With Delays, Myths & Mysteries.pdf",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "41a6087d5ead363a",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "dv/sv/ref/Verilog Nonblocking Assignments With Delays, Myths & Mysteries.pdf",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 200,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": true,
      "graph:Open graph view": true,
      "canvas:Create new canvas": true,
      "daily-notes:Open today's daily note": true,
      "templates:Insert template": true,
      "command-palette:Open command palette": true
    }
  },
  "active": "486add934836bde4",
  "lastOpenFiles": [
    "dv/sv/ref/Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!.pdf",
    "README.md",
    "dv/sv/coding_guideline.md",
    "dv/sv/ref/Verilog Nonblocking Assignments With Delays, Myths & Mysteries.pdf",
    "de/v/ref/coding_guidelines.pdf",
    "de/v/verilog.md",
    "de/v/ref",
    "de/v/re.md",
    "de/v/ref.md",
    "dv/uvm/sequence.md",
    "dv/sv/polymorphism.md",
    "dv/uvm/ref/verilab_dvcon_eu2015_6_params.pdf",
    "dv/uvm/ref/UVM實戰.pdf",
    "dv/sv/ref/VerilogTraining.pptx.lnk",
    "dv/sv/ref/full_case parallel_case, the Evil Twins of Verilog.pdf",
    "dv/sv/ref",
    "dv/sv/ref.md",
    "dv/sv/generic_memory.md",
    "dv/uvm/code_nested_sequence_xrun/vip/riu_top.sv",
    "dv/uvm/code_nested_sequence/README.md",
    "dv/uvm/include/uvm_do_on_pri_with.canvas",
    "ToDoList.md",
    "dv/harness/code_harness_v2_error/README.md",
    "dv/uvm/include/nested_sequence.svg",
    "Pasted image 20240521111128.png",
    "Pasted image 20240521111118.png",
    "dv/sequence.md",
    "dv/rename order_of_starting_sequence.canvas",
    "dv/uvm/include/Pasted image 20240521012610.png",
    "dv/uvm/include/Pasted image 20240520213839.png",
    "dv/uvm/code_sequence/README.md",
    "dv/sv/cast/README.md",
    "dv/include/Pasted image 20240520213839.png",
    "dv/harness/harness.md",
    "workflow/tnv.md",
    "de/arithmetic/booth.md",
    "dv/harness/include/Pasted image 20240520145623.png",
    "dv/harness/include/Pasted image 20240520145541.png",
    "dv/harness.md",
    "dv/harness/include/Pasted image 20240519232041.png",
    "dv/harness/code_harness_v2/README.md",
    "dv/uvmc/uvmc.md",
    "de/fpu/f16mac.md",
    "diary/work/2024-03-27.md",
    "de/arbiter/arbiter.md",
    "workflow/git.md",
    "dv/sc/include/Pasted image 20240510155959.png",
    "Untitled.canvas",
    "Untitled 1.canvas",
    "債券/債券.canvas"
  ]
}