#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14260c840 .scope module, "cpu_tb" "cpu_tb" 2 4;
 .timescale -9 -12;
v0x6000036d2b50_0 .var "CLK", 0 0;
v0x6000036d2be0_0 .var "INSTRUCTION", 31 0;
v0x6000036d2c70_0 .net "PC", 31 0, v0x6000036d2370_0;  1 drivers
v0x6000036d2d00_0 .var "RESET", 0 0;
S_0x142606da0 .scope module, "myCPU" "cpu" 2 11, 3 5 0, S_0x14260c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 32 "PC";
v0x6000036d1ef0_0 .net "ALURESULT", 7 0, v0x6000036d1680_0;  1 drivers
v0x6000036d1f80_0 .net "CLK", 0 0, v0x6000036d2b50_0;  1 drivers
v0x6000036d2010_0 .var "DESTINATION", 2 0;
v0x6000036d20a0_0 .var "IN", 7 0;
v0x6000036d2130_0 .net "INSTRUCTION", 31 0, v0x6000036d2be0_0;  1 drivers
v0x6000036d21c0_0 .var "OPCODE", 7 0;
v0x6000036d2250_0 .net "OUT1", 7 0, L_0x600002fd2760;  1 drivers
v0x6000036d22e0_0 .net "OUT2", 7 0, L_0x600002fd27d0;  1 drivers
v0x6000036d2370_0 .var "PC", 31 0;
v0x6000036d2400_0 .net "RESET", 0 0, v0x6000036d2d00_0;  1 drivers
v0x6000036d2490_0 .var "SOURCE1", 2 0;
v0x6000036d2520_0 .var "SOURCE2", 2 0;
v0x6000036d25b0_0 .net "ZERO", 0 0, v0x6000036d1830_0;  1 drivers
v0x6000036d2640_0 .var "aluOp", 2 0;
v0x6000036d26d0_0 .var "immediateVal", 7 0;
v0x6000036d2760_0 .var "isAdd", 0 0;
v0x6000036d27f0_0 .var "isImmediate", 0 0;
v0x6000036d2880_0 .net "minusVal", 7 0, v0x6000036d1e60_0;  1 drivers
v0x6000036d2910_0 .net "mux1out", 7 0, v0x6000036d1a70_0;  1 drivers
v0x6000036d29a0_0 .net "mux2out", 7 0, v0x6000036d1cb0_0;  1 drivers
v0x6000036d2a30_0 .net "nextPC", 31 0, v0x6000036d1320_0;  1 drivers
v0x6000036d2ac0_0 .var "writeEnable", 0 0;
E_0x6000011d6000 .event anyedge, v0x6000036d2130_0;
E_0x6000011d6040 .event anyedge, v0x6000036d2130_0, v0x6000036d21c0_0;
S_0x142606f10 .scope module, "myReg" "reg_file" 3 94, 4 1 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "INADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "OUT2ADDRESS";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /INPUT 8 "IN";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_0x600002fd2760/d .functor BUFZ 8, L_0x6000035d0640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002fd2760 .delay 8 (2000,2000,2000) L_0x600002fd2760/d;
L_0x600002fd27d0/d .functor BUFZ 8, L_0x6000035d08c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002fd27d0 .delay 8 (2000,2000,2000) L_0x600002fd27d0/d;
v0x6000036d0870_0 .net "CLK", 0 0, v0x6000036d2b50_0;  alias, 1 drivers
v0x6000036d0900_0 .net "IN", 7 0, v0x6000036d20a0_0;  1 drivers
v0x6000036d0990_0 .net "INADDRESS", 2 0, v0x6000036d2010_0;  1 drivers
v0x6000036d0a20_0 .net "OUT1", 7 0, L_0x600002fd2760;  alias, 1 drivers
v0x6000036d0ab0_0 .net "OUT1ADDRESS", 2 0, v0x6000036d2490_0;  1 drivers
v0x6000036d0b40_0 .net "OUT2", 7 0, L_0x600002fd27d0;  alias, 1 drivers
v0x6000036d0bd0_0 .net "OUT2ADDRESS", 2 0, v0x6000036d2520_0;  1 drivers
v0x6000036d0c60_0 .net "RESET", 0 0, v0x6000036d2d00_0;  alias, 1 drivers
v0x6000036d0cf0_0 .net "WRITE", 0 0, v0x6000036d2ac0_0;  1 drivers
v0x6000036d0d80_0 .net *"_ivl_0", 7 0, L_0x6000035d0640;  1 drivers
v0x6000036d0e10_0 .net *"_ivl_10", 4 0, L_0x6000035d0960;  1 drivers
L_0x1480780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036d0ea0_0 .net *"_ivl_13", 1 0, L_0x1480780a0;  1 drivers
v0x6000036d0f30_0 .net *"_ivl_2", 4 0, L_0x6000035d0820;  1 drivers
L_0x148078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000036d0fc0_0 .net *"_ivl_5", 1 0, L_0x148078058;  1 drivers
v0x6000036d1050_0 .net *"_ivl_8", 7 0, L_0x6000035d08c0;  1 drivers
v0x6000036d10e0_0 .var/i "i", 31 0;
v0x6000036d1170 .array "regFile", 7 0, 7 0;
E_0x6000011d6080 .event posedge, v0x6000036d0870_0;
E_0x6000011d60c0 .event anyedge, v0x6000036d0c60_0;
L_0x6000035d0640 .array/port v0x6000036d1170, L_0x6000035d0820;
L_0x6000035d0820 .concat [ 3 2 0 0], v0x6000036d2490_0, L_0x148078058;
L_0x6000035d08c0 .array/port v0x6000036d1170, L_0x6000035d0960;
L_0x6000035d0960 .concat [ 3 2 0 0], v0x6000036d2520_0, L_0x1480780a0;
S_0x142605800 .scope module, "myadder" "adder" 3 35, 5 33 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x6000036d1200_0 .net "a", 31 0, v0x6000036d2370_0;  alias, 1 drivers
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000036d1290_0 .net "b", 31 0, L_0x148078010;  1 drivers
v0x6000036d1320_0 .var "sum", 31 0;
E_0x6000011d6100 .event anyedge, v0x6000036d1200_0, v0x6000036d1290_0;
S_0x142605970 .scope module, "myalu" "alu" 3 136, 6 13 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x6000036d1560_0 .net "DATA1", 7 0, L_0x600002fd2760;  alias, 1 drivers
v0x6000036d15f0_0 .net "DATA2", 7 0, v0x6000036d1cb0_0;  alias, 1 drivers
v0x6000036d1680_0 .var "RESULT", 7 0;
v0x6000036d1710_0 .net "RshiftResult", 31 0, v0x6000036d1440_0;  1 drivers
v0x6000036d17a0_0 .net "SELECT", 2 0, v0x6000036d2640_0;  1 drivers
v0x6000036d1830_0 .var "ZERO", 0 0;
L_0x1480780e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036d18c0_0 .net/2u *"_ivl_0", 23 0, L_0x1480780e8;  1 drivers
E_0x6000011d6140 .event anyedge, v0x6000036d1680_0;
E_0x6000011d6180 .event anyedge, v0x6000036d17a0_0, v0x6000036d15f0_0, v0x6000036d0a20_0, v0x6000036d1440_0;
L_0x6000035d0a00 .concat [ 8 24 0 0], L_0x600002fd2760, L_0x1480780e8;
L_0x6000035d0aa0 .part v0x6000036d1cb0_0, 0, 5;
S_0x1426064c0 .scope module, "myRightLogicalShifter" "barrelShifter" 6 25, 6 1 0, S_0x142605970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 5 "shiftAmount";
    .port_info 2 /OUTPUT 32 "RshiftResult";
v0x6000036d13b0_0 .net "DATA1", 31 0, L_0x6000035d0a00;  1 drivers
v0x6000036d1440_0 .var "RshiftResult", 31 0;
v0x6000036d14d0_0 .net "shiftAmount", 4 0, L_0x6000035d0aa0;  1 drivers
E_0x6000011d61c0 .event anyedge, v0x6000036d13b0_0, v0x6000036d14d0_0;
S_0x142606630 .scope module, "mymux1" "mux2_1" 3 120, 5 3 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "se1";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /OUTPUT 8 "out";
v0x6000036d1950_0 .net "in0", 7 0, L_0x600002fd27d0;  alias, 1 drivers
v0x6000036d19e0_0 .net "in1", 7 0, v0x6000036d1e60_0;  alias, 1 drivers
v0x6000036d1a70_0 .var "out", 7 0;
v0x6000036d1b00_0 .net "se1", 0 0, v0x6000036d2760_0;  1 drivers
E_0x6000011d6240 .event anyedge, v0x6000036d1b00_0, v0x6000036d0b40_0, v0x6000036d19e0_0;
S_0x1426091f0 .scope module, "mymux2" "mux2_1" 3 128, 5 3 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "se1";
    .port_info 1 /INPUT 8 "in0";
    .port_info 2 /INPUT 8 "in1";
    .port_info 3 /OUTPUT 8 "out";
v0x6000036d1b90_0 .net "in0", 7 0, v0x6000036d26d0_0;  1 drivers
v0x6000036d1c20_0 .net "in1", 7 0, v0x6000036d1a70_0;  alias, 1 drivers
v0x6000036d1cb0_0 .var "out", 7 0;
v0x6000036d1d40_0 .net "se1", 0 0, v0x6000036d27f0_0;  1 drivers
E_0x6000011d62c0 .event anyedge, v0x6000036d1d40_0, v0x6000036d1b90_0, v0x6000036d1a70_0;
S_0x142609360 .scope module, "mytwo" "twosCompliment" 3 114, 5 22 0, S_0x142606da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "result";
v0x6000036d1dd0_0 .net "in", 7 0, L_0x600002fd27d0;  alias, 1 drivers
v0x6000036d1e60_0 .var "result", 7 0;
E_0x6000011d6300 .event anyedge, v0x6000036d0b40_0;
    .scope S_0x142605800;
T_0 ;
    %wait E_0x6000011d6100;
    %load/vec4 v0x6000036d1200_0;
    %load/vec4 v0x6000036d1290_0;
    %add;
    %store/vec4 v0x6000036d1320_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x142606f10;
T_1 ;
    %wait E_0x6000011d60c0;
    %load/vec4 v0x6000036d0c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000036d10e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x6000036d10e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000036d10e0_0;
    %store/vec4a v0x6000036d1170, 4, 0;
    %load/vec4 v0x6000036d10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000036d10e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x142606f10;
T_2 ;
    %wait E_0x6000011d6080;
    %load/vec4 v0x6000036d0cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x6000036d0c60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 2000, 0;
    %load/vec4 v0x6000036d0900_0;
    %load/vec4 v0x6000036d0990_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x6000036d1170, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142609360;
T_3 ;
    %wait E_0x6000011d6300;
    %load/vec4 v0x6000036d1dd0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x6000036d1e60_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x142606630;
T_4 ;
    %wait E_0x6000011d6240;
    %load/vec4 v0x6000036d1b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x6000036d1950_0;
    %store/vec4 v0x6000036d1a70_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000036d19e0_0;
    %store/vec4 v0x6000036d1a70_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1426091f0;
T_5 ;
    %wait E_0x6000011d62c0;
    %load/vec4 v0x6000036d1d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x6000036d1b90_0;
    %store/vec4 v0x6000036d1cb0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000036d1c20_0;
    %store/vec4 v0x6000036d1cb0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1426064c0;
T_6 ;
    %wait E_0x6000011d61c0;
    %load/vec4 v0x6000036d13b0_0;
    %ix/getv 4, v0x6000036d14d0_0;
    %shiftr 4;
    %store/vec4 v0x6000036d1440_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142605970;
T_7 ;
    %wait E_0x6000011d6180;
    %load/vec4 v0x6000036d17a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %delay 1000, 0;
    %load/vec4 v0x6000036d15f0_0;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.1 ;
    %delay 2000, 0;
    %load/vec4 v0x6000036d1560_0;
    %load/vec4 v0x6000036d15f0_0;
    %add;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.2 ;
    %delay 1000, 0;
    %load/vec4 v0x6000036d1560_0;
    %load/vec4 v0x6000036d15f0_0;
    %and;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.3 ;
    %delay 1000, 0;
    %load/vec4 v0x6000036d1560_0;
    %load/vec4 v0x6000036d15f0_0;
    %or;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x6000036d1710_0;
    %pad/u 8;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000036d1680_0, 0, 8;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142605970;
T_8 ;
    %wait E_0x6000011d6140;
    %load/vec4 v0x6000036d1680_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x6000036d1830_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142606da0;
T_9 ;
    %wait E_0x6000011d6080;
    %load/vec4 v0x6000036d2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000036d2370_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000036d2a30_0;
    %assign/vec4 v0x6000036d2370_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142606da0;
T_10 ;
    %wait E_0x6000011d6040;
    %load/vec4 v0x6000036d2130_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x6000036d21c0_0, 0, 8;
    %load/vec4 v0x6000036d21c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2ac0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000036d2640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d27f0_0, 0, 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x142606da0;
T_11 ;
    %wait E_0x6000011d6000;
    %load/vec4 v0x6000036d2130_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x6000036d2010_0, 0, 3;
    %load/vec4 v0x6000036d2130_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x6000036d2490_0, 0, 3;
    %load/vec4 v0x6000036d2130_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x6000036d2520_0, 0, 3;
    %load/vec4 v0x6000036d2130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x6000036d26d0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x142606da0;
T_12 ;
    %wait E_0x6000011d6140;
    %load/vec4 v0x6000036d1ef0_0;
    %store/vec4 v0x6000036d20a0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14260c840;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d2b50_0, 0, 1;
T_13.0 ;
    %delay 10000, 0;
    %load/vec4 v0x6000036d2b50_0;
    %inv;
    %store/vec4 v0x6000036d2b50_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x14260c840;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2d00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d2d00_0, 0, 1;
    %vpi_call 2 29 "$display", "*******************************************************" {0 0 0};
    %vpi_call 2 30 "$display", "*                                                     *" {0 0 0};
    %vpi_call 2 31 "$display", "*                 8-Bit CPU Project                   *" {0 0 0};
    %vpi_call 2 32 "$display", "*                                                     *" {0 0 0};
    %vpi_call 2 33 "$display", "*******************************************************" {0 0 0};
    %vpi_call 2 34 "$display", "This Verilog project implements an 8-bit CPU." {0 0 0};
    %vpi_call 2 35 "$display", "It consists of various instructions such as Add, Subtract," {0 0 0};
    %vpi_call 2 36 "$display", "AND, OR, etc., executed sequentially." {0 0 0};
    %vpi_call 2 37 "$display", "Each instruction is accompanied by its execution time," {0 0 0};
    %vpi_call 2 38 "$display", "instruction code, program counter (PC), and function." {0 0 0};
    %vpi_call 2 39 "$display", "Simulation results and CPU operation will be displayed below:\012\012" {0 0 0};
    %vpi_call 2 40 "$display", "-------------------------------------------------------------" {0 0 0};
    %vpi_call 2 42 "$display", "Time\011\011Instruction\011PC\011Function" {0 0 0};
    %vpi_call 2 43 "$display", "-------------------------------------------------------------" {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 48 "$display", "%0t\011\011%0h\011\011%0d\011Forward", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 16842752, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "%0t\011\011%0h\011\011%0d\011Add", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 33685760, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "%0t\011\011%0h\011\011%0d\011Subtract", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 50528768, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 60 "$display", "%0t\011\011%0h\011\011%0d\011AND", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 67371776, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 64 "$display", "%0t\011\011%0h\011\011%0d\011OR", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 84214784, 0, 32;
    %store/vec4 v0x6000036d2be0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call 2 68 "$display", "%0t\011\011%0h\011\011%0d\011Reserved", $time, v0x6000036d2be0_0, v0x6000036d2c70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036d2d00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036d2d00_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "./cpu.v";
    "./reg.v";
    "./utility.v";
    "./alu.v";
