Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 25995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 26995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 26995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 27995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 27995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 28995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 28995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 29995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 29995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 30995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 30995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31035 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31035 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31045 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31045 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31055 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31055 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31065 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31065 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31075 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31075 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31085 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31085 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31095 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31095 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31105 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31105 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31115 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31115 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31125 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31125 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31135 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31135 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31145 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31145 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31155 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31155 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31165 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31165 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31175 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31175 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31185 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31185 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31195 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31195 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31205 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31205 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31215 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31215 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31225 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31225 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31235 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31235 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31245 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31245 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31255 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31255 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31265 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31265 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31275 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31275 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31285 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31285 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31295 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31295 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31305 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31315 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31325 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31335 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31345 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31345 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31355 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31355 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31365 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31365 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31375 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31375 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31385 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31385 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31395 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31395 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31405 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31405 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31415 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31415 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31425 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31425 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31435 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31435 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31445 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31445 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31455 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31455 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31465 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31465 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31475 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31475 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31485 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31485 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31495 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31495 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31505 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31505 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31515 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31515 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31525 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31525 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31535 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31535 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31545 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31545 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31555 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31555 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31565 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31565 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31575 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31575 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31585 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31585 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31595 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31595 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31605 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31605 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31615 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31615 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31625 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31625 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31635 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31635 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31645 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31645 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31655 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31655 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31665 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31665 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31675 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31675 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31685 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31685 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31695 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31695 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31705 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31705 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31715 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31715 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31725 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31725 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31735 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31735 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31745 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31745 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31755 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31755 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31765 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31765 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31775 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31775 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31785 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31785 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31795 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31795 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31805 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31805 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31815 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31815 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31825 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31825 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31835 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31835 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31845 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31845 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31855 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31855 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31865 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31865 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31875 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31875 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31885 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31885 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31895 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31895 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31905 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31905 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31915 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31915 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31925 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31925 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31935 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31935 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31945 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31945 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31955 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31955 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31965 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31965 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31975 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31975 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31985 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31985 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 31995 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 31995 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32005 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32005 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32015 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32015 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[12].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[12].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 32025 ns.
 A read was performed on address 0280 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 32025 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Warning: Error: X_Value 1111111111 does not match expected value 1111111111
Time: 100015 ns  Iteration: 0  Process: /TB/p_Main  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/test/RandomPixelsTB/RandomPixelsTB.srcs/sim_1/imports/imports/TB.vhd
Warning: Error: Y_Value 111111111 does not match expected value 111111111
Time: 100015 ns  Iteration: 0  Process: /TB/p_Main  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/test/RandomPixelsTB/RandomPixelsTB.srcs/sim_1/imports/imports/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0000000001
Time: 200025 ns  Iteration: 0  Process: /TB/p_Main  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/test/RandomPixelsTB/RandomPixelsTB.srcs/sim_1/imports/imports/TB.vhd
Warning: Error: Y_Value 000000001 does not match expected value 000000000
Time: 200025 ns  Iteration: 0  Process: /TB/p_Main  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/test/RandomPixelsTB/RandomPixelsTB.srcs/sim_1/imports/imports/TB.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[14].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087305 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[14].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087305 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087305 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087305 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[14].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087315 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[14].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087315 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087315 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087315 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[14].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087325 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[14].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087325 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087325 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087325 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[14].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087335 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[14].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087335 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::TB:TopLevel:VideoMemory_invoegen:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 7087335 ns.
 A read was performed on address 2d90 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 7087335 ns  Iteration: 2  Process: /TB/TopLevel/VideoMemory_invoegen/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/ci/prod/2021.1.1/rdi_builds/continuous/2021_07_28_3286242/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
