-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version"

-- DATE "04/06/2017 13:42:41"

-- 
-- Device: Altera EP1C6Q240C8 Package PQFP240
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY IEEE, cyclone;
USE IEEE.std_logic_1164.all;
USE cyclone.cyclone_components.all;

ENTITY 	CPU IS
    PORT (
	rout1 : OUT std_logic_vector(31 DOWNTO 0);
	rout2 : OUT std_logic_vector(31 DOWNTO 0);
	clk1 : IN std_logic;
	ret : IN std_logic
	);
END CPU;

ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_rout1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_rout2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk1 : std_logic;
SIGNAL ww_ret : std_logic;
SIGNAL \z16|Add0~165\ : std_logic;
SIGNAL \z16|LessThan0~5\ : std_logic;
SIGNAL \z16|LessThan0~10\ : std_logic;
SIGNAL \z16|LessThan0~15\ : std_logic;
SIGNAL \z16|LessThan0~20\ : std_logic;
SIGNAL \z16|LessThan0~25\ : std_logic;
SIGNAL \z16|LessThan0~30\ : std_logic;
SIGNAL \z16|LessThan0~35\ : std_logic;
SIGNAL \z16|LessThan0~40\ : std_logic;
SIGNAL \z16|LessThan0~45\ : std_logic;
SIGNAL \z16|LessThan0~50\ : std_logic;
SIGNAL \z16|LessThan0~55\ : std_logic;
SIGNAL \z16|LessThan0~60\ : std_logic;
SIGNAL \z16|LessThan0~65\ : std_logic;
SIGNAL \z16|LessThan0~70\ : std_logic;
SIGNAL \z16|LessThan0~75\ : std_logic;
SIGNAL \z16|LessThan0~80\ : std_logic;
SIGNAL \z16|LessThan0~85\ : std_logic;
SIGNAL \z16|LessThan0~90\ : std_logic;
SIGNAL \z16|LessThan0~95\ : std_logic;
SIGNAL \z16|LessThan0~100\ : std_logic;
SIGNAL \z16|LessThan0~105\ : std_logic;
SIGNAL \z16|LessThan0~110\ : std_logic;
SIGNAL \z16|LessThan0~115\ : std_logic;
SIGNAL \z16|LessThan0~120\ : std_logic;
SIGNAL \z16|LessThan0~125\ : std_logic;
SIGNAL \z16|LessThan0~130\ : std_logic;
SIGNAL \z16|LessThan0~135\ : std_logic;
SIGNAL \z16|LessThan0~140\ : std_logic;
SIGNAL \z16|LessThan0~145\ : std_logic;
SIGNAL \z16|LessThan0~150\ : std_logic;
SIGNAL \z16|LessThan0~155\ : std_logic;
SIGNAL \z18|sram~870_regout\ : std_logic;
SIGNAL \z18|sram~742_regout\ : std_logic;
SIGNAL \z18|sram~806_regout\ : std_logic;
SIGNAL \z18|sram~678_regout\ : std_logic;
SIGNAL \z18|sram~294_regout\ : std_logic;
SIGNAL \z18|sram~358_regout\ : std_logic;
SIGNAL \z18|sram~230_regout\ : std_logic;
SIGNAL \z18|sram~38_regout\ : std_logic;
SIGNAL \z18|sram~102_regout\ : std_logic;
SIGNAL \z18|sram~486_regout\ : std_logic;
SIGNAL \z18|sram~679_regout\ : std_logic;
SIGNAL \z18|sram~807_regout\ : std_logic;
SIGNAL \z18|sram~903_regout\ : std_logic;
SIGNAL \z18|sram~775_regout\ : std_logic;
SIGNAL \z18|sram~167_regout\ : std_logic;
SIGNAL \z18|sram~263_regout\ : std_logic;
SIGNAL \z18|sram~295_regout\ : std_logic;
SIGNAL \z18|sram~391_regout\ : std_logic;
SIGNAL \z18|sram~39_regout\ : std_logic;
SIGNAL \z18|sram~135_regout\ : std_logic;
SIGNAL \z18|sram~423_regout\ : std_logic;
SIGNAL \z18|sram~519_regout\ : std_logic;
SIGNAL \z18|sram~744_regout\ : std_logic;
SIGNAL \z18|sram~712_regout\ : std_logic;
SIGNAL \z18|sram~968_regout\ : std_logic;
SIGNAL \z18|sram~808_regout\ : std_logic;
SIGNAL \z18|sram~776_regout\ : std_logic;
SIGNAL \z18|sram~1032_regout\ : std_logic;
SIGNAL \z18|sram~296_regout\ : std_logic;
SIGNAL \z18|sram~232_regout\ : std_logic;
SIGNAL \z18|sram~200_regout\ : std_logic;
SIGNAL \z18|sram~40_regout\ : std_logic;
SIGNAL \z18|sram~488_regout\ : std_logic;
SIGNAL \z18|sram~456_regout\ : std_logic;
SIGNAL \z18|sram~841_regout\ : std_logic;
SIGNAL \z18|sram~713_regout\ : std_logic;
SIGNAL \z18|sram~745_regout\ : std_logic;
SIGNAL \z18|sram~873_regout\ : std_logic;
SIGNAL \z18|sram~681_regout\ : std_logic;
SIGNAL \z18|sram~937_regout\ : std_logic;
SIGNAL \z18|sram~905_regout\ : std_logic;
SIGNAL \z18|sram~777_regout\ : std_logic;
SIGNAL \z18|sram~201_regout\ : std_logic;
SIGNAL \z18|sram~233_regout\ : std_logic;
SIGNAL \z18|sram~361_regout\ : std_logic;
SIGNAL \z18|sram~329_regout\ : std_logic;
SIGNAL \z18|sram~105_regout\ : std_logic;
SIGNAL \z18|sram~73_regout\ : std_logic;
SIGNAL \z18|sram~457_regout\ : std_logic;
SIGNAL \z18|sram~489_regout\ : std_logic;
SIGNAL \z18|sram~874_regout\ : std_logic;
SIGNAL \z18|sram~746_regout\ : std_logic;
SIGNAL \z18|sram~714_regout\ : std_logic;
SIGNAL \z18|sram~842_regout\ : std_logic;
SIGNAL \z18|sram~810_regout\ : std_logic;
SIGNAL \z18|sram~682_regout\ : std_logic;
SIGNAL \z18|sram~778_regout\ : std_logic;
SIGNAL \z18|sram~906_regout\ : std_logic;
SIGNAL \z18|sram~330_regout\ : std_logic;
SIGNAL \z18|sram~362_regout\ : std_logic;
SIGNAL \z18|sram~234_regout\ : std_logic;
SIGNAL \z18|sram~202_regout\ : std_logic;
SIGNAL \z18|sram~74_regout\ : std_logic;
SIGNAL \z18|sram~106_regout\ : std_logic;
SIGNAL \z18|sram~490_regout\ : std_logic;
SIGNAL \z18|sram~458_regout\ : std_logic;
SIGNAL \z18|sram~843_regout\ : std_logic;
SIGNAL \z18|sram~715_regout\ : std_logic;
SIGNAL \z18|sram~747_regout\ : std_logic;
SIGNAL \z18|sram~875_regout\ : std_logic;
SIGNAL \z18|sram~683_regout\ : std_logic;
SIGNAL \z18|sram~811_regout\ : std_logic;
SIGNAL \z18|sram~907_regout\ : std_logic;
SIGNAL \z18|sram~779_regout\ : std_logic;
SIGNAL \z18|sram~203_regout\ : std_logic;
SIGNAL \z18|sram~235_regout\ : std_logic;
SIGNAL \z18|sram~363_regout\ : std_logic;
SIGNAL \z18|sram~331_regout\ : std_logic;
SIGNAL \z18|sram~107_regout\ : std_logic;
SIGNAL \z18|sram~75_regout\ : std_logic;
SIGNAL \z18|sram~459_regout\ : std_logic;
SIGNAL \z18|sram~491_regout\ : std_logic;
SIGNAL \z18|sram~876_regout\ : std_logic;
SIGNAL \z18|sram~748_regout\ : std_logic;
SIGNAL \z18|sram~716_regout\ : std_logic;
SIGNAL \z18|sram~844_regout\ : std_logic;
SIGNAL \z18|sram~812_regout\ : std_logic;
SIGNAL \z18|sram~684_regout\ : std_logic;
SIGNAL \z18|sram~780_regout\ : std_logic;
SIGNAL \z18|sram~908_regout\ : std_logic;
SIGNAL \z18|sram~332_regout\ : std_logic;
SIGNAL \z18|sram~364_regout\ : std_logic;
SIGNAL \z18|sram~236_regout\ : std_logic;
SIGNAL \z18|sram~204_regout\ : std_logic;
SIGNAL \z18|sram~76_regout\ : std_logic;
SIGNAL \z18|sram~108_regout\ : std_logic;
SIGNAL \z18|sram~492_regout\ : std_logic;
SIGNAL \z18|sram~460_regout\ : std_logic;
SIGNAL \z18|sram~845_regout\ : std_logic;
SIGNAL \z18|sram~717_regout\ : std_logic;
SIGNAL \z18|sram~749_regout\ : std_logic;
SIGNAL \z18|sram~877_regout\ : std_logic;
SIGNAL \z18|sram~685_regout\ : std_logic;
SIGNAL \z18|sram~813_regout\ : std_logic;
SIGNAL \z18|sram~909_regout\ : std_logic;
SIGNAL \z18|sram~781_regout\ : std_logic;
SIGNAL \z18|sram~205_regout\ : std_logic;
SIGNAL \z18|sram~237_regout\ : std_logic;
SIGNAL \z18|sram~365_regout\ : std_logic;
SIGNAL \z18|sram~333_regout\ : std_logic;
SIGNAL \z18|sram~109_regout\ : std_logic;
SIGNAL \z18|sram~77_regout\ : std_logic;
SIGNAL \z18|sram~461_regout\ : std_logic;
SIGNAL \z18|sram~493_regout\ : std_logic;
SIGNAL \z18|sram~878_regout\ : std_logic;
SIGNAL \z18|sram~750_regout\ : std_logic;
SIGNAL \z18|sram~718_regout\ : std_logic;
SIGNAL \z18|sram~846_regout\ : std_logic;
SIGNAL \z18|sram~814_regout\ : std_logic;
SIGNAL \z18|sram~686_regout\ : std_logic;
SIGNAL \z18|sram~782_regout\ : std_logic;
SIGNAL \z18|sram~910_regout\ : std_logic;
SIGNAL \z18|sram~334_regout\ : std_logic;
SIGNAL \z18|sram~366_regout\ : std_logic;
SIGNAL \z18|sram~238_regout\ : std_logic;
SIGNAL \z18|sram~206_regout\ : std_logic;
SIGNAL \z18|sram~78_regout\ : std_logic;
SIGNAL \z18|sram~110_regout\ : std_logic;
SIGNAL \z18|sram~494_regout\ : std_logic;
SIGNAL \z18|sram~462_regout\ : std_logic;
SIGNAL \z18|sram~847_regout\ : std_logic;
SIGNAL \z18|sram~719_regout\ : std_logic;
SIGNAL \z18|sram~751_regout\ : std_logic;
SIGNAL \z18|sram~879_regout\ : std_logic;
SIGNAL \z18|sram~687_regout\ : std_logic;
SIGNAL \z18|sram~815_regout\ : std_logic;
SIGNAL \z18|sram~911_regout\ : std_logic;
SIGNAL \z18|sram~783_regout\ : std_logic;
SIGNAL \z18|sram~207_regout\ : std_logic;
SIGNAL \z18|sram~239_regout\ : std_logic;
SIGNAL \z18|sram~367_regout\ : std_logic;
SIGNAL \z18|sram~335_regout\ : std_logic;
SIGNAL \z18|sram~111_regout\ : std_logic;
SIGNAL \z18|sram~79_regout\ : std_logic;
SIGNAL \z18|sram~463_regout\ : std_logic;
SIGNAL \z18|sram~495_regout\ : std_logic;
SIGNAL \z18|sram~880_regout\ : std_logic;
SIGNAL \z18|sram~752_regout\ : std_logic;
SIGNAL \z18|sram~720_regout\ : std_logic;
SIGNAL \z18|sram~848_regout\ : std_logic;
SIGNAL \z18|sram~816_regout\ : std_logic;
SIGNAL \z18|sram~688_regout\ : std_logic;
SIGNAL \z18|sram~784_regout\ : std_logic;
SIGNAL \z18|sram~912_regout\ : std_logic;
SIGNAL \z18|sram~336_regout\ : std_logic;
SIGNAL \z18|sram~368_regout\ : std_logic;
SIGNAL \z18|sram~240_regout\ : std_logic;
SIGNAL \z18|sram~208_regout\ : std_logic;
SIGNAL \z18|sram~80_regout\ : std_logic;
SIGNAL \z18|sram~112_regout\ : std_logic;
SIGNAL \z18|sram~496_regout\ : std_logic;
SIGNAL \z18|sram~464_regout\ : std_logic;
SIGNAL \z18|sram~849_regout\ : std_logic;
SIGNAL \z18|sram~721_regout\ : std_logic;
SIGNAL \z18|sram~753_regout\ : std_logic;
SIGNAL \z18|sram~881_regout\ : std_logic;
SIGNAL \z18|sram~689_regout\ : std_logic;
SIGNAL \z18|sram~817_regout\ : std_logic;
SIGNAL \z18|sram~913_regout\ : std_logic;
SIGNAL \z18|sram~785_regout\ : std_logic;
SIGNAL \z18|sram~209_regout\ : std_logic;
SIGNAL \z18|sram~241_regout\ : std_logic;
SIGNAL \z18|sram~369_regout\ : std_logic;
SIGNAL \z18|sram~337_regout\ : std_logic;
SIGNAL \z18|sram~113_regout\ : std_logic;
SIGNAL \z18|sram~81_regout\ : std_logic;
SIGNAL \z18|sram~465_regout\ : std_logic;
SIGNAL \z18|sram~497_regout\ : std_logic;
SIGNAL \z18|sram~882_regout\ : std_logic;
SIGNAL \z18|sram~754_regout\ : std_logic;
SIGNAL \z18|sram~722_regout\ : std_logic;
SIGNAL \z18|sram~850_regout\ : std_logic;
SIGNAL \z18|sram~818_regout\ : std_logic;
SIGNAL \z18|sram~690_regout\ : std_logic;
SIGNAL \z18|sram~786_regout\ : std_logic;
SIGNAL \z18|sram~914_regout\ : std_logic;
SIGNAL \z18|sram~338_regout\ : std_logic;
SIGNAL \z18|sram~370_regout\ : std_logic;
SIGNAL \z18|sram~242_regout\ : std_logic;
SIGNAL \z18|sram~210_regout\ : std_logic;
SIGNAL \z18|sram~82_regout\ : std_logic;
SIGNAL \z18|sram~114_regout\ : std_logic;
SIGNAL \z18|sram~498_regout\ : std_logic;
SIGNAL \z18|sram~466_regout\ : std_logic;
SIGNAL \z18|sram~851_regout\ : std_logic;
SIGNAL \z18|sram~723_regout\ : std_logic;
SIGNAL \z18|sram~755_regout\ : std_logic;
SIGNAL \z18|sram~883_regout\ : std_logic;
SIGNAL \z18|sram~691_regout\ : std_logic;
SIGNAL \z18|sram~819_regout\ : std_logic;
SIGNAL \z18|sram~915_regout\ : std_logic;
SIGNAL \z18|sram~787_regout\ : std_logic;
SIGNAL \z18|sram~211_regout\ : std_logic;
SIGNAL \z18|sram~243_regout\ : std_logic;
SIGNAL \z18|sram~371_regout\ : std_logic;
SIGNAL \z18|sram~339_regout\ : std_logic;
SIGNAL \z18|sram~115_regout\ : std_logic;
SIGNAL \z18|sram~83_regout\ : std_logic;
SIGNAL \z18|sram~467_regout\ : std_logic;
SIGNAL \z18|sram~499_regout\ : std_logic;
SIGNAL \z18|sram~884_regout\ : std_logic;
SIGNAL \z18|sram~756_regout\ : std_logic;
SIGNAL \z18|sram~724_regout\ : std_logic;
SIGNAL \z18|sram~852_regout\ : std_logic;
SIGNAL \z18|sram~820_regout\ : std_logic;
SIGNAL \z18|sram~692_regout\ : std_logic;
SIGNAL \z18|sram~788_regout\ : std_logic;
SIGNAL \z18|sram~916_regout\ : std_logic;
SIGNAL \z18|sram~340_regout\ : std_logic;
SIGNAL \z18|sram~372_regout\ : std_logic;
SIGNAL \z18|sram~244_regout\ : std_logic;
SIGNAL \z18|sram~212_regout\ : std_logic;
SIGNAL \z18|sram~84_regout\ : std_logic;
SIGNAL \z18|sram~116_regout\ : std_logic;
SIGNAL \z18|sram~500_regout\ : std_logic;
SIGNAL \z18|sram~468_regout\ : std_logic;
SIGNAL \z18|sram~853_regout\ : std_logic;
SIGNAL \z18|sram~725_regout\ : std_logic;
SIGNAL \z18|sram~757_regout\ : std_logic;
SIGNAL \z18|sram~885_regout\ : std_logic;
SIGNAL \z18|sram~693_regout\ : std_logic;
SIGNAL \z18|sram~821_regout\ : std_logic;
SIGNAL \z18|sram~917_regout\ : std_logic;
SIGNAL \z18|sram~789_regout\ : std_logic;
SIGNAL \z18|sram~213_regout\ : std_logic;
SIGNAL \z18|sram~245_regout\ : std_logic;
SIGNAL \z18|sram~373_regout\ : std_logic;
SIGNAL \z18|sram~341_regout\ : std_logic;
SIGNAL \z18|sram~117_regout\ : std_logic;
SIGNAL \z18|sram~85_regout\ : std_logic;
SIGNAL \z18|sram~469_regout\ : std_logic;
SIGNAL \z18|sram~501_regout\ : std_logic;
SIGNAL \z18|sram~886_regout\ : std_logic;
SIGNAL \z18|sram~758_regout\ : std_logic;
SIGNAL \z18|sram~726_regout\ : std_logic;
SIGNAL \z18|sram~854_regout\ : std_logic;
SIGNAL \z18|sram~822_regout\ : std_logic;
SIGNAL \z18|sram~694_regout\ : std_logic;
SIGNAL \z18|sram~790_regout\ : std_logic;
SIGNAL \z18|sram~918_regout\ : std_logic;
SIGNAL \z18|sram~342_regout\ : std_logic;
SIGNAL \z18|sram~374_regout\ : std_logic;
SIGNAL \z18|sram~246_regout\ : std_logic;
SIGNAL \z18|sram~214_regout\ : std_logic;
SIGNAL \z18|sram~86_regout\ : std_logic;
SIGNAL \z18|sram~118_regout\ : std_logic;
SIGNAL \z18|sram~502_regout\ : std_logic;
SIGNAL \z18|sram~470_regout\ : std_logic;
SIGNAL \z18|sram~855_regout\ : std_logic;
SIGNAL \z18|sram~727_regout\ : std_logic;
SIGNAL \z18|sram~759_regout\ : std_logic;
SIGNAL \z18|sram~887_regout\ : std_logic;
SIGNAL \z18|sram~695_regout\ : std_logic;
SIGNAL \z18|sram~823_regout\ : std_logic;
SIGNAL \z18|sram~919_regout\ : std_logic;
SIGNAL \z18|sram~791_regout\ : std_logic;
SIGNAL \z18|sram~215_regout\ : std_logic;
SIGNAL \z18|sram~247_regout\ : std_logic;
SIGNAL \z18|sram~375_regout\ : std_logic;
SIGNAL \z18|sram~343_regout\ : std_logic;
SIGNAL \z18|sram~119_regout\ : std_logic;
SIGNAL \z18|sram~87_regout\ : std_logic;
SIGNAL \z18|sram~471_regout\ : std_logic;
SIGNAL \z18|sram~503_regout\ : std_logic;
SIGNAL \z18|sram~888_regout\ : std_logic;
SIGNAL \z18|sram~760_regout\ : std_logic;
SIGNAL \z18|sram~728_regout\ : std_logic;
SIGNAL \z18|sram~856_regout\ : std_logic;
SIGNAL \z18|sram~824_regout\ : std_logic;
SIGNAL \z18|sram~696_regout\ : std_logic;
SIGNAL \z18|sram~792_regout\ : std_logic;
SIGNAL \z18|sram~920_regout\ : std_logic;
SIGNAL \z18|sram~344_regout\ : std_logic;
SIGNAL \z18|sram~376_regout\ : std_logic;
SIGNAL \z18|sram~248_regout\ : std_logic;
SIGNAL \z18|sram~216_regout\ : std_logic;
SIGNAL \z18|sram~88_regout\ : std_logic;
SIGNAL \z18|sram~120_regout\ : std_logic;
SIGNAL \z18|sram~504_regout\ : std_logic;
SIGNAL \z18|sram~472_regout\ : std_logic;
SIGNAL \z18|sram~857_regout\ : std_logic;
SIGNAL \z18|sram~729_regout\ : std_logic;
SIGNAL \z18|sram~761_regout\ : std_logic;
SIGNAL \z18|sram~889_regout\ : std_logic;
SIGNAL \z18|sram~697_regout\ : std_logic;
SIGNAL \z18|sram~825_regout\ : std_logic;
SIGNAL \z18|sram~921_regout\ : std_logic;
SIGNAL \z18|sram~793_regout\ : std_logic;
SIGNAL \z18|sram~217_regout\ : std_logic;
SIGNAL \z18|sram~249_regout\ : std_logic;
SIGNAL \z18|sram~377_regout\ : std_logic;
SIGNAL \z18|sram~345_regout\ : std_logic;
SIGNAL \z18|sram~121_regout\ : std_logic;
SIGNAL \z18|sram~89_regout\ : std_logic;
SIGNAL \z18|sram~473_regout\ : std_logic;
SIGNAL \z18|sram~505_regout\ : std_logic;
SIGNAL \z18|sram~890_regout\ : std_logic;
SIGNAL \z18|sram~762_regout\ : std_logic;
SIGNAL \z18|sram~730_regout\ : std_logic;
SIGNAL \z18|sram~858_regout\ : std_logic;
SIGNAL \z18|sram~826_regout\ : std_logic;
SIGNAL \z18|sram~698_regout\ : std_logic;
SIGNAL \z18|sram~794_regout\ : std_logic;
SIGNAL \z18|sram~922_regout\ : std_logic;
SIGNAL \z18|sram~346_regout\ : std_logic;
SIGNAL \z18|sram~378_regout\ : std_logic;
SIGNAL \z18|sram~250_regout\ : std_logic;
SIGNAL \z18|sram~218_regout\ : std_logic;
SIGNAL \z18|sram~90_regout\ : std_logic;
SIGNAL \z18|sram~122_regout\ : std_logic;
SIGNAL \z18|sram~506_regout\ : std_logic;
SIGNAL \z18|sram~474_regout\ : std_logic;
SIGNAL \z18|sram~859_regout\ : std_logic;
SIGNAL \z18|sram~731_regout\ : std_logic;
SIGNAL \z18|sram~763_regout\ : std_logic;
SIGNAL \z18|sram~891_regout\ : std_logic;
SIGNAL \z18|sram~699_regout\ : std_logic;
SIGNAL \z18|sram~827_regout\ : std_logic;
SIGNAL \z18|sram~923_regout\ : std_logic;
SIGNAL \z18|sram~795_regout\ : std_logic;
SIGNAL \z18|sram~219_regout\ : std_logic;
SIGNAL \z18|sram~251_regout\ : std_logic;
SIGNAL \z18|sram~379_regout\ : std_logic;
SIGNAL \z18|sram~347_regout\ : std_logic;
SIGNAL \z18|sram~123_regout\ : std_logic;
SIGNAL \z18|sram~91_regout\ : std_logic;
SIGNAL \z18|sram~475_regout\ : std_logic;
SIGNAL \z18|sram~507_regout\ : std_logic;
SIGNAL \z18|sram~892_regout\ : std_logic;
SIGNAL \z18|sram~764_regout\ : std_logic;
SIGNAL \z18|sram~732_regout\ : std_logic;
SIGNAL \z18|sram~860_regout\ : std_logic;
SIGNAL \z18|sram~828_regout\ : std_logic;
SIGNAL \z18|sram~700_regout\ : std_logic;
SIGNAL \z18|sram~796_regout\ : std_logic;
SIGNAL \z18|sram~924_regout\ : std_logic;
SIGNAL \z18|sram~348_regout\ : std_logic;
SIGNAL \z18|sram~380_regout\ : std_logic;
SIGNAL \z18|sram~252_regout\ : std_logic;
SIGNAL \z18|sram~220_regout\ : std_logic;
SIGNAL \z18|sram~92_regout\ : std_logic;
SIGNAL \z18|sram~124_regout\ : std_logic;
SIGNAL \z18|sram~508_regout\ : std_logic;
SIGNAL \z18|sram~476_regout\ : std_logic;
SIGNAL \z18|sram~861_regout\ : std_logic;
SIGNAL \z18|sram~733_regout\ : std_logic;
SIGNAL \z18|sram~765_regout\ : std_logic;
SIGNAL \z18|sram~893_regout\ : std_logic;
SIGNAL \z18|sram~701_regout\ : std_logic;
SIGNAL \z18|sram~829_regout\ : std_logic;
SIGNAL \z18|sram~925_regout\ : std_logic;
SIGNAL \z18|sram~797_regout\ : std_logic;
SIGNAL \z18|sram~221_regout\ : std_logic;
SIGNAL \z18|sram~253_regout\ : std_logic;
SIGNAL \z18|sram~381_regout\ : std_logic;
SIGNAL \z18|sram~349_regout\ : std_logic;
SIGNAL \z18|sram~125_regout\ : std_logic;
SIGNAL \z18|sram~93_regout\ : std_logic;
SIGNAL \z18|sram~477_regout\ : std_logic;
SIGNAL \z18|sram~509_regout\ : std_logic;
SIGNAL \z18|sram~894_regout\ : std_logic;
SIGNAL \z18|sram~766_regout\ : std_logic;
SIGNAL \z18|sram~734_regout\ : std_logic;
SIGNAL \z18|sram~862_regout\ : std_logic;
SIGNAL \z18|sram~830_regout\ : std_logic;
SIGNAL \z18|sram~702_regout\ : std_logic;
SIGNAL \z18|sram~798_regout\ : std_logic;
SIGNAL \z18|sram~926_regout\ : std_logic;
SIGNAL \z18|sram~350_regout\ : std_logic;
SIGNAL \z18|sram~382_regout\ : std_logic;
SIGNAL \z18|sram~254_regout\ : std_logic;
SIGNAL \z18|sram~222_regout\ : std_logic;
SIGNAL \z18|sram~94_regout\ : std_logic;
SIGNAL \z18|sram~126_regout\ : std_logic;
SIGNAL \z18|sram~510_regout\ : std_logic;
SIGNAL \z18|sram~478_regout\ : std_logic;
SIGNAL \z18|sram~863_regout\ : std_logic;
SIGNAL \z18|sram~735_regout\ : std_logic;
SIGNAL \z18|sram~767_regout\ : std_logic;
SIGNAL \z18|sram~895_regout\ : std_logic;
SIGNAL \z18|sram~703_regout\ : std_logic;
SIGNAL \z18|sram~831_regout\ : std_logic;
SIGNAL \z18|sram~927_regout\ : std_logic;
SIGNAL \z18|sram~799_regout\ : std_logic;
SIGNAL \z18|sram~223_regout\ : std_logic;
SIGNAL \z18|sram~255_regout\ : std_logic;
SIGNAL \z18|sram~383_regout\ : std_logic;
SIGNAL \z18|sram~351_regout\ : std_logic;
SIGNAL \z18|sram~127_regout\ : std_logic;
SIGNAL \z18|sram~95_regout\ : std_logic;
SIGNAL \z18|sram~479_regout\ : std_logic;
SIGNAL \z18|sram~511_regout\ : std_logic;
SIGNAL \z18|sram~896_regout\ : std_logic;
SIGNAL \z18|sram~768_regout\ : std_logic;
SIGNAL \z18|sram~736_regout\ : std_logic;
SIGNAL \z18|sram~864_regout\ : std_logic;
SIGNAL \z18|sram~832_regout\ : std_logic;
SIGNAL \z18|sram~704_regout\ : std_logic;
SIGNAL \z18|sram~800_regout\ : std_logic;
SIGNAL \z18|sram~928_regout\ : std_logic;
SIGNAL \z18|sram~352_regout\ : std_logic;
SIGNAL \z18|sram~384_regout\ : std_logic;
SIGNAL \z18|sram~256_regout\ : std_logic;
SIGNAL \z18|sram~224_regout\ : std_logic;
SIGNAL \z18|sram~96_regout\ : std_logic;
SIGNAL \z18|sram~128_regout\ : std_logic;
SIGNAL \z18|sram~512_regout\ : std_logic;
SIGNAL \z18|sram~480_regout\ : std_logic;
SIGNAL \z18|sram~865_regout\ : std_logic;
SIGNAL \z18|sram~737_regout\ : std_logic;
SIGNAL \z18|sram~769_regout\ : std_logic;
SIGNAL \z18|sram~897_regout\ : std_logic;
SIGNAL \z18|sram~705_regout\ : std_logic;
SIGNAL \z18|sram~833_regout\ : std_logic;
SIGNAL \z18|sram~929_regout\ : std_logic;
SIGNAL \z18|sram~801_regout\ : std_logic;
SIGNAL \z18|sram~225_regout\ : std_logic;
SIGNAL \z18|sram~257_regout\ : std_logic;
SIGNAL \z18|sram~385_regout\ : std_logic;
SIGNAL \z18|sram~353_regout\ : std_logic;
SIGNAL \z18|sram~129_regout\ : std_logic;
SIGNAL \z18|sram~97_regout\ : std_logic;
SIGNAL \z18|sram~481_regout\ : std_logic;
SIGNAL \z18|sram~513_regout\ : std_logic;
SIGNAL \z18|sram~898_regout\ : std_logic;
SIGNAL \z18|sram~770_regout\ : std_logic;
SIGNAL \z18|sram~738_regout\ : std_logic;
SIGNAL \z18|sram~866_regout\ : std_logic;
SIGNAL \z18|sram~834_regout\ : std_logic;
SIGNAL \z18|sram~706_regout\ : std_logic;
SIGNAL \z18|sram~802_regout\ : std_logic;
SIGNAL \z18|sram~930_regout\ : std_logic;
SIGNAL \z18|sram~354_regout\ : std_logic;
SIGNAL \z18|sram~386_regout\ : std_logic;
SIGNAL \z18|sram~258_regout\ : std_logic;
SIGNAL \z18|sram~226_regout\ : std_logic;
SIGNAL \z18|sram~98_regout\ : std_logic;
SIGNAL \z18|sram~130_regout\ : std_logic;
SIGNAL \z18|sram~514_regout\ : std_logic;
SIGNAL \z18|sram~482_regout\ : std_logic;
SIGNAL \z18|sram~867_regout\ : std_logic;
SIGNAL \z18|sram~739_regout\ : std_logic;
SIGNAL \z18|sram~771_regout\ : std_logic;
SIGNAL \z18|sram~899_regout\ : std_logic;
SIGNAL \z18|sram~707_regout\ : std_logic;
SIGNAL \z18|sram~835_regout\ : std_logic;
SIGNAL \z18|sram~931_regout\ : std_logic;
SIGNAL \z18|sram~803_regout\ : std_logic;
SIGNAL \z18|sram~227_regout\ : std_logic;
SIGNAL \z18|sram~259_regout\ : std_logic;
SIGNAL \z18|sram~387_regout\ : std_logic;
SIGNAL \z18|sram~355_regout\ : std_logic;
SIGNAL \z18|sram~131_regout\ : std_logic;
SIGNAL \z18|sram~99_regout\ : std_logic;
SIGNAL \z18|sram~483_regout\ : std_logic;
SIGNAL \z18|sram~515_regout\ : std_logic;
SIGNAL \z18|sram~900_regout\ : std_logic;
SIGNAL \z18|sram~772_regout\ : std_logic;
SIGNAL \z18|sram~740_regout\ : std_logic;
SIGNAL \z18|sram~868_regout\ : std_logic;
SIGNAL \z18|sram~836_regout\ : std_logic;
SIGNAL \z18|sram~708_regout\ : std_logic;
SIGNAL \z18|sram~804_regout\ : std_logic;
SIGNAL \z18|sram~932_regout\ : std_logic;
SIGNAL \z18|sram~356_regout\ : std_logic;
SIGNAL \z18|sram~388_regout\ : std_logic;
SIGNAL \z18|sram~260_regout\ : std_logic;
SIGNAL \z18|sram~228_regout\ : std_logic;
SIGNAL \z18|sram~100_regout\ : std_logic;
SIGNAL \z18|sram~132_regout\ : std_logic;
SIGNAL \z18|sram~516_regout\ : std_logic;
SIGNAL \z18|sram~484_regout\ : std_logic;
SIGNAL \z18|sram~869_regout\ : std_logic;
SIGNAL \z18|sram~741_regout\ : std_logic;
SIGNAL \z18|sram~773_regout\ : std_logic;
SIGNAL \z18|sram~901_regout\ : std_logic;
SIGNAL \z18|sram~709_regout\ : std_logic;
SIGNAL \z18|sram~837_regout\ : std_logic;
SIGNAL \z18|sram~933_regout\ : std_logic;
SIGNAL \z18|sram~805_regout\ : std_logic;
SIGNAL \z18|sram~229_regout\ : std_logic;
SIGNAL \z18|sram~261_regout\ : std_logic;
SIGNAL \z18|sram~389_regout\ : std_logic;
SIGNAL \z18|sram~357_regout\ : std_logic;
SIGNAL \z18|sram~133_regout\ : std_logic;
SIGNAL \z18|sram~101_regout\ : std_logic;
SIGNAL \z18|sram~485_regout\ : std_logic;
SIGNAL \z18|sram~517_regout\ : std_logic;
SIGNAL \clk1~combout\ : std_logic;
SIGNAL \z1|pcout[0]~0_combout\ : std_logic;
SIGNAL \z1|pcout[0]~1\ : std_logic;
SIGNAL \z1|pcout[0]~1COUT1_16\ : std_logic;
SIGNAL \z1|pcout[1]~2_combout\ : std_logic;
SIGNAL \z13|mem_initial~38_combout\ : std_logic;
SIGNAL \z13|mem_initial~39\ : std_logic;
SIGNAL \z14|y[0]~1\ : std_logic;
SIGNAL \z14|y[0]~1COUT1_16\ : std_logic;
SIGNAL \z14|y[1]~2_combout\ : std_logic;
SIGNAL \z13|mem_initial~71_combout\ : std_logic;
SIGNAL \z13|mem_initial~72_combout\ : std_logic;
SIGNAL \z13|mem_initial~65_combout\ : std_logic;
SIGNAL \z13|mem_initial~67_combout\ : std_logic;
SIGNAL \z8|Equal0~0_combout\ : std_logic;
SIGNAL \z13|mem_initial~69_combout\ : std_logic;
SIGNAL \z13|mem_initial~70\ : std_logic;
SIGNAL \z13|mem_initial~63_combout\ : std_logic;
SIGNAL \z13|mem_initial~64_combout\ : std_logic;
SIGNAL \z8|Equal0~1_combout\ : std_logic;
SIGNAL \z13|mem_initial~79_combout\ : std_logic;
SIGNAL \z13|mem_initial~80\ : std_logic;
SIGNAL \z13|mem_initial~75_combout\ : std_logic;
SIGNAL \z13|mem_initial~77_combout\ : std_logic;
SIGNAL \z13|mem_initial~78\ : std_logic;
SIGNAL \z15|Mux8~2_combout\ : std_logic;
SIGNAL \z13|mem_initial~40_combout\ : std_logic;
SIGNAL \z13|mem_initial~41\ : std_logic;
SIGNAL \z13|mem_initial~44_combout\ : std_logic;
SIGNAL \z13|mem_initial~45_combout\ : std_logic;
SIGNAL \z17|Mux2~6_combout\ : std_logic;
SIGNAL \z17|Mux1~6_combout\ : std_logic;
SIGNAL \z17|Mux0~0_combout\ : std_logic;
SIGNAL \z13|mem_initial~42_combout\ : std_logic;
SIGNAL \z17|Mux3~23_combout\ : std_logic;
SIGNAL \z17|Mux3~24_combout\ : std_logic;
SIGNAL \z16|Mux29~5_combout\ : std_logic;
SIGNAL \z16|Mux29~18_combout\ : std_logic;
SIGNAL \z17|aluoper[3]~5_combout\ : std_logic;
SIGNAL \z16|Mux29~4_combout\ : std_logic;
SIGNAL \z16|Mux28~2_combout\ : std_logic;
SIGNAL \z17|aluoper[0]~6_combout\ : std_logic;
SIGNAL \z13|mem_initial~73_combout\ : std_logic;
SIGNAL \z13|mem_initial~74\ : std_logic;
SIGNAL \z13|mem_initial~62_combout\ : std_logic;
SIGNAL \z8|rd2[0]~32\ : std_logic;
SIGNAL \z13|mem_initial~60_combout\ : std_logic;
SIGNAL \z13|mem_initial~61\ : std_logic;
SIGNAL \z13|mem_initial~58_combout\ : std_logic;
SIGNAL \z13|mem_initial~56_combout\ : std_logic;
SIGNAL \z8|Equal1~0_combout\ : std_logic;
SIGNAL \z13|mem_initial~54_combout\ : std_logic;
SIGNAL \z13|mem_initial~55\ : std_logic;
SIGNAL \z8|Equal1~1_combout\ : std_logic;
SIGNAL \z13|mem_initial~46_combout\ : std_logic;
SIGNAL \z3|y[1]~7_combout\ : std_logic;
SIGNAL \z13|mem_initial~48_combout\ : std_logic;
SIGNAL \z3|y[2]~8_combout\ : std_logic;
SIGNAL \z3|y[0]~6_combout\ : std_logic;
SIGNAL \z13|mem_initial~50_combout\ : std_logic;
SIGNAL \z3|y[3]~9_combout\ : std_logic;
SIGNAL \z8|mem~2328_combout\ : std_logic;
SIGNAL \z13|mem_initial~76\ : std_logic;
SIGNAL \z15|Mux1~8_combout\ : std_logic;
SIGNAL \z13|mem_initial~52_combout\ : std_logic;
SIGNAL \z3|y[4]~5_combout\ : std_logic;
SIGNAL \z8|mem~2329_combout\ : std_logic;
SIGNAL \z8|mem~328_regout\ : std_logic;
SIGNAL \z8|mem~1133_combout\ : std_logic;
SIGNAL \z8|mem~2390_combout\ : std_logic;
SIGNAL \z8|mem~296_regout\ : std_logic;
SIGNAL \z13|mem_initial~57_combout\ : std_logic;
SIGNAL \z8|mem~1121_combout\ : std_logic;
SIGNAL \z8|mem~2389_combout\ : std_logic;
SIGNAL \z8|mem~392_regout\ : std_logic;
SIGNAL \z8|mem~1272_combout\ : std_logic;
SIGNAL \z8|mem~1273_combout\ : std_logic;
SIGNAL \z8|mem~2344_combout\ : std_logic;
SIGNAL \z8|mem~2345_combout\ : std_logic;
SIGNAL \z8|mem~424_regout\ : std_logic;
SIGNAL \z13|mem_initial~66\ : std_logic;
SIGNAL \z8|mem~2346_combout\ : std_logic;
SIGNAL \z8|mem~2347_combout\ : std_logic;
SIGNAL \z8|mem~1217\ : std_logic;
SIGNAL \z8|mem~2348_combout\ : std_logic;
SIGNAL \z8|mem~2349_combout\ : std_logic;
SIGNAL \z8|mem~488_regout\ : std_logic;
SIGNAL \z8|mem~1279\ : std_logic;
SIGNAL \z8|mem~1142_combout\ : std_logic;
SIGNAL \z8|mem~2391_combout\ : std_logic;
SIGNAL \z8|mem~520_regout\ : std_logic;
SIGNAL \z8|mem~456_regout\ : std_logic;
SIGNAL \z8|mem~1280\ : std_logic;
SIGNAL \z13|mem_initial~59\ : std_logic;
SIGNAL \z8|mem~2332_combout\ : std_logic;
SIGNAL \z8|mem~2333_combout\ : std_logic;
SIGNAL \z8|mem~168_regout\ : std_logic;
SIGNAL \z8|mem~2336_combout\ : std_logic;
SIGNAL \z8|mem~2337_combout\ : std_logic;
SIGNAL \z8|mem~1212\ : std_logic;
SIGNAL \z8|mem~2338_combout\ : std_logic;
SIGNAL \z8|mem~2339_combout\ : std_logic;
SIGNAL \z8|mem~232_regout\ : std_logic;
SIGNAL \z8|mem~1274\ : std_logic;
SIGNAL \z8|mem~2334_combout\ : std_logic;
SIGNAL \z8|mem~2335_combout\ : std_logic;
SIGNAL \z8|mem~264_regout\ : std_logic;
SIGNAL \z8|mem~200_regout\ : std_logic;
SIGNAL \z8|mem~1275\ : std_logic;
SIGNAL \z8|mem~2394_combout\ : std_logic;
SIGNAL \z8|mem~2395_combout\ : std_logic;
SIGNAL \z8|mem~40_regout\ : std_logic;
SIGNAL \z8|mem~2340_combout\ : std_logic;
SIGNAL \z8|mem~2341_combout\ : std_logic;
SIGNAL \z8|mem~72_regout\ : std_logic;
SIGNAL \z8|mem~2342_combout\ : std_logic;
SIGNAL \z8|mem~2343_combout\ : std_logic;
SIGNAL \z8|mem~104_regout\ : std_logic;
SIGNAL \z8|mem~1276_combout\ : std_logic;
SIGNAL \z8|mem~1277_combout\ : std_logic;
SIGNAL \z8|mem~1278_combout\ : std_logic;
SIGNAL \z8|mem~1281_combout\ : std_logic;
SIGNAL \z8|mem~1154_combout\ : std_logic;
SIGNAL \z8|mem~2392_combout\ : std_logic;
SIGNAL \z8|mem~648_regout\ : std_logic;
SIGNAL \z8|mem~2350_combout\ : std_logic;
SIGNAL \z8|mem~2454\ : std_logic;
SIGNAL \z13|mem_initial~68\ : std_logic;
SIGNAL \z8|mem~2359_combout\ : std_logic;
SIGNAL \z8|mem~616_regout\ : std_logic;
SIGNAL \z8|mem~2330_combout\ : std_logic;
SIGNAL \z8|mem~2357_combout\ : std_logic;
SIGNAL \z8|mem~872_regout\ : std_logic;
SIGNAL \z8|mem~1266_combout\ : std_logic;
SIGNAL \z8|mem~2358_combout\ : std_logic;
SIGNAL \z8|mem~744_regout\ : std_logic;
SIGNAL \z8|mem~1225_combout\ : std_logic;
SIGNAL \z8|mem~2360_combout\ : std_logic;
SIGNAL \z8|mem~1000_regout\ : std_logic;
SIGNAL \z8|mem~1267\ : std_logic;
SIGNAL \z8|mem~1268_combout\ : std_logic;
SIGNAL \z8|mem~1167_combout\ : std_logic;
SIGNAL \z8|mem~2393_combout\ : std_logic;
SIGNAL \z8|mem~552_regout\ : std_logic;
SIGNAL \z8|mem~1264_combout\ : std_logic;
SIGNAL \z8|mem~2351_combout\ : std_logic;
SIGNAL \z8|mem~680_regout\ : std_logic;
SIGNAL \z8|mem~1220_combout\ : std_logic;
SIGNAL \z8|mem~2352_combout\ : std_logic;
SIGNAL \z8|mem~936_regout\ : std_logic;
SIGNAL \z8|mem~1265\ : std_logic;
SIGNAL \z8|mem~2354_combout\ : std_logic;
SIGNAL \z8|mem~840_regout\ : std_logic;
SIGNAL \z8|mem~2355_combout\ : std_logic;
SIGNAL \z8|mem~584_regout\ : std_logic;
SIGNAL \z8|mem~2353_combout\ : std_logic;
SIGNAL \z8|mem~1269\ : std_logic;
SIGNAL \z8|mem~2356_combout\ : std_logic;
SIGNAL \z8|mem~1270\ : std_logic;
SIGNAL \z8|mem~1271_combout\ : std_logic;
SIGNAL \z17|Mux4~0_combout\ : std_logic;
SIGNAL \z15|Mux0~0_combout\ : std_logic;
SIGNAL \z13|mem_initial~43\ : std_logic;
SIGNAL \z18|write_op~9_combout\ : std_logic;
SIGNAL \z18|sram~1742_combout\ : std_logic;
SIGNAL \z18|sram~1743_combout\ : std_logic;
SIGNAL \z18|sram~935_regout\ : std_logic;
SIGNAL \z8|mem~199_regout\ : std_logic;
SIGNAL \z8|mem~263_regout\ : std_logic;
SIGNAL \z8|mem~167_regout\ : std_logic;
SIGNAL \z8|mem~1192_combout\ : std_logic;
SIGNAL \z8|mem~231_regout\ : std_logic;
SIGNAL \z8|mem~1254\ : std_logic;
SIGNAL \z8|mem~1255_combout\ : std_logic;
SIGNAL \z8|mem~327_regout\ : std_logic;
SIGNAL \z8|mem~295_regout\ : std_logic;
SIGNAL \z8|mem~2331_combout\ : std_logic;
SIGNAL \z8|mem~1256\ : std_logic;
SIGNAL \z8|mem~1257\ : std_logic;
SIGNAL \z8|mem~39_regout\ : std_logic;
SIGNAL \z8|mem~1258\ : std_logic;
SIGNAL \z8|mem~71_regout\ : std_logic;
SIGNAL \z8|mem~1259_combout\ : std_logic;
SIGNAL \z8|mem~1260_combout\ : std_logic;
SIGNAL \z8|mem~423_regout\ : std_logic;
SIGNAL \z8|mem~455_regout\ : std_logic;
SIGNAL \z8|mem~519_regout\ : std_logic;
SIGNAL \z8|mem~1199_combout\ : std_logic;
SIGNAL \z8|mem~487_regout\ : std_logic;
SIGNAL \z8|mem~1261\ : std_logic;
SIGNAL \z8|mem~1262_combout\ : std_logic;
SIGNAL \z8|mem~1263_combout\ : std_logic;
SIGNAL \z18|sram~1740_combout\ : std_logic;
SIGNAL \z18|sram~1741_combout\ : std_logic;
SIGNAL \z18|sram~551_regout\ : std_logic;
SIGNAL \z18|sram~1736_combout\ : std_logic;
SIGNAL \z18|sram~1737_combout\ : std_logic;
SIGNAL \z18|sram~1086\ : std_logic;
SIGNAL \z18|sram~1738_combout\ : std_logic;
SIGNAL \z18|sram~1739_combout\ : std_logic;
SIGNAL \z18|sram~1087\ : std_logic;
SIGNAL \z18|sram~999_regout\ : std_logic;
SIGNAL \z18|sram~1724_combout\ : std_logic;
SIGNAL \z18|sram~1725_combout\ : std_logic;
SIGNAL \z18|sram~615_regout\ : std_logic;
SIGNAL \z18|sram~1720_combout\ : std_logic;
SIGNAL \z18|sram~1721_combout\ : std_logic;
SIGNAL \z18|sram~743_regout\ : std_logic;
SIGNAL \z18|sram~1084_combout\ : std_logic;
SIGNAL \z18|sram~1722_combout\ : std_logic;
SIGNAL \z18|sram~1723_combout\ : std_logic;
SIGNAL \z18|sram~871_regout\ : std_logic;
SIGNAL \z18|sram~1085_combout\ : std_logic;
SIGNAL \z18|sram~1088_combout\ : std_logic;
SIGNAL \z18|sram~1734_combout\ : std_logic;
SIGNAL \z18|sram~1735_combout\ : std_logic;
SIGNAL \z18|sram~967_regout\ : std_logic;
SIGNAL \z18|sram~1730_combout\ : std_logic;
SIGNAL \z18|sram~1731_combout\ : std_logic;
SIGNAL \z18|sram~711_regout\ : std_logic;
SIGNAL \z18|sram~1728_combout\ : std_logic;
SIGNAL \z18|sram~1729_combout\ : std_logic;
SIGNAL \z18|sram~839_regout\ : std_logic;
SIGNAL \z18|sram~1732_combout\ : std_logic;
SIGNAL \z18|sram~1733_combout\ : std_logic;
SIGNAL \z18|sram~583_regout\ : std_logic;
SIGNAL \z18|sram~1082_combout\ : std_logic;
SIGNAL \z18|sram~1083_combout\ : std_logic;
SIGNAL \z18|sram~1750_combout\ : std_logic;
SIGNAL \z18|sram~1751_combout\ : std_logic;
SIGNAL \z18|sram~1031_regout\ : std_logic;
SIGNAL \z18|sram~1748_combout\ : std_logic;
SIGNAL \z18|sram~1749_combout\ : std_logic;
SIGNAL \z18|sram~647_regout\ : std_logic;
SIGNAL \z18|sram~1744_combout\ : std_logic;
SIGNAL \z18|sram~1745_combout\ : std_logic;
SIGNAL \z18|sram~1089\ : std_logic;
SIGNAL \z18|sram~1746_combout\ : std_logic;
SIGNAL \z18|sram~1747_combout\ : std_logic;
SIGNAL \z18|sram~1090\ : std_logic;
SIGNAL \z18|sram~1091_combout\ : std_logic;
SIGNAL \z18|sram~1757_combout\ : std_logic;
SIGNAL \z18|sram~231_regout\ : std_logic;
SIGNAL \z18|sram~1756_combout\ : std_logic;
SIGNAL \z18|sram~199_regout\ : std_logic;
SIGNAL \z18|sram~1758_combout\ : std_logic;
SIGNAL \z18|sram~1092\ : std_logic;
SIGNAL \z18|sram~1759_combout\ : std_logic;
SIGNAL \z18|sram~1093\ : std_logic;
SIGNAL \z18|sram~1726_combout\ : std_logic;
SIGNAL \z18|sram~1765_combout\ : std_logic;
SIGNAL \z18|sram~487_regout\ : std_logic;
SIGNAL \z18|sram~1764_combout\ : std_logic;
SIGNAL \z18|sram~455_regout\ : std_logic;
SIGNAL \z18|sram~1766_combout\ : std_logic;
SIGNAL \z18|sram~1099\ : std_logic;
SIGNAL \z18|sram~1767_combout\ : std_logic;
SIGNAL \z18|sram~1100\ : std_logic;
SIGNAL \z18|sram~1753_combout\ : std_logic;
SIGNAL \z18|sram~327_regout\ : std_logic;
SIGNAL \z18|sram~1752_combout\ : std_logic;
SIGNAL \z18|sram~359_regout\ : std_logic;
SIGNAL \z18|sram~1754_combout\ : std_logic;
SIGNAL \z18|sram~1094\ : std_logic;
SIGNAL \z18|sram~1755_combout\ : std_logic;
SIGNAL \z18|sram~1095\ : std_logic;
SIGNAL \z18|sram~1761_combout\ : std_logic;
SIGNAL \z18|sram~71_regout\ : std_logic;
SIGNAL \z18|sram~1760_combout\ : std_logic;
SIGNAL \z18|sram~103_regout\ : std_logic;
SIGNAL \z18|sram~1762_combout\ : std_logic;
SIGNAL \z18|sram~1096\ : std_logic;
SIGNAL \z18|sram~1763_combout\ : std_logic;
SIGNAL \z18|sram~1097\ : std_logic;
SIGNAL \z18|sram~1098_combout\ : std_logic;
SIGNAL \z18|sram~1101_combout\ : std_logic;
SIGNAL \z5|y1[1]~66_combout\ : std_logic;
SIGNAL \z5|y1[1]~67\ : std_logic;
SIGNAL \z8|mem~711_regout\ : std_logic;
SIGNAL \z8|mem~967_regout\ : std_logic;
SIGNAL \z8|mem~583_regout\ : std_logic;
SIGNAL \z8|mem~839_regout\ : std_logic;
SIGNAL \z8|mem~1251_combout\ : std_logic;
SIGNAL \z8|mem~1252_combout\ : std_logic;
SIGNAL \z8|mem~647_regout\ : std_logic;
SIGNAL \z8|mem~775_regout\ : std_logic;
SIGNAL \z8|mem~2455\ : std_logic;
SIGNAL \z8|mem~679_regout\ : std_logic;
SIGNAL \z8|mem~551_regout\ : std_logic;
SIGNAL \z8|mem~1246_combout\ : std_logic;
SIGNAL \z8|mem~935_regout\ : std_logic;
SIGNAL \z8|mem~1247_combout\ : std_logic;
SIGNAL \z8|mem~743_regout\ : std_logic;
SIGNAL \z8|mem~1207\ : std_logic;
SIGNAL \z8|mem~999_regout\ : std_logic;
SIGNAL \z8|mem~871_regout\ : std_logic;
SIGNAL \z8|mem~615_regout\ : std_logic;
SIGNAL \z8|mem~1248\ : std_logic;
SIGNAL \z8|mem~1249\ : std_logic;
SIGNAL \z8|mem~1250_combout\ : std_logic;
SIGNAL \z8|mem~1253_combout\ : std_logic;
SIGNAL \z8|rd2[1]~34\ : std_logic;
SIGNAL \z4|y1[1]~41_combout\ : std_logic;
SIGNAL \z5|y1[29]~63_combout\ : std_logic;
SIGNAL \z8|mem~1208\ : std_logic;
SIGNAL \z8|mem~1204_combout\ : std_logic;
SIGNAL \z8|mem~1205_combout\ : std_logic;
SIGNAL \z8|mem~2458\ : std_logic;
SIGNAL \z8|mem~1206_combout\ : std_logic;
SIGNAL \z8|mem~1202_combout\ : std_logic;
SIGNAL \z8|mem~1203_combout\ : std_logic;
SIGNAL \z8|mem~1209_combout\ : std_logic;
SIGNAL \z8|mem~1200\ : std_logic;
SIGNAL \z8|mem~1193\ : std_logic;
SIGNAL \z8|mem~103_regout\ : std_logic;
SIGNAL \z8|mem~1196_combout\ : std_logic;
SIGNAL \z8|mem~1197_combout\ : std_logic;
SIGNAL \z8|mem~359_regout\ : std_logic;
SIGNAL \z8|mem~391_regout\ : std_logic;
SIGNAL \z8|mem~1194_combout\ : std_logic;
SIGNAL \z8|mem~1195_combout\ : std_logic;
SIGNAL \z8|mem~1198_combout\ : std_logic;
SIGNAL \z8|mem~1201_combout\ : std_logic;
SIGNAL \z8|rd1[1]~34_combout\ : std_logic;
SIGNAL \z16|Add0~163_combout\ : std_logic;
SIGNAL \z16|Add0~166_cout\ : std_logic;
SIGNAL \z16|Add0~164_combout\ : std_logic;
SIGNAL \z8|mem~486_regout\ : std_logic;
SIGNAL \z8|mem~422_regout\ : std_logic;
SIGNAL \z8|mem~454_regout\ : std_logic;
SIGNAL \z8|mem~1243_combout\ : std_logic;
SIGNAL \z8|mem~518_regout\ : std_logic;
SIGNAL \z8|mem~1181\ : std_logic;
SIGNAL \z8|mem~1182_combout\ : std_logic;
SIGNAL \z8|mem~358_regout\ : std_logic;
SIGNAL \z8|mem~390_regout\ : std_logic;
SIGNAL \z8|mem~294_regout\ : std_logic;
SIGNAL \z8|mem~1236\ : std_logic;
SIGNAL \z8|mem~326_regout\ : std_logic;
SIGNAL \z8|mem~1174_combout\ : std_logic;
SIGNAL \z8|mem~1175_combout\ : std_logic;
SIGNAL \z8|mem~166_regout\ : std_logic;
SIGNAL \z8|mem~230_regout\ : std_logic;
SIGNAL \z8|mem~198_regout\ : std_logic;
SIGNAL \z8|mem~1238_combout\ : std_logic;
SIGNAL \z8|mem~262_regout\ : std_logic;
SIGNAL \z8|mem~1176\ : std_logic;
SIGNAL \z8|mem~1177_combout\ : std_logic;
SIGNAL \z8|mem~102_regout\ : std_logic;
SIGNAL \z8|mem~38_regout\ : std_logic;
SIGNAL \z8|mem~1240_combout\ : std_logic;
SIGNAL \z8|mem~70_regout\ : std_logic;
SIGNAL \z8|mem~1178_combout\ : std_logic;
SIGNAL \z8|mem~1179_combout\ : std_logic;
SIGNAL \z8|mem~1180_combout\ : std_logic;
SIGNAL \z8|mem~1183_combout\ : std_logic;
SIGNAL \z8|mem~998_regout\ : std_logic;
SIGNAL \z8|mem~742_regout\ : std_logic;
SIGNAL \z8|mem~614_regout\ : std_logic;
SIGNAL \z8|mem~1189_combout\ : std_logic;
SIGNAL \z8|mem~870_regout\ : std_logic;
SIGNAL \z8|mem~1190_combout\ : std_logic;
SIGNAL \z8|mem~774_regout\ : std_logic;
SIGNAL \z8|mem~646_regout\ : std_logic;
SIGNAL \z8|mem~2459\ : std_logic;
SIGNAL \z8|mem~934_regout\ : std_logic;
SIGNAL \z8|mem~678_regout\ : std_logic;
SIGNAL \z8|mem~550_regout\ : std_logic;
SIGNAL \z8|mem~1184_combout\ : std_logic;
SIGNAL \z8|mem~1185_combout\ : std_logic;
SIGNAL \z8|mem~1186\ : std_logic;
SIGNAL \z8|mem~1187\ : std_logic;
SIGNAL \z8|mem~1188_combout\ : std_logic;
SIGNAL \z8|mem~1191_combout\ : std_logic;
SIGNAL \z8|rd1[0]~35_combout\ : std_logic;
SIGNAL \z16|Add0~104\ : std_logic;
SIGNAL \z16|Add0~104COUT1_227\ : std_logic;
SIGNAL \z16|Add0~101_combout\ : std_logic;
SIGNAL \z16|Mux30~13_combout\ : std_logic;
SIGNAL \z16|Mux30~14_combout\ : std_logic;
SIGNAL \z16|Mux31~1_combout\ : std_logic;
SIGNAL \z8|mem~626_regout\ : std_logic;
SIGNAL \z8|mem~882_regout\ : std_logic;
SIGNAL \z8|mem~1010_regout\ : std_logic;
SIGNAL \z8|mem~1482\ : std_logic;
SIGNAL \z8|mem~754_regout\ : std_logic;
SIGNAL \z8|mem~2324\ : std_logic;
SIGNAL \z8|mem~2325\ : std_logic;
SIGNAL \z8|mem~786_regout\ : std_logic;
SIGNAL \z8|mem~658_regout\ : std_logic;
SIGNAL \z8|mem~2396\ : std_logic;
SIGNAL \z8|mem~2321\ : std_logic;
SIGNAL \z8|mem~722_regout\ : std_logic;
SIGNAL \z8|mem~594_regout\ : std_logic;
SIGNAL \z8|mem~850_regout\ : std_logic;
SIGNAL \z8|mem~1485\ : std_logic;
SIGNAL \z8|mem~978_regout\ : std_logic;
SIGNAL \z8|mem~2322\ : std_logic;
SIGNAL \z8|mem~562_regout\ : std_logic;
SIGNAL \z8|mem~2319\ : std_logic;
SIGNAL \z8|mem~2320\ : std_logic;
SIGNAL \z8|mem~2323_combout\ : std_logic;
SIGNAL \z8|mem~2326_combout\ : std_logic;
SIGNAL \z8|mem~530_regout\ : std_logic;
SIGNAL \z8|mem~1495\ : std_logic;
SIGNAL \z8|mem~466_regout\ : std_logic;
SIGNAL \z8|mem~2316\ : std_logic;
SIGNAL \z8|mem~498_regout\ : std_logic;
SIGNAL \z8|mem~434_regout\ : std_logic;
SIGNAL \z8|mem~2317\ : std_logic;
SIGNAL \z8|mem~306_regout\ : std_logic;
SIGNAL \z8|mem~1488\ : std_logic;
SIGNAL \z8|mem~338_regout\ : std_logic;
SIGNAL \z8|mem~2309\ : std_logic;
SIGNAL \z8|mem~370_regout\ : std_logic;
SIGNAL \z8|mem~402_regout\ : std_logic;
SIGNAL \z8|mem~2310\ : std_logic;
SIGNAL \z8|mem~274_regout\ : std_logic;
SIGNAL \z8|mem~1490\ : std_logic;
SIGNAL \z8|mem~210_regout\ : std_logic;
SIGNAL \z8|mem~2311\ : std_logic;
SIGNAL \z8|mem~242_regout\ : std_logic;
SIGNAL \z8|mem~178_regout\ : std_logic;
SIGNAL \z8|mem~2312\ : std_logic;
SIGNAL \z8|mem~114_regout\ : std_logic;
SIGNAL \z8|mem~50_regout\ : std_logic;
SIGNAL \z8|mem~1492\ : std_logic;
SIGNAL \z8|mem~82_regout\ : std_logic;
SIGNAL \z8|mem~2313\ : std_logic;
SIGNAL \z8|mem~2314_combout\ : std_logic;
SIGNAL \z8|mem~2315_combout\ : std_logic;
SIGNAL \z8|mem~2318_combout\ : std_logic;
SIGNAL \z8|rd1[12]~41_combout\ : std_logic;
SIGNAL \z16|result~76_combout\ : std_logic;
SIGNAL \z5|y1[10]~283_combout\ : std_logic;
SIGNAL \z5|y1[10]~114_combout\ : std_logic;
SIGNAL \z5|y1[10]~285_combout\ : std_logic;
SIGNAL \z5|y1[10]~115_combout\ : std_logic;
SIGNAL \z5|y1[10]~116_combout\ : std_logic;
SIGNAL \z16|result~44_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \z8|mem~2361_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \z8|mem~776_regout\ : std_logic;
SIGNAL \z8|mem~2457_combout\ : std_logic;
SIGNAL \z8|mem~1226\ : std_logic;
SIGNAL \z8|mem~712_regout\ : std_logic;
SIGNAL \z8|mem~968_regout\ : std_logic;
SIGNAL \z8|mem~1222_combout\ : std_logic;
SIGNAL \z8|mem~1223_combout\ : std_logic;
SIGNAL \z8|mem~1221\ : std_logic;
SIGNAL \z8|mem~1224_combout\ : std_logic;
SIGNAL \z8|mem~1227_combout\ : std_logic;
SIGNAL \z8|mem~2363_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \z8|mem~649_regout\ : std_logic;
SIGNAL \z8|mem~777_regout\ : std_logic;
SIGNAL \z8|mem~2404_combout\ : std_logic;
SIGNAL \z8|mem~713_regout\ : std_logic;
SIGNAL \z8|mem~585_regout\ : std_logic;
SIGNAL \z8|mem~1287\ : std_logic;
SIGNAL \z8|mem~969_regout\ : std_logic;
SIGNAL \z8|mem~2177_combout\ : std_logic;
SIGNAL \z8|mem~841_regout\ : std_logic;
SIGNAL \z8|mem~2178_combout\ : std_logic;
SIGNAL \z8|mem~2179_combout\ : std_logic;
SIGNAL \z8|mem~745_regout\ : std_logic;
SIGNAL \z8|mem~617_regout\ : std_logic;
SIGNAL \z8|mem~1001_regout\ : std_logic;
SIGNAL \z8|mem~1284_combout\ : std_logic;
SIGNAL \z8|mem~873_regout\ : std_logic;
SIGNAL \z8|mem~2180_combout\ : std_logic;
SIGNAL \z8|mem~2181\ : std_logic;
SIGNAL \z8|mem~681_regout\ : std_logic;
SIGNAL \z8|mem~553_regout\ : std_logic;
SIGNAL \z8|mem~1282_combout\ : std_logic;
SIGNAL \z8|mem~937_regout\ : std_logic;
SIGNAL \z8|mem~2175_combout\ : std_logic;
SIGNAL \z8|mem~2176_combout\ : std_logic;
SIGNAL \z8|mem~2182_combout\ : std_logic;
SIGNAL \z8|mem~457_regout\ : std_logic;
SIGNAL \z8|mem~1297\ : std_logic;
SIGNAL \z8|mem~425_regout\ : std_logic;
SIGNAL \z8|mem~2172\ : std_logic;
SIGNAL \z8|mem~489_regout\ : std_logic;
SIGNAL \z8|mem~521_regout\ : std_logic;
SIGNAL \z8|mem~2173\ : std_logic;
SIGNAL \z8|mem~105_regout\ : std_logic;
SIGNAL \z8|mem~41_regout\ : std_logic;
SIGNAL \z8|mem~73_regout\ : std_logic;
SIGNAL \z8|mem~2169_combout\ : std_logic;
SIGNAL \z8|mem~2170_combout\ : std_logic;
SIGNAL \z8|mem~329_regout\ : std_logic;
SIGNAL \z8|mem~1292\ : std_logic;
SIGNAL \z8|mem~393_regout\ : std_logic;
SIGNAL \z8|mem~2167\ : std_logic;
SIGNAL \z8|mem~361_regout\ : std_logic;
SIGNAL \z8|mem~297_regout\ : std_logic;
SIGNAL \z8|mem~2168\ : std_logic;
SIGNAL \z8|mem~2171_combout\ : std_logic;
SIGNAL \z8|mem~233_regout\ : std_logic;
SIGNAL \z8|mem~265_regout\ : std_logic;
SIGNAL \z8|mem~169_regout\ : std_logic;
SIGNAL \z8|mem~2165_combout\ : std_logic;
SIGNAL \z8|mem~2166_combout\ : std_logic;
SIGNAL \z8|mem~2174_combout\ : std_logic;
SIGNAL \z8|mem~2383_combout\ : std_logic;
SIGNAL \z8|mem~2362_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \z8|mem~2090\ : std_logic;
SIGNAL \z8|mem~874_regout\ : std_logic;
SIGNAL \z8|mem~618_regout\ : std_logic;
SIGNAL \z8|mem~746_regout\ : std_logic;
SIGNAL \z8|mem~1302\ : std_logic;
SIGNAL \z8|mem~1002_regout\ : std_logic;
SIGNAL \z8|mem~2091\ : std_logic;
SIGNAL \z8|mem~650_regout\ : std_logic;
SIGNAL \z8|mem~778_regout\ : std_logic;
SIGNAL \z8|mem~2409\ : std_logic;
SIGNAL \z8|mem~554_regout\ : std_logic;
SIGNAL \z8|mem~2085\ : std_logic;
SIGNAL \z8|mem~2086\ : std_logic;
SIGNAL \z8|mem~2087\ : std_logic;
SIGNAL \z8|mem~714_regout\ : std_logic;
SIGNAL \z8|mem~586_regout\ : std_logic;
SIGNAL \z8|mem~842_regout\ : std_logic;
SIGNAL \z8|mem~1305\ : std_logic;
SIGNAL \z8|mem~970_regout\ : std_logic;
SIGNAL \z8|mem~2088\ : std_logic;
SIGNAL \z8|mem~2089_combout\ : std_logic;
SIGNAL \z8|mem~2092_combout\ : std_logic;
SIGNAL \z8|mem~2378_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \z8|mem~654_regout\ : std_logic;
SIGNAL \z8|mem~782_regout\ : std_logic;
SIGNAL \z8|mem~2406\ : std_logic;
SIGNAL \z8|mem~2144\ : std_logic;
SIGNAL \z8|mem~878_regout\ : std_logic;
SIGNAL \z8|mem~622_regout\ : std_logic;
SIGNAL \z8|mem~750_regout\ : std_logic;
SIGNAL \z8|mem~1798\ : std_logic;
SIGNAL \z8|mem~1006_regout\ : std_logic;
SIGNAL \z8|mem~2145\ : std_logic;
SIGNAL \z8|mem~2141\ : std_logic;
SIGNAL \z8|mem~718_regout\ : std_logic;
SIGNAL \z8|mem~590_regout\ : std_logic;
SIGNAL \z8|mem~846_regout\ : std_logic;
SIGNAL \z8|mem~1801\ : std_logic;
SIGNAL \z8|mem~974_regout\ : std_logic;
SIGNAL \z8|mem~2142\ : std_logic;
SIGNAL \z8|mem~558_regout\ : std_logic;
SIGNAL \z8|mem~2139\ : std_logic;
SIGNAL \z8|mem~2140\ : std_logic;
SIGNAL \z8|mem~2143_combout\ : std_logic;
SIGNAL \z8|mem~2146_combout\ : std_logic;
SIGNAL \z8|rd1[8]~40_combout\ : std_logic;
SIGNAL \z4|y1[4]~72_combout\ : std_logic;
SIGNAL \z8|mem~494_regout\ : std_logic;
SIGNAL \z8|mem~2136\ : std_logic;
SIGNAL \z8|mem~430_regout\ : std_logic;
SIGNAL \z8|mem~1793\ : std_logic;
SIGNAL \z8|mem~462_regout\ : std_logic;
SIGNAL \z8|mem~526_regout\ : std_logic;
SIGNAL \z8|mem~1794\ : std_logic;
SIGNAL \z8|mem~1786\ : std_logic;
SIGNAL \z8|mem~334_regout\ : std_logic;
SIGNAL \z8|mem~302_regout\ : std_logic;
SIGNAL \z8|mem~1787\ : std_logic;
SIGNAL \z8|mem~2133\ : std_logic;
SIGNAL \z8|mem~110_regout\ : std_logic;
SIGNAL \z8|mem~1790_combout\ : std_logic;
SIGNAL \z8|mem~78_regout\ : std_logic;
SIGNAL \z8|mem~46_regout\ : std_logic;
SIGNAL \z8|mem~1791\ : std_logic;
SIGNAL \z8|mem~238_regout\ : std_logic;
SIGNAL \z8|mem~2131\ : std_logic;
SIGNAL \z8|mem~174_regout\ : std_logic;
SIGNAL \z8|mem~1788\ : std_logic;
SIGNAL \z8|mem~206_regout\ : std_logic;
SIGNAL \z8|mem~270_regout\ : std_logic;
SIGNAL \z8|mem~1789\ : std_logic;
SIGNAL \z8|mem~1792_combout\ : std_logic;
SIGNAL \z8|mem~1795_combout\ : std_logic;
SIGNAL \z8|mem~942_regout\ : std_logic;
SIGNAL \z8|mem~686_regout\ : std_logic;
SIGNAL \z8|mem~1796\ : std_logic;
SIGNAL \z8|mem~1797_combout\ : std_logic;
SIGNAL \z8|mem~1799\ : std_logic;
SIGNAL \z8|mem~2425\ : std_logic;
SIGNAL \z8|mem~1800_combout\ : std_logic;
SIGNAL \z8|mem~1802\ : std_logic;
SIGNAL \z8|mem~1803_combout\ : std_logic;
SIGNAL \z4|y1[8]~71_combout\ : std_logic;
SIGNAL \z16|result~40_combout\ : std_logic;
SIGNAL \z8|mem~938_regout\ : std_logic;
SIGNAL \z8|mem~682_regout\ : std_logic;
SIGNAL \z8|mem~1300\ : std_logic;
SIGNAL \z8|mem~1301_combout\ : std_logic;
SIGNAL \z8|mem~1306\ : std_logic;
SIGNAL \z8|mem~2452\ : std_logic;
SIGNAL \z8|mem~1303\ : std_logic;
SIGNAL \z8|mem~1304_combout\ : std_logic;
SIGNAL \z8|mem~1307_combout\ : std_logic;
SIGNAL \z8|mem~490_regout\ : std_logic;
SIGNAL \z8|mem~2082\ : std_logic;
SIGNAL \z8|mem~426_regout\ : std_logic;
SIGNAL \z8|mem~1315\ : std_logic;
SIGNAL \z8|mem~458_regout\ : std_logic;
SIGNAL \z8|mem~522_regout\ : std_logic;
SIGNAL \z8|mem~1316\ : std_logic;
SIGNAL \z8|mem~1308\ : std_logic;
SIGNAL \z8|mem~330_regout\ : std_logic;
SIGNAL \z8|mem~298_regout\ : std_logic;
SIGNAL \z8|mem~1309\ : std_logic;
SIGNAL \z8|mem~234_regout\ : std_logic;
SIGNAL \z8|mem~2077\ : std_logic;
SIGNAL \z8|mem~170_regout\ : std_logic;
SIGNAL \z8|mem~1310\ : std_logic;
SIGNAL \z8|mem~202_regout\ : std_logic;
SIGNAL \z8|mem~266_regout\ : std_logic;
SIGNAL \z8|mem~1311\ : std_logic;
SIGNAL \z8|mem~2079\ : std_logic;
SIGNAL \z8|mem~106_regout\ : std_logic;
SIGNAL \z8|mem~1312_combout\ : std_logic;
SIGNAL \z8|mem~74_regout\ : std_logic;
SIGNAL \z8|mem~42_regout\ : std_logic;
SIGNAL \z8|mem~1313\ : std_logic;
SIGNAL \z8|mem~1314_combout\ : std_logic;
SIGNAL \z8|mem~1317_combout\ : std_logic;
SIGNAL \z4|y1[4]~44_combout\ : std_logic;
SIGNAL \z5|y1[10]~107_combout\ : std_logic;
SIGNAL \z8|mem~791_regout\ : std_logic;
SIGNAL \z8|mem~663_regout\ : std_logic;
SIGNAL \z8|mem~2430\ : std_logic;
SIGNAL \z8|mem~1701\ : std_logic;
SIGNAL \z8|mem~983_regout\ : std_logic;
SIGNAL \z8|mem~2195\ : std_logic;
SIGNAL \z8|mem~855_regout\ : std_logic;
SIGNAL \z8|mem~599_regout\ : std_logic;
SIGNAL \z8|mem~727_regout\ : std_logic;
SIGNAL \z8|mem~1702\ : std_logic;
SIGNAL \z8|mem~631_regout\ : std_logic;
SIGNAL \z8|mem~887_regout\ : std_logic;
SIGNAL \z8|mem~759_regout\ : std_logic;
SIGNAL \z8|mem~2198\ : std_logic;
SIGNAL \z8|mem~1015_regout\ : std_logic;
SIGNAL \z8|mem~1698\ : std_logic;
SIGNAL \z8|mem~1699_combout\ : std_logic;
SIGNAL \z8|mem~567_regout\ : std_logic;
SIGNAL \z8|mem~695_regout\ : std_logic;
SIGNAL \z8|mem~2193\ : std_logic;
SIGNAL \z8|mem~951_regout\ : std_logic;
SIGNAL \z8|mem~1696\ : std_logic;
SIGNAL \z8|mem~1697_combout\ : std_logic;
SIGNAL \z8|mem~1700_combout\ : std_logic;
SIGNAL \z8|mem~1703_combout\ : std_logic;
SIGNAL \z8|mem~2183\ : std_logic;
SIGNAL \z8|mem~247_regout\ : std_logic;
SIGNAL \z8|mem~279_regout\ : std_logic;
SIGNAL \z8|mem~1704\ : std_logic;
SIGNAL \z8|mem~215_regout\ : std_logic;
SIGNAL \z8|mem~183_regout\ : std_logic;
SIGNAL \z8|mem~1705\ : std_logic;
SIGNAL \z8|mem~1711\ : std_logic;
SIGNAL \z8|mem~471_regout\ : std_logic;
SIGNAL \z8|mem~439_regout\ : std_logic;
SIGNAL \z8|mem~1712\ : std_logic;
SIGNAL \z8|mem~375_regout\ : std_logic;
SIGNAL \z8|mem~407_regout\ : std_logic;
SIGNAL \z8|mem~343_regout\ : std_logic;
SIGNAL \z8|mem~2185\ : std_logic;
SIGNAL \z8|mem~311_regout\ : std_logic;
SIGNAL \z8|mem~1706\ : std_logic;
SIGNAL \z8|mem~1707\ : std_logic;
SIGNAL \z8|mem~87_regout\ : std_logic;
SIGNAL \z8|mem~119_regout\ : std_logic;
SIGNAL \z8|mem~2187\ : std_logic;
SIGNAL \z8|mem~55_regout\ : std_logic;
SIGNAL \z8|mem~1708\ : std_logic;
SIGNAL \z8|mem~1709_combout\ : std_logic;
SIGNAL \z8|mem~1710_combout\ : std_logic;
SIGNAL \z8|mem~1713_combout\ : std_logic;
SIGNAL \z8|rd2[17]~58\ : std_logic;
SIGNAL \z13|mem_initial~53_combout\ : std_logic;
SIGNAL \z4|y1[17]~66_combout\ : std_logic;
SIGNAL \z16|result~81_combout\ : std_logic;
SIGNAL \z5|y1[5]~78_combout\ : std_logic;
SIGNAL \z5|y1[5]~77_combout\ : std_logic;
SIGNAL \z5|y1[22]~155_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \z8|mem~505_regout\ : std_logic;
SIGNAL \z8|mem~2009\ : std_logic;
SIGNAL \z8|mem~537_regout\ : std_logic;
SIGNAL \z8|mem~1693\ : std_logic;
SIGNAL \z8|mem~473_regout\ : std_logic;
SIGNAL \z8|mem~441_regout\ : std_logic;
SIGNAL \z8|mem~1694\ : std_logic;
SIGNAL \z8|mem~1686\ : std_logic;
SIGNAL \z8|mem~217_regout\ : std_logic;
SIGNAL \z8|mem~185_regout\ : std_logic;
SIGNAL \z8|mem~1687\ : std_logic;
SIGNAL \z8|mem~377_regout\ : std_logic;
SIGNAL \z8|mem~2004\ : std_logic;
SIGNAL \z8|mem~313_regout\ : std_logic;
SIGNAL \z8|mem~1688\ : std_logic;
SIGNAL \z8|mem~345_regout\ : std_logic;
SIGNAL \z8|mem~409_regout\ : std_logic;
SIGNAL \z8|mem~1689\ : std_logic;
SIGNAL \z8|mem~89_regout\ : std_logic;
SIGNAL \z8|mem~121_regout\ : std_logic;
SIGNAL \z8|mem~2006\ : std_logic;
SIGNAL \z8|mem~57_regout\ : std_logic;
SIGNAL \z8|mem~1690\ : std_logic;
SIGNAL \z8|mem~1691_combout\ : std_logic;
SIGNAL \z8|mem~1692_combout\ : std_logic;
SIGNAL \z8|mem~1695_combout\ : std_logic;
SIGNAL \z8|mem~793_regout\ : std_logic;
SIGNAL \z8|mem~665_regout\ : std_logic;
SIGNAL \z8|mem~2431\ : std_logic;
SIGNAL \z8|mem~1683\ : std_logic;
SIGNAL \z8|mem~985_regout\ : std_logic;
SIGNAL \z8|mem~2014\ : std_logic;
SIGNAL \z8|mem~857_regout\ : std_logic;
SIGNAL \z8|mem~601_regout\ : std_logic;
SIGNAL \z8|mem~729_regout\ : std_logic;
SIGNAL \z8|mem~1684\ : std_logic;
SIGNAL \z8|mem~569_regout\ : std_logic;
SIGNAL \z8|mem~697_regout\ : std_logic;
SIGNAL \z8|mem~2012\ : std_logic;
SIGNAL \z8|mem~953_regout\ : std_logic;
SIGNAL \z8|mem~1678\ : std_logic;
SIGNAL \z8|mem~1679_combout\ : std_logic;
SIGNAL \z8|mem~633_regout\ : std_logic;
SIGNAL \z8|mem~889_regout\ : std_logic;
SIGNAL \z8|mem~1680\ : std_logic;
SIGNAL \z8|mem~761_regout\ : std_logic;
SIGNAL \z8|mem~2017\ : std_logic;
SIGNAL \z8|mem~1017_regout\ : std_logic;
SIGNAL \z8|mem~1681_combout\ : std_logic;
SIGNAL \z8|mem~1682_combout\ : std_logic;
SIGNAL \z8|mem~1685_combout\ : std_logic;
SIGNAL \z8|rd2[19]~57\ : std_logic;
SIGNAL \z4|y1[19]~65_combout\ : std_logic;
SIGNAL \z16|result~83_combout\ : std_logic;
SIGNAL \z8|mem~2013\ : std_logic;
SIGNAL \z8|mem~2018\ : std_logic;
SIGNAL \z8|mem~2413\ : std_logic;
SIGNAL \z8|mem~2015\ : std_logic;
SIGNAL \z8|mem~2016_combout\ : std_logic;
SIGNAL \z8|mem~2019_combout\ : std_logic;
SIGNAL \z8|rd1[19]~59_combout\ : std_logic;
SIGNAL \z16|Add0~187_combout\ : std_logic;
SIGNAL \z13|mem_initial~51\ : std_logic;
SIGNAL \z8|mem~2234\ : std_logic;
SIGNAL \z8|mem~1012_regout\ : std_logic;
SIGNAL \z8|mem~1356\ : std_logic;
SIGNAL \z8|mem~756_regout\ : std_logic;
SIGNAL \z8|mem~628_regout\ : std_logic;
SIGNAL \z8|mem~884_regout\ : std_logic;
SIGNAL \z8|mem~2235\ : std_logic;
SIGNAL \z8|mem~788_regout\ : std_logic;
SIGNAL \z8|mem~660_regout\ : std_logic;
SIGNAL \z8|mem~2401\ : std_logic;
SIGNAL \z8|mem~564_regout\ : std_logic;
SIGNAL \z8|mem~692_regout\ : std_logic;
SIGNAL \z8|mem~1354\ : std_logic;
SIGNAL \z8|mem~948_regout\ : std_logic;
SIGNAL \z8|mem~2229\ : std_logic;
SIGNAL \z8|mem~2230_combout\ : std_logic;
SIGNAL \z8|mem~1359\ : std_logic;
SIGNAL \z8|mem~980_regout\ : std_logic;
SIGNAL \z8|mem~724_regout\ : std_logic;
SIGNAL \z8|mem~2231\ : std_logic;
SIGNAL \z8|mem~2232_combout\ : std_logic;
SIGNAL \z8|mem~2233_combout\ : std_logic;
SIGNAL \z8|mem~2236_combout\ : std_logic;
SIGNAL \z8|mem~340_regout\ : std_logic;
SIGNAL \z8|mem~1362\ : std_logic;
SIGNAL \z8|mem~308_regout\ : std_logic;
SIGNAL \z8|mem~2219\ : std_logic;
SIGNAL \z8|mem~372_regout\ : std_logic;
SIGNAL \z8|mem~404_regout\ : std_logic;
SIGNAL \z8|mem~2220\ : std_logic;
SIGNAL \z8|mem~468_regout\ : std_logic;
SIGNAL \z8|mem~1369\ : std_logic;
SIGNAL \z8|mem~532_regout\ : std_logic;
SIGNAL \z8|mem~2226\ : std_logic;
SIGNAL \z8|mem~500_regout\ : std_logic;
SIGNAL \z8|mem~436_regout\ : std_logic;
SIGNAL \z8|mem~2227\ : std_logic;
SIGNAL \z8|mem~212_regout\ : std_logic;
SIGNAL \z8|mem~1364\ : std_logic;
SIGNAL \z8|mem~276_regout\ : std_logic;
SIGNAL \z8|mem~2221\ : std_logic;
SIGNAL \z8|mem~244_regout\ : std_logic;
SIGNAL \z8|mem~180_regout\ : std_logic;
SIGNAL \z8|mem~2222\ : std_logic;
SIGNAL \z8|mem~116_regout\ : std_logic;
SIGNAL \z8|mem~84_regout\ : std_logic;
SIGNAL \z8|mem~1366\ : std_logic;
SIGNAL \z8|mem~52_regout\ : std_logic;
SIGNAL \z8|mem~2223\ : std_logic;
SIGNAL \z8|mem~2224_combout\ : std_logic;
SIGNAL \z8|mem~2225_combout\ : std_logic;
SIGNAL \z8|mem~2228_combout\ : std_logic;
SIGNAL \z8|rd1[14]~42_combout\ : std_logic;
SIGNAL \z16|result~78_combout\ : std_logic;
SIGNAL \z13|mem_initial~47\ : std_logic;
SIGNAL \z8|mem~785_regout\ : std_logic;
SIGNAL \z8|mem~657_regout\ : std_logic;
SIGNAL \z8|mem~2446\ : std_logic;
SIGNAL \z8|mem~1413\ : std_logic;
SIGNAL \z8|mem~977_regout\ : std_logic;
SIGNAL \z8|mem~2285\ : std_logic;
SIGNAL \z8|mem~849_regout\ : std_logic;
SIGNAL \z8|mem~593_regout\ : std_logic;
SIGNAL \z8|mem~721_regout\ : std_logic;
SIGNAL \z8|mem~1414\ : std_logic;
SIGNAL \z8|mem~625_regout\ : std_logic;
SIGNAL \z8|mem~1410\ : std_logic;
SIGNAL \z8|mem~881_regout\ : std_logic;
SIGNAL \z8|mem~753_regout\ : std_logic;
SIGNAL \z8|mem~2288\ : std_logic;
SIGNAL \z8|mem~1009_regout\ : std_logic;
SIGNAL \z8|mem~1411_combout\ : std_logic;
SIGNAL \z8|mem~2283\ : std_logic;
SIGNAL \z8|mem~945_regout\ : std_logic;
SIGNAL \z8|mem~1408\ : std_logic;
SIGNAL \z8|mem~1409_combout\ : std_logic;
SIGNAL \z8|mem~1412_combout\ : std_logic;
SIGNAL \z8|mem~1415_combout\ : std_logic;
SIGNAL \z8|mem~497_regout\ : std_logic;
SIGNAL \z8|mem~2280\ : std_logic;
SIGNAL \z8|mem~529_regout\ : std_logic;
SIGNAL \z8|mem~1423\ : std_logic;
SIGNAL \z8|mem~465_regout\ : std_logic;
SIGNAL \z8|mem~433_regout\ : std_logic;
SIGNAL \z8|mem~1424\ : std_logic;
SIGNAL \z8|mem~241_regout\ : std_logic;
SIGNAL \z8|mem~2273\ : std_logic;
SIGNAL \z8|mem~273_regout\ : std_logic;
SIGNAL \z8|mem~1416\ : std_logic;
SIGNAL \z8|mem~209_regout\ : std_logic;
SIGNAL \z8|mem~177_regout\ : std_logic;
SIGNAL \z8|mem~1417\ : std_logic;
SIGNAL \z8|mem~369_regout\ : std_logic;
SIGNAL \z8|mem~2275\ : std_logic;
SIGNAL \z8|mem~305_regout\ : std_logic;
SIGNAL \z8|mem~1418\ : std_logic;
SIGNAL \z8|mem~337_regout\ : std_logic;
SIGNAL \z8|mem~401_regout\ : std_logic;
SIGNAL \z8|mem~1419\ : std_logic;
SIGNAL \z8|mem~81_regout\ : std_logic;
SIGNAL \z8|mem~113_regout\ : std_logic;
SIGNAL \z8|mem~2277\ : std_logic;
SIGNAL \z8|mem~49_regout\ : std_logic;
SIGNAL \z8|mem~1420\ : std_logic;
SIGNAL \z8|mem~1421_combout\ : std_logic;
SIGNAL \z8|mem~1422_combout\ : std_logic;
SIGNAL \z8|mem~1425_combout\ : std_logic;
SIGNAL \z8|rd2[11]~42\ : std_logic;
SIGNAL \z4|y1[11]~50_combout\ : std_logic;
SIGNAL \z16|result~75_combout\ : std_logic;
SIGNAL \z5|y1[10]~106_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~127_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~123_combout\ : std_logic;
SIGNAL \z8|mem~556_regout\ : std_logic;
SIGNAL \z8|mem~684_regout\ : std_logic;
SIGNAL \z8|mem~1778\ : std_logic;
SIGNAL \z8|mem~2157\ : std_logic;
SIGNAL \z8|mem~940_regout\ : std_logic;
SIGNAL \z8|mem~1779_combout\ : std_logic;
SIGNAL \z8|mem~1783\ : std_logic;
SIGNAL \z8|mem~972_regout\ : std_logic;
SIGNAL \z8|mem~2159\ : std_logic;
SIGNAL \z8|mem~716_regout\ : std_logic;
SIGNAL \z8|mem~588_regout\ : std_logic;
SIGNAL \z8|mem~844_regout\ : std_logic;
SIGNAL \z8|mem~1784\ : std_logic;
SIGNAL \z8|mem~780_regout\ : std_logic;
SIGNAL \z8|mem~652_regout\ : std_logic;
SIGNAL \z8|mem~2426\ : std_logic;
SIGNAL \z8|mem~1780\ : std_logic;
SIGNAL \z8|mem~1004_regout\ : std_logic;
SIGNAL \z8|mem~2162\ : std_logic;
SIGNAL \z8|mem~876_regout\ : std_logic;
SIGNAL \z8|mem~620_regout\ : std_logic;
SIGNAL \z8|mem~748_regout\ : std_logic;
SIGNAL \z8|mem~1781\ : std_logic;
SIGNAL \z8|mem~1782_combout\ : std_logic;
SIGNAL \z8|mem~1785_combout\ : std_logic;
SIGNAL \z8|mem~2147\ : std_logic;
SIGNAL \z8|mem~396_regout\ : std_logic;
SIGNAL \z8|mem~1768\ : std_logic;
SIGNAL \z8|mem~332_regout\ : std_logic;
SIGNAL \z8|mem~300_regout\ : std_logic;
SIGNAL \z8|mem~1769\ : std_logic;
SIGNAL \z8|mem~492_regout\ : std_logic;
SIGNAL \z8|mem~2154\ : std_logic;
SIGNAL \z8|mem~428_regout\ : std_logic;
SIGNAL \z8|mem~1775\ : std_logic;
SIGNAL \z8|mem~460_regout\ : std_logic;
SIGNAL \z8|mem~524_regout\ : std_logic;
SIGNAL \z8|mem~1776\ : std_logic;
SIGNAL \z8|mem~236_regout\ : std_logic;
SIGNAL \z8|mem~2149\ : std_logic;
SIGNAL \z8|mem~172_regout\ : std_logic;
SIGNAL \z8|mem~1770\ : std_logic;
SIGNAL \z8|mem~204_regout\ : std_logic;
SIGNAL \z8|mem~268_regout\ : std_logic;
SIGNAL \z8|mem~1771\ : std_logic;
SIGNAL \z8|mem~2151\ : std_logic;
SIGNAL \z8|mem~108_regout\ : std_logic;
SIGNAL \z8|mem~1772_combout\ : std_logic;
SIGNAL \z8|mem~76_regout\ : std_logic;
SIGNAL \z8|mem~44_regout\ : std_logic;
SIGNAL \z8|mem~1773\ : std_logic;
SIGNAL \z8|mem~1774_combout\ : std_logic;
SIGNAL \z8|mem~1777_combout\ : std_logic;
SIGNAL \z8|rd2[6]~60\ : std_logic;
SIGNAL \z18|sram~1004_regout\ : std_logic;
SIGNAL \z18|sram~620_regout\ : std_logic;
SIGNAL \z18|sram~1182\ : std_logic;
SIGNAL \z18|sram~1183\ : std_logic;
SIGNAL \z18|sram~940_regout\ : std_logic;
SIGNAL \z18|sram~556_regout\ : std_logic;
SIGNAL \z18|sram~1186\ : std_logic;
SIGNAL \z18|sram~1187\ : std_logic;
SIGNAL \z18|sram~972_regout\ : std_logic;
SIGNAL \z18|sram~588_regout\ : std_logic;
SIGNAL \z18|sram~1184\ : std_logic;
SIGNAL \z18|sram~1185\ : std_logic;
SIGNAL \z18|sram~1188_combout\ : std_logic;
SIGNAL \z18|sram~1036_regout\ : std_logic;
SIGNAL \z18|sram~652_regout\ : std_logic;
SIGNAL \z18|sram~1189\ : std_logic;
SIGNAL \z18|sram~1190\ : std_logic;
SIGNAL \z18|sram~1191_combout\ : std_logic;
SIGNAL \z18|sram~396_regout\ : std_logic;
SIGNAL \z18|sram~300_regout\ : std_logic;
SIGNAL \z18|sram~1192\ : std_logic;
SIGNAL \z18|sram~1193\ : std_logic;
SIGNAL \z18|sram~524_regout\ : std_logic;
SIGNAL \z18|sram~428_regout\ : std_logic;
SIGNAL \z18|sram~1199\ : std_logic;
SIGNAL \z18|sram~1200\ : std_logic;
SIGNAL \z18|sram~268_regout\ : std_logic;
SIGNAL \z18|sram~172_regout\ : std_logic;
SIGNAL \z18|sram~1194\ : std_logic;
SIGNAL \z18|sram~1195\ : std_logic;
SIGNAL \z18|sram~140_regout\ : std_logic;
SIGNAL \z18|sram~44_regout\ : std_logic;
SIGNAL \z18|sram~1196\ : std_logic;
SIGNAL \z18|sram~1197\ : std_logic;
SIGNAL \z18|sram~1198_combout\ : std_logic;
SIGNAL \z18|sram~1201_combout\ : std_logic;
SIGNAL \z5|y1[6]~88_combout\ : std_logic;
SIGNAL \z5|y1[5]~82_combout\ : std_logic;
SIGNAL \z5|y1[5]~62_combout\ : std_logic;
SIGNAL \z5|y1[5]~297_combout\ : std_logic;
SIGNAL \z8|mem~2158\ : std_logic;
SIGNAL \z8|mem~2160\ : std_logic;
SIGNAL \z8|mem~2161_combout\ : std_logic;
SIGNAL \z8|mem~2405\ : std_logic;
SIGNAL \z8|mem~2163\ : std_logic;
SIGNAL \z8|mem~2164_combout\ : std_logic;
SIGNAL \z8|rd1[6]~38_combout\ : std_logic;
SIGNAL \z16|Add0~169_combout\ : std_logic;
SIGNAL \z16|Add0~170_combout\ : std_logic;
SIGNAL \z16|Add0~167_combout\ : std_logic;
SIGNAL \z8|rd1[3]~33_combout\ : std_logic;
SIGNAL \z16|Add0~102\ : std_logic;
SIGNAL \z16|Add0~102COUT1_229\ : std_logic;
SIGNAL \z16|Add0~98\ : std_logic;
SIGNAL \z16|Add0~98COUT1_231\ : std_logic;
SIGNAL \z16|Add0~100\ : std_logic;
SIGNAL \z16|Add0~100COUT1_233\ : std_logic;
SIGNAL \z16|Add0~106\ : std_logic;
SIGNAL \z8|mem~779_regout\ : std_logic;
SIGNAL \z8|mem~651_regout\ : std_logic;
SIGNAL \z8|mem~2441\ : std_logic;
SIGNAL \z8|mem~1503\ : std_logic;
SIGNAL \z8|mem~971_regout\ : std_logic;
SIGNAL \z8|mem~2069\ : std_logic;
SIGNAL \z8|mem~843_regout\ : std_logic;
SIGNAL \z8|mem~587_regout\ : std_logic;
SIGNAL \z8|mem~715_regout\ : std_logic;
SIGNAL \z8|mem~1504\ : std_logic;
SIGNAL \z8|mem~619_regout\ : std_logic;
SIGNAL \z8|mem~875_regout\ : std_logic;
SIGNAL \z8|mem~1500\ : std_logic;
SIGNAL \z8|mem~1501\ : std_logic;
SIGNAL \z8|mem~555_regout\ : std_logic;
SIGNAL \z8|mem~1498\ : std_logic;
SIGNAL \z8|mem~683_regout\ : std_logic;
SIGNAL \z8|mem~2067\ : std_logic;
SIGNAL \z8|mem~939_regout\ : std_logic;
SIGNAL \z8|mem~1499_combout\ : std_logic;
SIGNAL \z8|mem~1502_combout\ : std_logic;
SIGNAL \z8|mem~1505_combout\ : std_logic;
SIGNAL \z8|mem~491_regout\ : std_logic;
SIGNAL \z8|mem~2064\ : std_logic;
SIGNAL \z8|mem~523_regout\ : std_logic;
SIGNAL \z8|mem~1513\ : std_logic;
SIGNAL \z8|mem~459_regout\ : std_logic;
SIGNAL \z8|mem~427_regout\ : std_logic;
SIGNAL \z8|mem~1514\ : std_logic;
SIGNAL \z8|mem~171_regout\ : std_logic;
SIGNAL \z8|mem~203_regout\ : std_logic;
SIGNAL \z8|mem~2057\ : std_logic;
SIGNAL \z8|mem~235_regout\ : std_logic;
SIGNAL \z8|mem~267_regout\ : std_logic;
SIGNAL \z8|mem~1506\ : std_logic;
SIGNAL \z8|mem~1507\ : std_logic;
SIGNAL \z8|mem~75_regout\ : std_logic;
SIGNAL \z8|mem~107_regout\ : std_logic;
SIGNAL \z8|mem~2061\ : std_logic;
SIGNAL \z8|mem~43_regout\ : std_logic;
SIGNAL \z8|mem~1510\ : std_logic;
SIGNAL \z8|mem~1511_combout\ : std_logic;
SIGNAL \z8|mem~363_regout\ : std_logic;
SIGNAL \z8|mem~2059\ : std_logic;
SIGNAL \z8|mem~299_regout\ : std_logic;
SIGNAL \z8|mem~1508\ : std_logic;
SIGNAL \z8|mem~331_regout\ : std_logic;
SIGNAL \z8|mem~395_regout\ : std_logic;
SIGNAL \z8|mem~1509\ : std_logic;
SIGNAL \z8|mem~1512_combout\ : std_logic;
SIGNAL \z8|mem~1515_combout\ : std_logic;
SIGNAL \z8|rd2[5]~47\ : std_logic;
SIGNAL \z4|y1[5]~55_combout\ : std_logic;
SIGNAL \z5|y1[5]~84_combout\ : std_logic;
SIGNAL \z16|Add0~168_combout\ : std_logic;
SIGNAL \z16|Add0~107_combout\ : std_logic;
SIGNAL \z5|y1[5]~85_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \z8|mem~2058\ : std_logic;
SIGNAL \z8|mem~2065\ : std_logic;
SIGNAL \z8|mem~2060\ : std_logic;
SIGNAL \z8|mem~2062\ : std_logic;
SIGNAL \z8|mem~2063_combout\ : std_logic;
SIGNAL \z8|mem~2066_combout\ : std_logic;
SIGNAL \z8|mem~2377_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \z5|y1[5]~83_combout\ : std_logic;
SIGNAL \z16|result~5_combout\ : std_logic;
SIGNAL \z16|result~37_combout\ : std_logic;
SIGNAL \z5|y1[5]~80_combout\ : std_logic;
SIGNAL \z5|y1[5]~79_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~42_combout\ : std_logic;
SIGNAL \z8|mem~368_regout\ : std_logic;
SIGNAL \z8|mem~2291\ : std_logic;
SIGNAL \z8|mem~400_regout\ : std_logic;
SIGNAL \z8|mem~1714\ : std_logic;
SIGNAL \z8|mem~336_regout\ : std_logic;
SIGNAL \z8|mem~304_regout\ : std_logic;
SIGNAL \z8|mem~1715\ : std_logic;
SIGNAL \z8|mem~2295\ : std_logic;
SIGNAL \z8|mem~112_regout\ : std_logic;
SIGNAL \z8|mem~1718_combout\ : std_logic;
SIGNAL \z8|mem~80_regout\ : std_logic;
SIGNAL \z8|mem~48_regout\ : std_logic;
SIGNAL \z8|mem~1719\ : std_logic;
SIGNAL \z8|mem~240_regout\ : std_logic;
SIGNAL \z8|mem~2293\ : std_logic;
SIGNAL \z8|mem~176_regout\ : std_logic;
SIGNAL \z8|mem~1716\ : std_logic;
SIGNAL \z8|mem~208_regout\ : std_logic;
SIGNAL \z8|mem~272_regout\ : std_logic;
SIGNAL \z8|mem~1717\ : std_logic;
SIGNAL \z8|mem~1720_combout\ : std_logic;
SIGNAL \z8|mem~1721\ : std_logic;
SIGNAL \z8|mem~1722\ : std_logic;
SIGNAL \z8|mem~1723_combout\ : std_logic;
SIGNAL \z8|mem~1729\ : std_logic;
SIGNAL \z8|mem~976_regout\ : std_logic;
SIGNAL \z8|mem~2303\ : std_logic;
SIGNAL \z8|mem~720_regout\ : std_logic;
SIGNAL \z8|mem~592_regout\ : std_logic;
SIGNAL \z8|mem~848_regout\ : std_logic;
SIGNAL \z8|mem~1730\ : std_logic;
SIGNAL \z8|mem~560_regout\ : std_logic;
SIGNAL \z8|mem~688_regout\ : std_logic;
SIGNAL \z8|mem~2301\ : std_logic;
SIGNAL \z8|mem~944_regout\ : std_logic;
SIGNAL \z8|mem~1724\ : std_logic;
SIGNAL \z8|mem~1725_combout\ : std_logic;
SIGNAL \z8|mem~784_regout\ : std_logic;
SIGNAL \z8|mem~656_regout\ : std_logic;
SIGNAL \z8|mem~2429\ : std_logic;
SIGNAL \z8|mem~1726\ : std_logic;
SIGNAL \z8|mem~1008_regout\ : std_logic;
SIGNAL \z8|mem~2306\ : std_logic;
SIGNAL \z8|mem~880_regout\ : std_logic;
SIGNAL \z8|mem~624_regout\ : std_logic;
SIGNAL \z8|mem~752_regout\ : std_logic;
SIGNAL \z8|mem~1727\ : std_logic;
SIGNAL \z8|mem~1728_combout\ : std_logic;
SIGNAL \z8|mem~1731_combout\ : std_logic;
SIGNAL \z4|y1[10]~67_combout\ : std_logic;
SIGNAL \z8|mem~2397\ : std_logic;
SIGNAL \z8|mem~2307\ : std_logic;
SIGNAL \z8|mem~2302\ : std_logic;
SIGNAL \z8|mem~2304\ : std_logic;
SIGNAL \z8|mem~2305_combout\ : std_logic;
SIGNAL \z8|mem~2308_combout\ : std_logic;
SIGNAL \z8|mem~2388_combout\ : std_logic;
SIGNAL \z16|result~74_combout\ : std_logic;
SIGNAL \z16|result~42_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~124_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \z8|mem~2121\ : std_logic;
SIGNAL \z8|mem~685_regout\ : std_logic;
SIGNAL \z8|mem~557_regout\ : std_logic;
SIGNAL \z8|mem~1742_combout\ : std_logic;
SIGNAL \z8|mem~941_regout\ : std_logic;
SIGNAL \z8|mem~2122\ : std_logic;
SIGNAL \z8|mem~2126\ : std_logic;
SIGNAL \z8|mem~749_regout\ : std_logic;
SIGNAL \z8|mem~621_regout\ : std_logic;
SIGNAL \z8|mem~877_regout\ : std_logic;
SIGNAL \z8|mem~1744\ : std_logic;
SIGNAL \z8|mem~1005_regout\ : std_logic;
SIGNAL \z8|mem~2127\ : std_logic;
SIGNAL \z8|mem~653_regout\ : std_logic;
SIGNAL \z8|mem~781_regout\ : std_logic;
SIGNAL \z8|mem~2407\ : std_logic;
SIGNAL \z8|mem~2123\ : std_logic;
SIGNAL \z8|mem~845_regout\ : std_logic;
SIGNAL \z8|mem~589_regout\ : std_logic;
SIGNAL \z8|mem~717_regout\ : std_logic;
SIGNAL \z8|mem~1747\ : std_logic;
SIGNAL \z8|mem~973_regout\ : std_logic;
SIGNAL \z8|mem~2124\ : std_logic;
SIGNAL \z8|mem~2125_combout\ : std_logic;
SIGNAL \z8|mem~2128_combout\ : std_logic;
SIGNAL \z8|rd1[7]~39_combout\ : std_logic;
SIGNAL \z8|mem~2428\ : std_logic;
SIGNAL \z8|mem~1748\ : std_logic;
SIGNAL \z8|mem~1745\ : std_logic;
SIGNAL \z8|mem~1743\ : std_logic;
SIGNAL \z8|mem~1746_combout\ : std_logic;
SIGNAL \z8|mem~1749_combout\ : std_logic;
SIGNAL \z8|mem~1739\ : std_logic;
SIGNAL \z8|mem~461_regout\ : std_logic;
SIGNAL \z8|mem~429_regout\ : std_logic;
SIGNAL \z8|mem~1740\ : std_logic;
SIGNAL \z8|mem~237_regout\ : std_logic;
SIGNAL \z8|mem~2111\ : std_logic;
SIGNAL \z8|mem~269_regout\ : std_logic;
SIGNAL \z8|mem~1732\ : std_logic;
SIGNAL \z8|mem~205_regout\ : std_logic;
SIGNAL \z8|mem~173_regout\ : std_logic;
SIGNAL \z8|mem~1733\ : std_logic;
SIGNAL \z8|mem~2113\ : std_logic;
SIGNAL \z8|mem~365_regout\ : std_logic;
SIGNAL \z8|mem~301_regout\ : std_logic;
SIGNAL \z8|mem~1734\ : std_logic;
SIGNAL \z8|mem~333_regout\ : std_logic;
SIGNAL \z8|mem~397_regout\ : std_logic;
SIGNAL \z8|mem~1735\ : std_logic;
SIGNAL \z8|mem~77_regout\ : std_logic;
SIGNAL \z8|mem~109_regout\ : std_logic;
SIGNAL \z8|mem~2115\ : std_logic;
SIGNAL \z8|mem~45_regout\ : std_logic;
SIGNAL \z8|mem~1736\ : std_logic;
SIGNAL \z8|mem~1737_combout\ : std_logic;
SIGNAL \z8|mem~1738_combout\ : std_logic;
SIGNAL \z8|mem~1741_combout\ : std_logic;
SIGNAL \z4|y1[7]~68_combout\ : std_logic;
SIGNAL \z5|y1[7]~102_combout\ : std_logic;
SIGNAL \z16|Add0~171_combout\ : std_logic;
SIGNAL \z16|Add0~172_combout\ : std_logic;
SIGNAL \z16|Add0~108COUT1_235\ : std_logic;
SIGNAL \z16|Add0~110\ : std_logic;
SIGNAL \z16|Add0~110COUT1_237\ : std_logic;
SIGNAL \z16|Add0~111_combout\ : std_logic;
SIGNAL \z5|y1[7]~103_combout\ : std_logic;
SIGNAL \z16|result~7_combout\ : std_logic;
SIGNAL \z16|result~39_combout\ : std_logic;
SIGNAL \z5|y1[7]~100_combout\ : std_logic;
SIGNAL \z8|mem~197_regout\ : std_logic;
SIGNAL \z8|mem~1380\ : std_logic;
SIGNAL \z8|mem~229_regout\ : std_logic;
SIGNAL \z8|mem~1804\ : std_logic;
SIGNAL \z8|mem~261_regout\ : std_logic;
SIGNAL \z8|mem~293_regout\ : std_logic;
SIGNAL \z8|mem~1805\ : std_logic;
SIGNAL \z8|mem~453_regout\ : std_logic;
SIGNAL \z8|mem~1387\ : std_logic;
SIGNAL \z8|mem~485_regout\ : std_logic;
SIGNAL \z8|mem~1811\ : std_logic;
SIGNAL \z8|mem~517_regout\ : std_logic;
SIGNAL \z8|mem~549_regout\ : std_logic;
SIGNAL \z8|mem~1812\ : std_logic;
SIGNAL \z8|mem~421_regout\ : std_logic;
SIGNAL \z8|mem~1382\ : std_logic;
SIGNAL \z8|mem~357_regout\ : std_logic;
SIGNAL \z8|mem~1806\ : std_logic;
SIGNAL \z8|mem~389_regout\ : std_logic;
SIGNAL \z8|mem~325_regout\ : std_logic;
SIGNAL \z8|mem~1807\ : std_logic;
SIGNAL \z8|mem~1808\ : std_logic;
SIGNAL \z8|mem~133_regout\ : std_logic;
SIGNAL \z8|mem~69_regout\ : std_logic;
SIGNAL \z8|mem~1809\ : std_logic;
SIGNAL \z8|mem~1810_combout\ : std_logic;
SIGNAL \z8|mem~1813_combout\ : std_logic;
SIGNAL \z8|rd1[31]~51_combout\ : std_logic;
SIGNAL \z8|mem~805_regout\ : std_logic;
SIGNAL \z8|mem~677_regout\ : std_logic;
SIGNAL \z8|mem~2448\ : std_logic;
SIGNAL \z8|mem~1377\ : std_logic;
SIGNAL \z8|mem~997_regout\ : std_logic;
SIGNAL \z8|mem~1816\ : std_logic;
SIGNAL \z8|mem~869_regout\ : std_logic;
SIGNAL \z8|mem~613_regout\ : std_logic;
SIGNAL \z8|mem~741_regout\ : std_logic;
SIGNAL \z8|mem~1378\ : std_logic;
SIGNAL \z8|mem~1372\ : std_logic;
SIGNAL \z8|mem~1373\ : std_logic;
SIGNAL \z8|mem~1374\ : std_logic;
SIGNAL \z8|mem~901_regout\ : std_logic;
SIGNAL \z8|mem~645_regout\ : std_logic;
SIGNAL \z8|mem~773_regout\ : std_logic;
SIGNAL \z8|mem~1819\ : std_logic;
SIGNAL \z8|mem~1029_regout\ : std_logic;
SIGNAL \z8|mem~1375\ : std_logic;
SIGNAL \z8|mem~1376_combout\ : std_logic;
SIGNAL \z8|mem~1379_combout\ : std_logic;
SIGNAL \z8|mem~1381\ : std_logic;
SIGNAL \z8|mem~1388\ : std_logic;
SIGNAL \z8|mem~1383\ : std_logic;
SIGNAL \z8|mem~101_regout\ : std_logic;
SIGNAL \z8|mem~1384\ : std_logic;
SIGNAL \z8|mem~1385_combout\ : std_logic;
SIGNAL \z8|mem~1386_combout\ : std_logic;
SIGNAL \z8|mem~1389_combout\ : std_logic;
SIGNAL \z8|rd2[31]~40\ : std_logic;
SIGNAL \z4|y1[31]~48_combout\ : std_logic;
SIGNAL \z16|result~95_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~137_combout\ : std_logic;
SIGNAL \z16|result~31_combout\ : std_logic;
SIGNAL \z16|result~63_combout\ : std_logic;
SIGNAL \z8|mem~566_regout\ : std_logic;
SIGNAL \z8|mem~694_regout\ : std_logic;
SIGNAL \z8|mem~2247\ : std_logic;
SIGNAL \z8|mem~950_regout\ : std_logic;
SIGNAL \z8|mem~1390\ : std_logic;
SIGNAL \z8|mem~1391_combout\ : std_logic;
SIGNAL \z8|mem~2249\ : std_logic;
SIGNAL \z8|mem~1395\ : std_logic;
SIGNAL \z8|mem~982_regout\ : std_logic;
SIGNAL \z8|mem~726_regout\ : std_logic;
SIGNAL \z8|mem~598_regout\ : std_logic;
SIGNAL \z8|mem~854_regout\ : std_logic;
SIGNAL \z8|mem~1396\ : std_logic;
SIGNAL \z8|mem~790_regout\ : std_logic;
SIGNAL \z8|mem~662_regout\ : std_logic;
SIGNAL \z8|mem~2447\ : std_logic;
SIGNAL \z8|mem~630_regout\ : std_logic;
SIGNAL \z8|mem~758_regout\ : std_logic;
SIGNAL \z8|mem~886_regout\ : std_logic;
SIGNAL \z8|mem~2252\ : std_logic;
SIGNAL \z8|mem~1014_regout\ : std_logic;
SIGNAL \z8|mem~1392\ : std_logic;
SIGNAL \z8|mem~1393_combout\ : std_logic;
SIGNAL \z8|mem~1394_combout\ : std_logic;
SIGNAL \z8|mem~1397_combout\ : std_logic;
SIGNAL \z8|mem~2244\ : std_logic;
SIGNAL \z8|mem~438_regout\ : std_logic;
SIGNAL \z8|mem~1405\ : std_logic;
SIGNAL \z8|mem~470_regout\ : std_logic;
SIGNAL \z8|mem~534_regout\ : std_logic;
SIGNAL \z8|mem~1406\ : std_logic;
SIGNAL \z8|mem~374_regout\ : std_logic;
SIGNAL \z8|mem~2237\ : std_logic;
SIGNAL \z8|mem~406_regout\ : std_logic;
SIGNAL \z8|mem~1398\ : std_logic;
SIGNAL \z8|mem~342_regout\ : std_logic;
SIGNAL \z8|mem~310_regout\ : std_logic;
SIGNAL \z8|mem~1399\ : std_logic;
SIGNAL \z8|mem~2241\ : std_logic;
SIGNAL \z8|mem~118_regout\ : std_logic;
SIGNAL \z8|mem~1402_combout\ : std_logic;
SIGNAL \z8|mem~86_regout\ : std_logic;
SIGNAL \z8|mem~54_regout\ : std_logic;
SIGNAL \z8|mem~1403\ : std_logic;
SIGNAL \z8|mem~246_regout\ : std_logic;
SIGNAL \z8|mem~2239\ : std_logic;
SIGNAL \z8|mem~182_regout\ : std_logic;
SIGNAL \z8|mem~1400\ : std_logic;
SIGNAL \z8|mem~214_regout\ : std_logic;
SIGNAL \z8|mem~278_regout\ : std_logic;
SIGNAL \z8|mem~1401\ : std_logic;
SIGNAL \z8|mem~1404_combout\ : std_logic;
SIGNAL \z8|mem~1407_combout\ : std_logic;
SIGNAL \z8|rd2[16]~41\ : std_logic;
SIGNAL \z4|y1[16]~49_combout\ : std_logic;
SIGNAL \z8|mem~2400\ : std_logic;
SIGNAL \z8|mem~2253\ : std_logic;
SIGNAL \z8|mem~2250\ : std_logic;
SIGNAL \z8|mem~2248\ : std_logic;
SIGNAL \z8|mem~2251_combout\ : std_logic;
SIGNAL \z8|mem~2254_combout\ : std_logic;
SIGNAL \z8|mem~2327_combout\ : std_logic;
SIGNAL \z16|result~80_combout\ : std_logic;
SIGNAL \z16|result~16_combout\ : std_logic;
SIGNAL \z8|mem~324_regout\ : std_logic;
SIGNAL \z8|mem~1542\ : std_logic;
SIGNAL \z8|mem~356_regout\ : std_logic;
SIGNAL \z8|mem~1822\ : std_logic;
SIGNAL \z8|mem~388_regout\ : std_logic;
SIGNAL \z8|mem~420_regout\ : std_logic;
SIGNAL \z8|mem~1823\ : std_logic;
SIGNAL \z8|mem~548_regout\ : std_logic;
SIGNAL \z8|mem~1549\ : std_logic;
SIGNAL \z8|mem~484_regout\ : std_logic;
SIGNAL \z8|mem~1829\ : std_logic;
SIGNAL \z8|mem~516_regout\ : std_logic;
SIGNAL \z8|mem~452_regout\ : std_logic;
SIGNAL \z8|mem~1830\ : std_logic;
SIGNAL \z8|mem~1544\ : std_logic;
SIGNAL \z8|mem~292_regout\ : std_logic;
SIGNAL \z8|mem~228_regout\ : std_logic;
SIGNAL \z8|mem~1824\ : std_logic;
SIGNAL \z8|mem~260_regout\ : std_logic;
SIGNAL \z8|mem~196_regout\ : std_logic;
SIGNAL \z8|mem~1825\ : std_logic;
SIGNAL \z8|mem~132_regout\ : std_logic;
SIGNAL \z8|mem~68_regout\ : std_logic;
SIGNAL \z8|mem~1546\ : std_logic;
SIGNAL \z8|mem~100_regout\ : std_logic;
SIGNAL \z8|mem~1826\ : std_logic;
SIGNAL \z8|mem~1827_combout\ : std_logic;
SIGNAL \z8|mem~1828_combout\ : std_logic;
SIGNAL \z8|mem~1831_combout\ : std_logic;
SIGNAL \z8|rd1[30]~50_combout\ : std_logic;
SIGNAL \z8|mem~1539\ : std_logic;
SIGNAL \z8|mem~996_regout\ : std_logic;
SIGNAL \z8|mem~1834\ : std_logic;
SIGNAL \z8|mem~740_regout\ : std_logic;
SIGNAL \z8|mem~612_regout\ : std_logic;
SIGNAL \z8|mem~868_regout\ : std_logic;
SIGNAL \z8|mem~1540\ : std_logic;
SIGNAL \z8|mem~580_regout\ : std_logic;
SIGNAL \z8|mem~1832\ : std_logic;
SIGNAL \z8|mem~964_regout\ : std_logic;
SIGNAL \z8|mem~708_regout\ : std_logic;
SIGNAL \z8|mem~1534\ : std_logic;
SIGNAL \z8|mem~1535_combout\ : std_logic;
SIGNAL \z8|mem~676_regout\ : std_logic;
SIGNAL \z8|mem~804_regout\ : std_logic;
SIGNAL \z8|mem~2439\ : std_logic;
SIGNAL \z8|mem~1536\ : std_logic;
SIGNAL \z8|mem~1537\ : std_logic;
SIGNAL \z8|mem~1538_combout\ : std_logic;
SIGNAL \z8|mem~1541_combout\ : std_logic;
SIGNAL \z8|mem~1550\ : std_logic;
SIGNAL \z8|mem~1543\ : std_logic;
SIGNAL \z8|mem~1545\ : std_logic;
SIGNAL \z8|mem~1547\ : std_logic;
SIGNAL \z8|mem~1548_combout\ : std_logic;
SIGNAL \z8|mem~1551_combout\ : std_logic;
SIGNAL \z8|rd2[30]~49\ : std_logic;
SIGNAL \z4|y1[30]~57_combout\ : std_logic;
SIGNAL \z16|result~30_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~135_combout\ : std_logic;
SIGNAL \z16|result~62_combout\ : std_logic;
SIGNAL \z16|Mux30~8_combout\ : std_logic;
SIGNAL \z8|mem~1467\ : std_logic;
SIGNAL \z8|mem~988_regout\ : std_logic;
SIGNAL \z8|mem~1978\ : std_logic;
SIGNAL \z8|mem~732_regout\ : std_logic;
SIGNAL \z8|mem~604_regout\ : std_logic;
SIGNAL \z8|mem~860_regout\ : std_logic;
SIGNAL \z8|mem~1468\ : std_logic;
SIGNAL \z8|mem~572_regout\ : std_logic;
SIGNAL \z8|mem~700_regout\ : std_logic;
SIGNAL \z8|mem~1976\ : std_logic;
SIGNAL \z8|mem~956_regout\ : std_logic;
SIGNAL \z8|mem~1462\ : std_logic;
SIGNAL \z8|mem~1463_combout\ : std_logic;
SIGNAL \z8|mem~668_regout\ : std_logic;
SIGNAL \z8|mem~796_regout\ : std_logic;
SIGNAL \z8|mem~2443\ : std_logic;
SIGNAL \z8|mem~636_regout\ : std_logic;
SIGNAL \z8|mem~764_regout\ : std_logic;
SIGNAL \z8|mem~1464\ : std_logic;
SIGNAL \z8|mem~1465\ : std_logic;
SIGNAL \z8|mem~1466_combout\ : std_logic;
SIGNAL \z8|mem~1469_combout\ : std_logic;
SIGNAL \z8|mem~1477\ : std_logic;
SIGNAL \z8|mem~476_regout\ : std_logic;
SIGNAL \z8|mem~540_regout\ : std_logic;
SIGNAL \z8|mem~1478\ : std_logic;
SIGNAL \z8|mem~412_regout\ : std_logic;
SIGNAL \z8|mem~1966\ : std_logic;
SIGNAL \z8|mem~380_regout\ : std_logic;
SIGNAL \z8|mem~1470\ : std_logic;
SIGNAL \z8|mem~348_regout\ : std_logic;
SIGNAL \z8|mem~316_regout\ : std_logic;
SIGNAL \z8|mem~1471\ : std_logic;
SIGNAL \z8|mem~188_regout\ : std_logic;
SIGNAL \z8|mem~1968\ : std_logic;
SIGNAL \z8|mem~252_regout\ : std_logic;
SIGNAL \z8|mem~1472\ : std_logic;
SIGNAL \z8|mem~220_regout\ : std_logic;
SIGNAL \z8|mem~284_regout\ : std_logic;
SIGNAL \z8|mem~1473\ : std_logic;
SIGNAL \z8|mem~1474\ : std_logic;
SIGNAL \z8|mem~92_regout\ : std_logic;
SIGNAL \z8|mem~60_regout\ : std_logic;
SIGNAL \z8|mem~1475\ : std_logic;
SIGNAL \z8|mem~1476_combout\ : std_logic;
SIGNAL \z8|mem~1479_combout\ : std_logic;
SIGNAL \z8|rd2[22]~45\ : std_logic;
SIGNAL \z4|y1[22]~53_combout\ : std_logic;
SIGNAL \z16|result~86_combout\ : std_logic;
SIGNAL \z16|result~22_combout\ : std_logic;
SIGNAL \z8|mem~797_regout\ : std_logic;
SIGNAL \z8|mem~669_regout\ : std_logic;
SIGNAL \z8|mem~2434\ : std_logic;
SIGNAL \z8|mem~1629\ : std_logic;
SIGNAL \z8|mem~989_regout\ : std_logic;
SIGNAL \z8|mem~1942\ : std_logic;
SIGNAL \z8|mem~861_regout\ : std_logic;
SIGNAL \z8|mem~605_regout\ : std_logic;
SIGNAL \z8|mem~733_regout\ : std_logic;
SIGNAL \z8|mem~1630\ : std_logic;
SIGNAL \z8|mem~637_regout\ : std_logic;
SIGNAL \z8|mem~893_regout\ : std_logic;
SIGNAL \z8|mem~1626\ : std_logic;
SIGNAL \z8|mem~1627\ : std_logic;
SIGNAL \z8|mem~573_regout\ : std_logic;
SIGNAL \z8|mem~1624\ : std_logic;
SIGNAL \z8|mem~1625\ : std_logic;
SIGNAL \z8|mem~1628_combout\ : std_logic;
SIGNAL \z8|mem~1631_combout\ : std_logic;
SIGNAL \z8|mem~1632\ : std_logic;
SIGNAL \z8|mem~221_regout\ : std_logic;
SIGNAL \z8|mem~189_regout\ : std_logic;
SIGNAL \z8|mem~1633\ : std_logic;
SIGNAL \z8|mem~541_regout\ : std_logic;
SIGNAL \z8|mem~1937\ : std_logic;
SIGNAL \z8|mem~509_regout\ : std_logic;
SIGNAL \z8|mem~1639\ : std_logic;
SIGNAL \z8|mem~477_regout\ : std_logic;
SIGNAL \z8|mem~445_regout\ : std_logic;
SIGNAL \z8|mem~1640\ : std_logic;
SIGNAL \z8|mem~317_regout\ : std_logic;
SIGNAL \z8|mem~1932\ : std_logic;
SIGNAL \z8|mem~381_regout\ : std_logic;
SIGNAL \z8|mem~1634\ : std_logic;
SIGNAL \z8|mem~349_regout\ : std_logic;
SIGNAL \z8|mem~413_regout\ : std_logic;
SIGNAL \z8|mem~1635\ : std_logic;
SIGNAL \z8|mem~93_regout\ : std_logic;
SIGNAL \z8|mem~61_regout\ : std_logic;
SIGNAL \z8|mem~1934\ : std_logic;
SIGNAL \z8|mem~125_regout\ : std_logic;
SIGNAL \z8|mem~1636\ : std_logic;
SIGNAL \z8|mem~1637_combout\ : std_logic;
SIGNAL \z8|mem~1638_combout\ : std_logic;
SIGNAL \z8|mem~1641_combout\ : std_logic;
SIGNAL \z8|rd2[23]~54\ : std_logic;
SIGNAL \z4|y1[23]~62_combout\ : std_logic;
SIGNAL \z16|result~87_combout\ : std_logic;
SIGNAL \z8|mem~957_regout\ : std_logic;
SIGNAL \z8|mem~701_regout\ : std_logic;
SIGNAL \z8|mem~1940\ : std_logic;
SIGNAL \z8|mem~1941_combout\ : std_logic;
SIGNAL \z8|mem~765_regout\ : std_logic;
SIGNAL \z8|mem~1021_regout\ : std_logic;
SIGNAL \z8|mem~1945\ : std_logic;
SIGNAL \z8|mem~1946_combout\ : std_logic;
SIGNAL \z8|mem~2417\ : std_logic;
SIGNAL \z8|mem~1943\ : std_logic;
SIGNAL \z8|mem~1944_combout\ : std_logic;
SIGNAL \z8|mem~1947_combout\ : std_logic;
SIGNAL \z8|rd1[23]~63_combout\ : std_logic;
SIGNAL \z16|Add0~191_combout\ : std_logic;
SIGNAL \z8|mem~568_regout\ : std_logic;
SIGNAL \z8|mem~2048\ : std_logic;
SIGNAL \z8|mem~952_regout\ : std_logic;
SIGNAL \z8|mem~696_regout\ : std_logic;
SIGNAL \z8|mem~1570\ : std_logic;
SIGNAL \z8|mem~1571_combout\ : std_logic;
SIGNAL \z8|mem~1575\ : std_logic;
SIGNAL \z8|mem~984_regout\ : std_logic;
SIGNAL \z8|mem~2050\ : std_logic;
SIGNAL \z8|mem~728_regout\ : std_logic;
SIGNAL \z8|mem~600_regout\ : std_logic;
SIGNAL \z8|mem~856_regout\ : std_logic;
SIGNAL \z8|mem~1576\ : std_logic;
SIGNAL \z8|mem~2437\ : std_logic;
SIGNAL \z8|mem~632_regout\ : std_logic;
SIGNAL \z8|mem~760_regout\ : std_logic;
SIGNAL \z8|mem~888_regout\ : std_logic;
SIGNAL \z8|mem~2053\ : std_logic;
SIGNAL \z8|mem~1016_regout\ : std_logic;
SIGNAL \z8|mem~1572\ : std_logic;
SIGNAL \z8|mem~1573_combout\ : std_logic;
SIGNAL \z8|mem~1574_combout\ : std_logic;
SIGNAL \z8|mem~1577_combout\ : std_logic;
SIGNAL \z8|mem~376_regout\ : std_logic;
SIGNAL \z8|mem~2038\ : std_logic;
SIGNAL \z8|mem~408_regout\ : std_logic;
SIGNAL \z8|mem~1578\ : std_logic;
SIGNAL \z8|mem~344_regout\ : std_logic;
SIGNAL \z8|mem~312_regout\ : std_logic;
SIGNAL \z8|mem~1579\ : std_logic;
SIGNAL \z8|mem~504_regout\ : std_logic;
SIGNAL \z8|mem~2045\ : std_logic;
SIGNAL \z8|mem~440_regout\ : std_logic;
SIGNAL \z8|mem~1585\ : std_logic;
SIGNAL \z8|mem~472_regout\ : std_logic;
SIGNAL \z8|mem~536_regout\ : std_logic;
SIGNAL \z8|mem~1586\ : std_logic;
SIGNAL \z8|mem~2042\ : std_logic;
SIGNAL \z8|mem~120_regout\ : std_logic;
SIGNAL \z8|mem~1582_combout\ : std_logic;
SIGNAL \z8|mem~88_regout\ : std_logic;
SIGNAL \z8|mem~56_regout\ : std_logic;
SIGNAL \z8|mem~1583\ : std_logic;
SIGNAL \z8|mem~248_regout\ : std_logic;
SIGNAL \z8|mem~2040\ : std_logic;
SIGNAL \z8|mem~184_regout\ : std_logic;
SIGNAL \z8|mem~1580\ : std_logic;
SIGNAL \z8|mem~216_regout\ : std_logic;
SIGNAL \z8|mem~280_regout\ : std_logic;
SIGNAL \z8|mem~1581\ : std_logic;
SIGNAL \z8|mem~1584_combout\ : std_logic;
SIGNAL \z8|mem~1587_combout\ : std_logic;
SIGNAL \z8|rd2[18]~51\ : std_logic;
SIGNAL \z4|y1[18]~59_combout\ : std_logic;
SIGNAL \z8|mem~2039\ : std_logic;
SIGNAL \z8|mem~2043\ : std_logic;
SIGNAL \z8|mem~2041\ : std_logic;
SIGNAL \z8|mem~2044_combout\ : std_logic;
SIGNAL \z8|mem~2046\ : std_logic;
SIGNAL \z8|mem~2047_combout\ : std_logic;
SIGNAL \z8|mem~2056_combout\ : std_logic;
SIGNAL \z16|result~18_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~22_combout\ : std_logic;
SIGNAL \z8|mem~795_regout\ : std_logic;
SIGNAL \z8|mem~667_regout\ : std_logic;
SIGNAL \z8|mem~2450\ : std_logic;
SIGNAL \z8|mem~1341\ : std_logic;
SIGNAL \z8|mem~987_regout\ : std_logic;
SIGNAL \z8|mem~1996\ : std_logic;
SIGNAL \z8|mem~859_regout\ : std_logic;
SIGNAL \z8|mem~603_regout\ : std_logic;
SIGNAL \z8|mem~731_regout\ : std_logic;
SIGNAL \z8|mem~1342\ : std_logic;
SIGNAL \z8|mem~635_regout\ : std_logic;
SIGNAL \z8|mem~1338\ : std_logic;
SIGNAL \z8|mem~891_regout\ : std_logic;
SIGNAL \z8|mem~1999\ : std_logic;
SIGNAL \z8|mem~1019_regout\ : std_logic;
SIGNAL \z8|mem~1339\ : std_logic;
SIGNAL \z8|mem~571_regout\ : std_logic;
SIGNAL \z8|mem~1336\ : std_logic;
SIGNAL \z8|mem~1337\ : std_logic;
SIGNAL \z8|mem~1340_combout\ : std_logic;
SIGNAL \z8|mem~1343_combout\ : std_logic;
SIGNAL \z8|mem~315_regout\ : std_logic;
SIGNAL \z8|mem~1986\ : std_logic;
SIGNAL \z8|mem~379_regout\ : std_logic;
SIGNAL \z8|mem~1346\ : std_logic;
SIGNAL \z8|mem~347_regout\ : std_logic;
SIGNAL \z8|mem~411_regout\ : std_logic;
SIGNAL \z8|mem~1347\ : std_logic;
SIGNAL \z8|mem~91_regout\ : std_logic;
SIGNAL \z8|mem~59_regout\ : std_logic;
SIGNAL \z8|mem~1988\ : std_logic;
SIGNAL \z8|mem~123_regout\ : std_logic;
SIGNAL \z8|mem~1348\ : std_logic;
SIGNAL \z8|mem~1349_combout\ : std_logic;
SIGNAL \z8|mem~1350_combout\ : std_logic;
SIGNAL \z8|mem~539_regout\ : std_logic;
SIGNAL \z8|mem~1991\ : std_logic;
SIGNAL \z8|mem~507_regout\ : std_logic;
SIGNAL \z8|mem~1351\ : std_logic;
SIGNAL \z8|mem~475_regout\ : std_logic;
SIGNAL \z8|mem~443_regout\ : std_logic;
SIGNAL \z8|mem~1352\ : std_logic;
SIGNAL \z8|mem~283_regout\ : std_logic;
SIGNAL \z8|mem~1984\ : std_logic;
SIGNAL \z8|mem~251_regout\ : std_logic;
SIGNAL \z8|mem~1344\ : std_logic;
SIGNAL \z8|mem~219_regout\ : std_logic;
SIGNAL \z8|mem~187_regout\ : std_logic;
SIGNAL \z8|mem~1345\ : std_logic;
SIGNAL \z8|mem~1353_combout\ : std_logic;
SIGNAL \z8|rd2[21]~38\ : std_logic;
SIGNAL \z4|y1[21]~46_combout\ : std_logic;
SIGNAL \z16|result~85_combout\ : std_logic;
SIGNAL \z16|result~21_combout\ : std_logic;
SIGNAL \z8|mem~803_regout\ : std_logic;
SIGNAL \z8|mem~675_regout\ : std_logic;
SIGNAL \z8|mem~2433\ : std_logic;
SIGNAL \z8|mem~1647\ : std_logic;
SIGNAL \z8|mem~995_regout\ : std_logic;
SIGNAL \z8|mem~1852\ : std_logic;
SIGNAL \z8|mem~867_regout\ : std_logic;
SIGNAL \z8|mem~611_regout\ : std_logic;
SIGNAL \z8|mem~739_regout\ : std_logic;
SIGNAL \z8|mem~1648\ : std_logic;
SIGNAL \z8|mem~643_regout\ : std_logic;
SIGNAL \z8|mem~899_regout\ : std_logic;
SIGNAL \z8|mem~1644\ : std_logic;
SIGNAL \z8|mem~1645\ : std_logic;
SIGNAL \z8|mem~579_regout\ : std_logic;
SIGNAL \z8|mem~1642\ : std_logic;
SIGNAL \z8|mem~1643\ : std_logic;
SIGNAL \z8|mem~1646_combout\ : std_logic;
SIGNAL \z8|mem~1649_combout\ : std_logic;
SIGNAL \z8|mem~291_regout\ : std_logic;
SIGNAL \z8|mem~259_regout\ : std_logic;
SIGNAL \z8|mem~1650\ : std_logic;
SIGNAL \z8|mem~1651\ : std_logic;
SIGNAL \z8|mem~547_regout\ : std_logic;
SIGNAL \z8|mem~1847\ : std_logic;
SIGNAL \z8|mem~515_regout\ : std_logic;
SIGNAL \z8|mem~1657\ : std_logic;
SIGNAL \z8|mem~483_regout\ : std_logic;
SIGNAL \z8|mem~451_regout\ : std_logic;
SIGNAL \z8|mem~1658\ : std_logic;
SIGNAL \z8|mem~99_regout\ : std_logic;
SIGNAL \z8|mem~1844\ : std_logic;
SIGNAL \z8|mem~67_regout\ : std_logic;
SIGNAL \z8|mem~131_regout\ : std_logic;
SIGNAL \z8|mem~1654\ : std_logic;
SIGNAL \z8|mem~1655_combout\ : std_logic;
SIGNAL \z8|mem~323_regout\ : std_logic;
SIGNAL \z8|mem~1842\ : std_logic;
SIGNAL \z8|mem~387_regout\ : std_logic;
SIGNAL \z8|mem~1652\ : std_logic;
SIGNAL \z8|mem~355_regout\ : std_logic;
SIGNAL \z8|mem~419_regout\ : std_logic;
SIGNAL \z8|mem~1653\ : std_logic;
SIGNAL \z8|mem~1656_combout\ : std_logic;
SIGNAL \z8|mem~1659_combout\ : std_logic;
SIGNAL \z8|rd2[29]~55\ : std_logic;
SIGNAL \z4|y1[29]~63_combout\ : std_logic;
SIGNAL \z16|Add0~197_combout\ : std_logic;
SIGNAL \z8|mem~963_regout\ : std_logic;
SIGNAL \z8|mem~707_regout\ : std_logic;
SIGNAL \z8|mem~1850\ : std_logic;
SIGNAL \z8|mem~1851_combout\ : std_logic;
SIGNAL \z8|mem~1027_regout\ : std_logic;
SIGNAL \z8|mem~771_regout\ : std_logic;
SIGNAL \z8|mem~1855\ : std_logic;
SIGNAL \z8|mem~1856_combout\ : std_logic;
SIGNAL \z8|mem~2422\ : std_logic;
SIGNAL \z8|mem~1853\ : std_logic;
SIGNAL \z8|mem~1854_combout\ : std_logic;
SIGNAL \z8|mem~1857_combout\ : std_logic;
SIGNAL \z8|rd1[29]~49_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \z8|mem~570_regout\ : std_logic;
SIGNAL \z8|mem~698_regout\ : std_logic;
SIGNAL \z8|mem~2030\ : std_logic;
SIGNAL \z8|mem~954_regout\ : std_logic;
SIGNAL \z8|mem~1552\ : std_logic;
SIGNAL \z8|mem~1553_combout\ : std_logic;
SIGNAL \z8|mem~1557\ : std_logic;
SIGNAL \z8|mem~986_regout\ : std_logic;
SIGNAL \z8|mem~2032\ : std_logic;
SIGNAL \z8|mem~730_regout\ : std_logic;
SIGNAL \z8|mem~602_regout\ : std_logic;
SIGNAL \z8|mem~858_regout\ : std_logic;
SIGNAL \z8|mem~1558\ : std_logic;
SIGNAL \z8|mem~666_regout\ : std_logic;
SIGNAL \z8|mem~794_regout\ : std_logic;
SIGNAL \z8|mem~2438\ : std_logic;
SIGNAL \z8|mem~634_regout\ : std_logic;
SIGNAL \z8|mem~762_regout\ : std_logic;
SIGNAL \z8|mem~1554\ : std_logic;
SIGNAL \z8|mem~1555\ : std_logic;
SIGNAL \z8|mem~1556_combout\ : std_logic;
SIGNAL \z8|mem~1559_combout\ : std_logic;
SIGNAL \z8|mem~442_regout\ : std_logic;
SIGNAL \z8|mem~2027\ : std_logic;
SIGNAL \z8|mem~506_regout\ : std_logic;
SIGNAL \z8|mem~1567\ : std_logic;
SIGNAL \z8|mem~474_regout\ : std_logic;
SIGNAL \z8|mem~538_regout\ : std_logic;
SIGNAL \z8|mem~1568\ : std_logic;
SIGNAL \z8|mem~2020\ : std_logic;
SIGNAL \z8|mem~378_regout\ : std_logic;
SIGNAL \z8|mem~1560\ : std_logic;
SIGNAL \z8|mem~346_regout\ : std_logic;
SIGNAL \z8|mem~314_regout\ : std_logic;
SIGNAL \z8|mem~1561\ : std_logic;
SIGNAL \z8|mem~1564\ : std_logic;
SIGNAL \z8|mem~90_regout\ : std_logic;
SIGNAL \z8|mem~58_regout\ : std_logic;
SIGNAL \z8|mem~1565\ : std_logic;
SIGNAL \z8|mem~186_regout\ : std_logic;
SIGNAL \z8|mem~2022\ : std_logic;
SIGNAL \z8|mem~250_regout\ : std_logic;
SIGNAL \z8|mem~1562\ : std_logic;
SIGNAL \z8|mem~218_regout\ : std_logic;
SIGNAL \z8|mem~282_regout\ : std_logic;
SIGNAL \z8|mem~1563\ : std_logic;
SIGNAL \z8|mem~1566_combout\ : std_logic;
SIGNAL \z8|mem~1569_combout\ : std_logic;
SIGNAL \z8|rd2[20]~50\ : std_logic;
SIGNAL \z4|y1[20]~58_combout\ : std_logic;
SIGNAL \z16|result~84_combout\ : std_logic;
SIGNAL \z16|result~20_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~65_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~64_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~50_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~92_combout\ : std_logic;
SIGNAL \z8|mem~384_regout\ : std_logic;
SIGNAL \z8|mem~1894\ : std_logic;
SIGNAL \z8|mem~416_regout\ : std_logic;
SIGNAL \z8|mem~1596\ : std_logic;
SIGNAL \z8|mem~352_regout\ : std_logic;
SIGNAL \z8|mem~320_regout\ : std_logic;
SIGNAL \z8|mem~1597\ : std_logic;
SIGNAL \z8|mem~1898\ : std_logic;
SIGNAL \z8|mem~128_regout\ : std_logic;
SIGNAL \z8|mem~1600_combout\ : std_logic;
SIGNAL \z8|mem~96_regout\ : std_logic;
SIGNAL \z8|mem~64_regout\ : std_logic;
SIGNAL \z8|mem~1601\ : std_logic;
SIGNAL \z8|mem~256_regout\ : std_logic;
SIGNAL \z8|mem~1896\ : std_logic;
SIGNAL \z8|mem~192_regout\ : std_logic;
SIGNAL \z8|mem~1598\ : std_logic;
SIGNAL \z8|mem~224_regout\ : std_logic;
SIGNAL \z8|mem~288_regout\ : std_logic;
SIGNAL \z8|mem~1599\ : std_logic;
SIGNAL \z8|mem~1602_combout\ : std_logic;
SIGNAL \z8|mem~512_regout\ : std_logic;
SIGNAL \z8|mem~1901\ : std_logic;
SIGNAL \z8|mem~448_regout\ : std_logic;
SIGNAL \z8|mem~1603\ : std_logic;
SIGNAL \z8|mem~480_regout\ : std_logic;
SIGNAL \z8|mem~544_regout\ : std_logic;
SIGNAL \z8|mem~1604\ : std_logic;
SIGNAL \z8|mem~1605_combout\ : std_logic;
SIGNAL \z8|mem~1593\ : std_logic;
SIGNAL \z8|mem~992_regout\ : std_logic;
SIGNAL \z8|mem~1906\ : std_logic;
SIGNAL \z8|mem~736_regout\ : std_logic;
SIGNAL \z8|mem~608_regout\ : std_logic;
SIGNAL \z8|mem~864_regout\ : std_logic;
SIGNAL \z8|mem~1594\ : std_logic;
SIGNAL \z8|mem~576_regout\ : std_logic;
SIGNAL \z8|mem~704_regout\ : std_logic;
SIGNAL \z8|mem~1904\ : std_logic;
SIGNAL \z8|mem~960_regout\ : std_logic;
SIGNAL \z8|mem~1588\ : std_logic;
SIGNAL \z8|mem~1589_combout\ : std_logic;
SIGNAL \z8|mem~2436\ : std_logic;
SIGNAL \z8|mem~640_regout\ : std_logic;
SIGNAL \z8|mem~896_regout\ : std_logic;
SIGNAL \z8|mem~1909\ : std_logic;
SIGNAL \z8|mem~1024_regout\ : std_logic;
SIGNAL \z8|mem~768_regout\ : std_logic;
SIGNAL \z8|mem~1590\ : std_logic;
SIGNAL \z8|mem~1591_combout\ : std_logic;
SIGNAL \z8|mem~1592_combout\ : std_logic;
SIGNAL \z8|mem~1595_combout\ : std_logic;
SIGNAL \z8|rd2[26]~52\ : std_logic;
SIGNAL \z18|sram~1024_regout\ : std_logic;
SIGNAL \z18|sram~640_regout\ : std_logic;
SIGNAL \z18|sram~1598\ : std_logic;
SIGNAL \z18|sram~1599\ : std_logic;
SIGNAL \z18|sram~1056_regout\ : std_logic;
SIGNAL \z18|sram~672_regout\ : std_logic;
SIGNAL \z18|sram~1605\ : std_logic;
SIGNAL \z18|sram~1606\ : std_logic;
SIGNAL \z18|sram~992_regout\ : std_logic;
SIGNAL \z18|sram~608_regout\ : std_logic;
SIGNAL \z18|sram~1600\ : std_logic;
SIGNAL \z18|sram~1601\ : std_logic;
SIGNAL \z18|sram~960_regout\ : std_logic;
SIGNAL \z18|sram~576_regout\ : std_logic;
SIGNAL \z18|sram~1602\ : std_logic;
SIGNAL \z18|sram~1603\ : std_logic;
SIGNAL \z18|sram~1604_combout\ : std_logic;
SIGNAL \z18|sram~1607_combout\ : std_logic;
SIGNAL \z18|sram~544_regout\ : std_logic;
SIGNAL \z18|sram~448_regout\ : std_logic;
SIGNAL \z18|sram~1615\ : std_logic;
SIGNAL \z18|sram~1616\ : std_logic;
SIGNAL \z18|sram~416_regout\ : std_logic;
SIGNAL \z18|sram~320_regout\ : std_logic;
SIGNAL \z18|sram~1608\ : std_logic;
SIGNAL \z18|sram~1609\ : std_logic;
SIGNAL \z18|sram~160_regout\ : std_logic;
SIGNAL \z18|sram~64_regout\ : std_logic;
SIGNAL \z18|sram~1612\ : std_logic;
SIGNAL \z18|sram~1613\ : std_logic;
SIGNAL \z18|sram~288_regout\ : std_logic;
SIGNAL \z18|sram~192_regout\ : std_logic;
SIGNAL \z18|sram~1610\ : std_logic;
SIGNAL \z18|sram~1611\ : std_logic;
SIGNAL \z18|sram~1614_combout\ : std_logic;
SIGNAL \z18|sram~1617_combout\ : std_logic;
SIGNAL \z5|y1[26]~225_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \z5|y1[5]~74_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~141_combout\ : std_logic;
SIGNAL \z8|mem~783_regout\ : std_logic;
SIGNAL \z8|mem~655_regout\ : std_logic;
SIGNAL \z8|mem~2427\ : std_logic;
SIGNAL \z8|mem~1765\ : std_logic;
SIGNAL \z8|mem~975_regout\ : std_logic;
SIGNAL \z8|mem~2105\ : std_logic;
SIGNAL \z8|mem~847_regout\ : std_logic;
SIGNAL \z8|mem~591_regout\ : std_logic;
SIGNAL \z8|mem~719_regout\ : std_logic;
SIGNAL \z8|mem~1766\ : std_logic;
SIGNAL \z8|mem~2103\ : std_logic;
SIGNAL \z8|mem~687_regout\ : std_logic;
SIGNAL \z8|mem~559_regout\ : std_logic;
SIGNAL \z8|mem~1760_combout\ : std_logic;
SIGNAL \z8|mem~1761\ : std_logic;
SIGNAL \z8|mem~1762\ : std_logic;
SIGNAL \z8|mem~1007_regout\ : std_logic;
SIGNAL \z8|mem~2108\ : std_logic;
SIGNAL \z8|mem~751_regout\ : std_logic;
SIGNAL \z8|mem~623_regout\ : std_logic;
SIGNAL \z8|mem~879_regout\ : std_logic;
SIGNAL \z8|mem~1763\ : std_logic;
SIGNAL \z8|mem~1764_combout\ : std_logic;
SIGNAL \z8|mem~1767_combout\ : std_logic;
SIGNAL \z8|mem~239_regout\ : std_logic;
SIGNAL \z8|mem~2093\ : std_logic;
SIGNAL \z8|mem~271_regout\ : std_logic;
SIGNAL \z8|mem~1750\ : std_logic;
SIGNAL \z8|mem~207_regout\ : std_logic;
SIGNAL \z8|mem~175_regout\ : std_logic;
SIGNAL \z8|mem~1751\ : std_logic;
SIGNAL \z8|mem~495_regout\ : std_logic;
SIGNAL \z8|mem~2100\ : std_logic;
SIGNAL \z8|mem~527_regout\ : std_logic;
SIGNAL \z8|mem~1757\ : std_logic;
SIGNAL \z8|mem~463_regout\ : std_logic;
SIGNAL \z8|mem~431_regout\ : std_logic;
SIGNAL \z8|mem~1758\ : std_logic;
SIGNAL \z8|mem~367_regout\ : std_logic;
SIGNAL \z8|mem~2095\ : std_logic;
SIGNAL \z8|mem~303_regout\ : std_logic;
SIGNAL \z8|mem~1752\ : std_logic;
SIGNAL \z8|mem~335_regout\ : std_logic;
SIGNAL \z8|mem~399_regout\ : std_logic;
SIGNAL \z8|mem~1753\ : std_logic;
SIGNAL \z8|mem~79_regout\ : std_logic;
SIGNAL \z8|mem~111_regout\ : std_logic;
SIGNAL \z8|mem~2097\ : std_logic;
SIGNAL \z8|mem~47_regout\ : std_logic;
SIGNAL \z8|mem~1754\ : std_logic;
SIGNAL \z8|mem~1755_combout\ : std_logic;
SIGNAL \z8|mem~1756_combout\ : std_logic;
SIGNAL \z8|mem~1759_combout\ : std_logic;
SIGNAL \z4|y1[9]~69_combout\ : std_logic;
SIGNAL \z16|result~73_combout\ : std_logic;
SIGNAL \z16|Add0~175_combout\ : std_logic;
SIGNAL \z16|Add0~176_combout\ : std_logic;
SIGNAL \z8|mem~2101\ : std_logic;
SIGNAL \z8|mem~2094\ : std_logic;
SIGNAL \z8|mem~2098\ : std_logic;
SIGNAL \z8|mem~2096\ : std_logic;
SIGNAL \z8|mem~2099_combout\ : std_logic;
SIGNAL \z8|mem~2102_combout\ : std_logic;
SIGNAL \z8|rd1[9]~52_combout\ : std_logic;
SIGNAL \z16|Add0~173_combout\ : std_logic;
SIGNAL \z16|Add0~174_combout\ : std_logic;
SIGNAL \z16|Add0~112\ : std_logic;
SIGNAL \z16|Add0~112COUT1_239\ : std_logic;
SIGNAL \z16|Add0~114\ : std_logic;
SIGNAL \z16|Add0~114COUT1_241\ : std_logic;
SIGNAL \z16|Add0~115_combout\ : std_logic;
SIGNAL \z8|rd2[9]~63\ : std_logic;
SIGNAL \z18|sram~975_regout\ : std_logic;
SIGNAL \z18|sram~591_regout\ : std_logic;
SIGNAL \z18|sram~1243\ : std_logic;
SIGNAL \z18|sram~1244\ : std_logic;
SIGNAL \z18|sram~1039_regout\ : std_logic;
SIGNAL \z18|sram~655_regout\ : std_logic;
SIGNAL \z18|sram~1250\ : std_logic;
SIGNAL \z18|sram~1251\ : std_logic;
SIGNAL \z18|sram~943_regout\ : std_logic;
SIGNAL \z18|sram~559_regout\ : std_logic;
SIGNAL \z18|sram~1247\ : std_logic;
SIGNAL \z18|sram~1248\ : std_logic;
SIGNAL \z18|sram~1007_regout\ : std_logic;
SIGNAL \z18|sram~623_regout\ : std_logic;
SIGNAL \z18|sram~1245\ : std_logic;
SIGNAL \z18|sram~1246\ : std_logic;
SIGNAL \z18|sram~1249_combout\ : std_logic;
SIGNAL \z18|sram~1252_combout\ : std_logic;
SIGNAL \z18|sram~527_regout\ : std_logic;
SIGNAL \z18|sram~431_regout\ : std_logic;
SIGNAL \z18|sram~1260\ : std_logic;
SIGNAL \z18|sram~1261\ : std_logic;
SIGNAL \z18|sram~271_regout\ : std_logic;
SIGNAL \z18|sram~175_regout\ : std_logic;
SIGNAL \z18|sram~1253\ : std_logic;
SIGNAL \z18|sram~1254\ : std_logic;
SIGNAL \z18|sram~399_regout\ : std_logic;
SIGNAL \z18|sram~303_regout\ : std_logic;
SIGNAL \z18|sram~1255\ : std_logic;
SIGNAL \z18|sram~1256\ : std_logic;
SIGNAL \z18|sram~143_regout\ : std_logic;
SIGNAL \z18|sram~47_regout\ : std_logic;
SIGNAL \z18|sram~1257\ : std_logic;
SIGNAL \z18|sram~1258\ : std_logic;
SIGNAL \z18|sram~1259_combout\ : std_logic;
SIGNAL \z18|sram~1262_combout\ : std_logic;
SIGNAL \z18|sram~1263_combout\ : std_logic;
SIGNAL \z5|y1[9]~122_combout\ : std_logic;
SIGNAL \z16|result~41_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \z8|mem~2382_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \z13|mem_initial~49\ : std_logic;
SIGNAL \z8|mem~595_regout\ : std_logic;
SIGNAL \z8|mem~851_regout\ : std_logic;
SIGNAL \z8|mem~2267\ : std_logic;
SIGNAL \z8|mem~979_regout\ : std_logic;
SIGNAL \z8|mem~1323\ : std_logic;
SIGNAL \z8|mem~723_regout\ : std_logic;
SIGNAL \z8|mem~1324_combout\ : std_logic;
SIGNAL \z8|mem~787_regout\ : std_logic;
SIGNAL \z8|mem~659_regout\ : std_logic;
SIGNAL \z8|mem~2451\ : std_logic;
SIGNAL \z8|mem~563_regout\ : std_logic;
SIGNAL \z8|mem~1318\ : std_logic;
SIGNAL \z8|mem~1319\ : std_logic;
SIGNAL \z8|mem~1320\ : std_logic;
SIGNAL \z8|mem~1321\ : std_logic;
SIGNAL \z8|mem~1322_combout\ : std_logic;
SIGNAL \z8|mem~1325_combout\ : std_logic;
SIGNAL \z8|mem~531_regout\ : std_logic;
SIGNAL \z8|mem~2262\ : std_logic;
SIGNAL \z8|mem~499_regout\ : std_logic;
SIGNAL \z8|mem~1333\ : std_logic;
SIGNAL \z8|mem~467_regout\ : std_logic;
SIGNAL \z8|mem~435_regout\ : std_logic;
SIGNAL \z8|mem~1334\ : std_logic;
SIGNAL \z8|mem~275_regout\ : std_logic;
SIGNAL \z8|mem~2255\ : std_logic;
SIGNAL \z8|mem~243_regout\ : std_logic;
SIGNAL \z8|mem~1326\ : std_logic;
SIGNAL \z8|mem~211_regout\ : std_logic;
SIGNAL \z8|mem~179_regout\ : std_logic;
SIGNAL \z8|mem~1327\ : std_logic;
SIGNAL \z8|mem~307_regout\ : std_logic;
SIGNAL \z8|mem~2257\ : std_logic;
SIGNAL \z8|mem~371_regout\ : std_logic;
SIGNAL \z8|mem~1328\ : std_logic;
SIGNAL \z8|mem~339_regout\ : std_logic;
SIGNAL \z8|mem~403_regout\ : std_logic;
SIGNAL \z8|mem~1329\ : std_logic;
SIGNAL \z8|mem~83_regout\ : std_logic;
SIGNAL \z8|mem~51_regout\ : std_logic;
SIGNAL \z8|mem~2259\ : std_logic;
SIGNAL \z8|mem~115_regout\ : std_logic;
SIGNAL \z8|mem~1330\ : std_logic;
SIGNAL \z8|mem~1331_combout\ : std_logic;
SIGNAL \z8|mem~1332_combout\ : std_logic;
SIGNAL \z8|mem~1335_combout\ : std_logic;
SIGNAL \z8|rd2[13]~37\ : std_logic;
SIGNAL \z4|y1[13]~45_combout\ : std_logic;
SIGNAL \z16|result~77_combout\ : std_logic;
SIGNAL \z16|result~45_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~15_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~14_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~60_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~130_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~103_combout\ : std_logic;
SIGNAL \z8|mem~638_regout\ : std_logic;
SIGNAL \z8|mem~894_regout\ : std_logic;
SIGNAL \z8|mem~766_regout\ : std_logic;
SIGNAL \z8|mem~1662\ : std_logic;
SIGNAL \z8|mem~1022_regout\ : std_logic;
SIGNAL \z8|mem~1963\ : std_logic;
SIGNAL \z8|mem~1964_combout\ : std_logic;
SIGNAL \z8|mem~798_regout\ : std_logic;
SIGNAL \z8|mem~670_regout\ : std_logic;
SIGNAL \z8|mem~2416\ : std_logic;
SIGNAL \z8|mem~574_regout\ : std_logic;
SIGNAL \z8|mem~1958\ : std_logic;
SIGNAL \z8|mem~1959\ : std_logic;
SIGNAL \z8|mem~1960\ : std_logic;
SIGNAL \z8|mem~734_regout\ : std_logic;
SIGNAL \z8|mem~606_regout\ : std_logic;
SIGNAL \z8|mem~862_regout\ : std_logic;
SIGNAL \z8|mem~1665\ : std_logic;
SIGNAL \z8|mem~990_regout\ : std_logic;
SIGNAL \z8|mem~1961\ : std_logic;
SIGNAL \z8|mem~1962_combout\ : std_logic;
SIGNAL \z8|mem~1965_combout\ : std_logic;
SIGNAL \z8|mem~2372_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~24_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~66_combout\ : std_logic;
SIGNAL \z8|mem~386_regout\ : std_logic;
SIGNAL \z8|mem~1876\ : std_logic;
SIGNAL \z8|mem~418_regout\ : std_logic;
SIGNAL \z8|mem~1524\ : std_logic;
SIGNAL \z8|mem~354_regout\ : std_logic;
SIGNAL \z8|mem~322_regout\ : std_logic;
SIGNAL \z8|mem~1525\ : std_logic;
SIGNAL \z8|mem~514_regout\ : std_logic;
SIGNAL \z8|mem~1883\ : std_logic;
SIGNAL \z8|mem~450_regout\ : std_logic;
SIGNAL \z8|mem~1531\ : std_logic;
SIGNAL \z8|mem~482_regout\ : std_logic;
SIGNAL \z8|mem~546_regout\ : std_logic;
SIGNAL \z8|mem~1532\ : std_logic;
SIGNAL \z8|mem~258_regout\ : std_logic;
SIGNAL \z8|mem~290_regout\ : std_logic;
SIGNAL \z8|mem~226_regout\ : std_logic;
SIGNAL \z8|mem~1878\ : std_logic;
SIGNAL \z8|mem~194_regout\ : std_logic;
SIGNAL \z8|mem~1526\ : std_logic;
SIGNAL \z8|mem~1527\ : std_logic;
SIGNAL \z8|mem~1880\ : std_logic;
SIGNAL \z8|mem~130_regout\ : std_logic;
SIGNAL \z8|mem~1528_combout\ : std_logic;
SIGNAL \z8|mem~98_regout\ : std_logic;
SIGNAL \z8|mem~66_regout\ : std_logic;
SIGNAL \z8|mem~1529\ : std_logic;
SIGNAL \z8|mem~1530_combout\ : std_logic;
SIGNAL \z8|mem~1533_combout\ : std_logic;
SIGNAL \z8|mem~1521\ : std_logic;
SIGNAL \z8|mem~994_regout\ : std_logic;
SIGNAL \z8|mem~1888\ : std_logic;
SIGNAL \z8|mem~738_regout\ : std_logic;
SIGNAL \z8|mem~610_regout\ : std_logic;
SIGNAL \z8|mem~866_regout\ : std_logic;
SIGNAL \z8|mem~1522\ : std_logic;
SIGNAL \z8|mem~2440\ : std_logic;
SIGNAL \z8|mem~642_regout\ : std_logic;
SIGNAL \z8|mem~770_regout\ : std_logic;
SIGNAL \z8|mem~898_regout\ : std_logic;
SIGNAL \z8|mem~1891\ : std_logic;
SIGNAL \z8|mem~1026_regout\ : std_logic;
SIGNAL \z8|mem~1518\ : std_logic;
SIGNAL \z8|mem~1519_combout\ : std_logic;
SIGNAL \z8|mem~1520_combout\ : std_logic;
SIGNAL \z8|mem~578_regout\ : std_logic;
SIGNAL \z8|mem~706_regout\ : std_logic;
SIGNAL \z8|mem~1886\ : std_logic;
SIGNAL \z8|mem~962_regout\ : std_logic;
SIGNAL \z8|mem~1516\ : std_logic;
SIGNAL \z8|mem~1517_combout\ : std_logic;
SIGNAL \z8|mem~1523_combout\ : std_logic;
SIGNAL \z8|rd2[28]~48\ : std_logic;
SIGNAL \z4|y1[28]~56_combout\ : std_logic;
SIGNAL \z16|Add0~196_combout\ : std_logic;
SIGNAL \z8|mem~1877\ : std_logic;
SIGNAL \z8|mem~1884\ : std_logic;
SIGNAL \z8|mem~1879\ : std_logic;
SIGNAL \z8|mem~1881\ : std_logic;
SIGNAL \z8|mem~1882_combout\ : std_logic;
SIGNAL \z8|mem~1885_combout\ : std_logic;
SIGNAL \z8|rd1[28]~48_combout\ : std_logic;
SIGNAL \z5|y1[27]~211_combout\ : std_logic;
SIGNAL \z8|mem~577_regout\ : std_logic;
SIGNAL \z8|mem~1426\ : std_logic;
SIGNAL \z8|mem~961_regout\ : std_logic;
SIGNAL \z8|mem~705_regout\ : std_logic;
SIGNAL \z8|mem~1868\ : std_logic;
SIGNAL \z8|mem~1869_combout\ : std_logic;
SIGNAL \z8|mem~1873\ : std_logic;
SIGNAL \z8|mem~1025_regout\ : std_logic;
SIGNAL \z8|mem~1428\ : std_logic;
SIGNAL \z8|mem~897_regout\ : std_logic;
SIGNAL \z8|mem~641_regout\ : std_logic;
SIGNAL \z8|mem~769_regout\ : std_logic;
SIGNAL \z8|mem~1874\ : std_logic;
SIGNAL \z8|mem~673_regout\ : std_logic;
SIGNAL \z8|mem~801_regout\ : std_logic;
SIGNAL \z8|mem~2421\ : std_logic;
SIGNAL \z8|mem~1870\ : std_logic;
SIGNAL \z8|mem~865_regout\ : std_logic;
SIGNAL \z8|mem~609_regout\ : std_logic;
SIGNAL \z8|mem~737_regout\ : std_logic;
SIGNAL \z8|mem~1431\ : std_logic;
SIGNAL \z8|mem~993_regout\ : std_logic;
SIGNAL \z8|mem~1871\ : std_logic;
SIGNAL \z8|mem~1872_combout\ : std_logic;
SIGNAL \z8|mem~1875_combout\ : std_logic;
SIGNAL \z8|mem~1865\ : std_logic;
SIGNAL \z8|mem~513_regout\ : std_logic;
SIGNAL \z8|mem~545_regout\ : std_logic;
SIGNAL \z8|mem~1866\ : std_logic;
SIGNAL \z8|mem~193_regout\ : std_logic;
SIGNAL \z8|mem~1434\ : std_logic;
SIGNAL \z8|mem~225_regout\ : std_logic;
SIGNAL \z8|mem~1858\ : std_logic;
SIGNAL \z8|mem~257_regout\ : std_logic;
SIGNAL \z8|mem~289_regout\ : std_logic;
SIGNAL \z8|mem~1859\ : std_logic;
SIGNAL \z8|mem~417_regout\ : std_logic;
SIGNAL \z8|mem~1436\ : std_logic;
SIGNAL \z8|mem~353_regout\ : std_logic;
SIGNAL \z8|mem~1860\ : std_logic;
SIGNAL \z8|mem~385_regout\ : std_logic;
SIGNAL \z8|mem~321_regout\ : std_logic;
SIGNAL \z8|mem~1861\ : std_logic;
SIGNAL \z8|mem~1862\ : std_logic;
SIGNAL \z8|mem~129_regout\ : std_logic;
SIGNAL \z8|mem~65_regout\ : std_logic;
SIGNAL \z8|mem~1863\ : std_logic;
SIGNAL \z8|mem~1864_combout\ : std_logic;
SIGNAL \z8|mem~1867_combout\ : std_logic;
SIGNAL \z8|rd1[27]~47_combout\ : std_logic;
SIGNAL \z16|result~27_combout\ : std_logic;
SIGNAL \z16|result~59_combout\ : std_logic;
SIGNAL \z5|y1[27]~237_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~46_combout\ : std_logic;
SIGNAL \z8|mem~2367_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~18_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~47_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~129_combout\ : std_logic;
SIGNAL \z5|y1[27]~238_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~122_combout\ : std_logic;
SIGNAL \z8|mem~447_regout\ : std_logic;
SIGNAL \z8|mem~1621\ : std_logic;
SIGNAL \z8|mem~479_regout\ : std_logic;
SIGNAL \z8|mem~1919\ : std_logic;
SIGNAL \z8|mem~543_regout\ : std_logic;
SIGNAL \z8|mem~511_regout\ : std_logic;
SIGNAL \z8|mem~1920\ : std_logic;
SIGNAL \z8|mem~191_regout\ : std_logic;
SIGNAL \z8|mem~1614\ : std_logic;
SIGNAL \z8|mem~223_regout\ : std_logic;
SIGNAL \z8|mem~1912\ : std_logic;
SIGNAL \z8|mem~287_regout\ : std_logic;
SIGNAL \z8|mem~255_regout\ : std_logic;
SIGNAL \z8|mem~1913\ : std_logic;
SIGNAL \z8|mem~415_regout\ : std_logic;
SIGNAL \z8|mem~1616\ : std_logic;
SIGNAL \z8|mem~351_regout\ : std_logic;
SIGNAL \z8|mem~1914\ : std_logic;
SIGNAL \z8|mem~319_regout\ : std_logic;
SIGNAL \z8|mem~383_regout\ : std_logic;
SIGNAL \z8|mem~1915\ : std_logic;
SIGNAL \z8|mem~1916\ : std_logic;
SIGNAL \z8|mem~63_regout\ : std_logic;
SIGNAL \z8|mem~127_regout\ : std_logic;
SIGNAL \z8|mem~1917\ : std_logic;
SIGNAL \z8|mem~1918_combout\ : std_logic;
SIGNAL \z8|mem~1921_combout\ : std_logic;
SIGNAL \z8|rd1[25]~45_combout\ : std_logic;
SIGNAL \z8|mem~1615\ : std_logic;
SIGNAL \z8|mem~1622\ : std_logic;
SIGNAL \z8|mem~1617\ : std_logic;
SIGNAL \z8|mem~95_regout\ : std_logic;
SIGNAL \z8|mem~1618\ : std_logic;
SIGNAL \z8|mem~1619_combout\ : std_logic;
SIGNAL \z8|mem~1620_combout\ : std_logic;
SIGNAL \z8|mem~1623_combout\ : std_logic;
SIGNAL \z8|mem~1611\ : std_logic;
SIGNAL \z8|mem~991_regout\ : std_logic;
SIGNAL \z8|mem~1924\ : std_logic;
SIGNAL \z8|mem~863_regout\ : std_logic;
SIGNAL \z8|mem~607_regout\ : std_logic;
SIGNAL \z8|mem~735_regout\ : std_logic;
SIGNAL \z8|mem~1612\ : std_logic;
SIGNAL \z8|mem~639_regout\ : std_logic;
SIGNAL \z8|mem~895_regout\ : std_logic;
SIGNAL \z8|mem~767_regout\ : std_logic;
SIGNAL \z8|mem~1927\ : std_logic;
SIGNAL \z8|mem~1023_regout\ : std_logic;
SIGNAL \z8|mem~1608\ : std_logic;
SIGNAL \z8|mem~1609_combout\ : std_logic;
SIGNAL \z8|mem~1922\ : std_logic;
SIGNAL \z8|mem~959_regout\ : std_logic;
SIGNAL \z8|mem~1606\ : std_logic;
SIGNAL \z8|mem~1607_combout\ : std_logic;
SIGNAL \z8|mem~1610_combout\ : std_logic;
SIGNAL \z8|mem~799_regout\ : std_logic;
SIGNAL \z8|mem~671_regout\ : std_logic;
SIGNAL \z8|mem~2435\ : std_logic;
SIGNAL \z8|mem~1613_combout\ : std_logic;
SIGNAL \z8|rd2[25]~53\ : std_logic;
SIGNAL \z4|y1[25]~61_combout\ : std_logic;
SIGNAL \z16|result~25_combout\ : std_logic;
SIGNAL \z16|result~57_combout\ : std_logic;
SIGNAL \z5|y1[25]~219_combout\ : std_logic;
SIGNAL \z5|y1[25]~220_combout\ : std_logic;
SIGNAL \z16|Add0~193_combout\ : std_logic;
SIGNAL \z16|Add0~147_combout\ : std_logic;
SIGNAL \z5|y1[25]~221_combout\ : std_logic;
SIGNAL \z5|y1[25]~222_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~61_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~139_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~142_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \z5|y1[25]~217_combout\ : std_logic;
SIGNAL \z5|y1[25]~218_combout\ : std_logic;
SIGNAL \z5|y1[25]~223_combout\ : std_logic;
SIGNAL \z18|sram~959_regout\ : std_logic;
SIGNAL \z18|sram~575_regout\ : std_logic;
SIGNAL \z18|sram~1582\ : std_logic;
SIGNAL \z18|sram~1583\ : std_logic;
SIGNAL \z18|sram~1023_regout\ : std_logic;
SIGNAL \z18|sram~639_regout\ : std_logic;
SIGNAL \z18|sram~1580\ : std_logic;
SIGNAL \z18|sram~1581\ : std_logic;
SIGNAL \z18|sram~1584_combout\ : std_logic;
SIGNAL \z18|sram~1055_regout\ : std_logic;
SIGNAL \z18|sram~671_regout\ : std_logic;
SIGNAL \z18|sram~1585\ : std_logic;
SIGNAL \z18|sram~1586\ : std_logic;
SIGNAL \z18|sram~991_regout\ : std_logic;
SIGNAL \z18|sram~607_regout\ : std_logic;
SIGNAL \z18|sram~1578\ : std_logic;
SIGNAL \z18|sram~1579\ : std_logic;
SIGNAL \z18|sram~1587_combout\ : std_logic;
SIGNAL \z18|sram~287_regout\ : std_logic;
SIGNAL \z18|sram~191_regout\ : std_logic;
SIGNAL \z18|sram~1588\ : std_logic;
SIGNAL \z18|sram~1589\ : std_logic;
SIGNAL \z18|sram~543_regout\ : std_logic;
SIGNAL \z18|sram~447_regout\ : std_logic;
SIGNAL \z18|sram~1595\ : std_logic;
SIGNAL \z18|sram~1596\ : std_logic;
SIGNAL \z18|sram~415_regout\ : std_logic;
SIGNAL \z18|sram~319_regout\ : std_logic;
SIGNAL \z18|sram~1590\ : std_logic;
SIGNAL \z18|sram~1591\ : std_logic;
SIGNAL \z18|sram~159_regout\ : std_logic;
SIGNAL \z18|sram~63_regout\ : std_logic;
SIGNAL \z18|sram~1592\ : std_logic;
SIGNAL \z18|sram~1593\ : std_logic;
SIGNAL \z18|sram~1594_combout\ : std_logic;
SIGNAL \z18|sram~1597_combout\ : std_logic;
SIGNAL \z5|y1[25]~216_combout\ : std_logic;
SIGNAL \z5|y1[25]~224\ : std_logic;
SIGNAL \z8|mem~575_regout\ : std_logic;
SIGNAL \z8|mem~703_regout\ : std_logic;
SIGNAL \z8|mem~1923\ : std_logic;
SIGNAL \z8|mem~1928\ : std_logic;
SIGNAL \z8|mem~2418\ : std_logic;
SIGNAL \z8|mem~1925\ : std_logic;
SIGNAL \z8|mem~1926_combout\ : std_logic;
SIGNAL \z8|mem~1929_combout\ : std_logic;
SIGNAL \z8|mem~2370_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \z5|y1[27]~235_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~37_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \z5|y1[27]~236_combout\ : std_logic;
SIGNAL \z5|y1[27]~239_combout\ : std_logic;
SIGNAL \z8|mem~1895\ : std_logic;
SIGNAL \z8|mem~1902\ : std_logic;
SIGNAL \z8|mem~1899\ : std_logic;
SIGNAL \z8|mem~1897\ : std_logic;
SIGNAL \z8|mem~1900_combout\ : std_logic;
SIGNAL \z8|mem~1903_combout\ : std_logic;
SIGNAL \z8|rd1[26]~46_combout\ : std_logic;
SIGNAL \z4|y1[26]~60_combout\ : std_logic;
SIGNAL \z16|Add0~194_combout\ : std_logic;
SIGNAL \z16|Add0~148\ : std_logic;
SIGNAL \z16|Add0~148COUT1_267\ : std_logic;
SIGNAL \z16|Add0~150\ : std_logic;
SIGNAL \z16|Add0~150COUT1_269\ : std_logic;
SIGNAL \z16|Add0~151_combout\ : std_logic;
SIGNAL \z5|y1[27]~240_combout\ : std_logic;
SIGNAL \z5|y1[27]~241_combout\ : std_logic;
SIGNAL \z18|sram~1057_regout\ : std_logic;
SIGNAL \z18|sram~673_regout\ : std_logic;
SIGNAL \z18|sram~1625\ : std_logic;
SIGNAL \z18|sram~1626\ : std_logic;
SIGNAL \z18|sram~993_regout\ : std_logic;
SIGNAL \z8|mem~2445\ : std_logic;
SIGNAL \z8|mem~1432\ : std_logic;
SIGNAL \z8|mem~1427\ : std_logic;
SIGNAL \z8|mem~1429\ : std_logic;
SIGNAL \z8|mem~1430_combout\ : std_logic;
SIGNAL \z8|mem~1433_combout\ : std_logic;
SIGNAL \z18|sram~609_regout\ : std_logic;
SIGNAL \z18|sram~1618\ : std_logic;
SIGNAL \z18|sram~1619\ : std_logic;
SIGNAL \z18|sram~961_regout\ : std_logic;
SIGNAL \z18|sram~577_regout\ : std_logic;
SIGNAL \z18|sram~1622\ : std_logic;
SIGNAL \z18|sram~1623\ : std_logic;
SIGNAL \z18|sram~1025_regout\ : std_logic;
SIGNAL \z18|sram~641_regout\ : std_logic;
SIGNAL \z18|sram~1620\ : std_logic;
SIGNAL \z18|sram~1621\ : std_logic;
SIGNAL \z18|sram~1624_combout\ : std_logic;
SIGNAL \z18|sram~1627_combout\ : std_logic;
SIGNAL \z18|sram~289_regout\ : std_logic;
SIGNAL \z18|sram~193_regout\ : std_logic;
SIGNAL \z18|sram~1628\ : std_logic;
SIGNAL \z18|sram~1629\ : std_logic;
SIGNAL \z18|sram~545_regout\ : std_logic;
SIGNAL \z18|sram~449_regout\ : std_logic;
SIGNAL \z18|sram~1635\ : std_logic;
SIGNAL \z18|sram~1636\ : std_logic;
SIGNAL \z18|sram~417_regout\ : std_logic;
SIGNAL \z18|sram~321_regout\ : std_logic;
SIGNAL \z18|sram~1630\ : std_logic;
SIGNAL \z18|sram~1631\ : std_logic;
SIGNAL \z18|sram~161_regout\ : std_logic;
SIGNAL \z18|sram~65_regout\ : std_logic;
SIGNAL \z18|sram~1632\ : std_logic;
SIGNAL \z18|sram~1633\ : std_logic;
SIGNAL \z18|sram~1634_combout\ : std_logic;
SIGNAL \z18|sram~1637_combout\ : std_logic;
SIGNAL \z5|y1[27]~234_combout\ : std_logic;
SIGNAL \z5|y1[27]~242\ : std_logic;
SIGNAL \z8|mem~1441\ : std_logic;
SIGNAL \z8|mem~481_regout\ : std_logic;
SIGNAL \z8|mem~449_regout\ : std_logic;
SIGNAL \z8|mem~1442\ : std_logic;
SIGNAL \z8|mem~1435\ : std_logic;
SIGNAL \z8|mem~1437\ : std_logic;
SIGNAL \z8|mem~97_regout\ : std_logic;
SIGNAL \z8|mem~1438\ : std_logic;
SIGNAL \z8|mem~1439_combout\ : std_logic;
SIGNAL \z8|mem~1440_combout\ : std_logic;
SIGNAL \z8|mem~1443_combout\ : std_logic;
SIGNAL \z8|rd2[27]~43\ : std_logic;
SIGNAL \z4|y1[27]~51_combout\ : std_logic;
SIGNAL \z16|Add0~195_combout\ : std_logic;
SIGNAL \z16|Add0~152\ : std_logic;
SIGNAL \z16|Add0~152COUT1_271\ : std_logic;
SIGNAL \z16|Add0~153_combout\ : std_logic;
SIGNAL \z16|result~28_combout\ : std_logic;
SIGNAL \z5|y1[29]~293_combout\ : std_logic;
SIGNAL \z5|y1[29]~243_combout\ : std_logic;
SIGNAL \z5|y1[29]~244_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~147_combout\ : std_logic;
SIGNAL \z5|y1[28]~245_combout\ : std_logic;
SIGNAL \z5|y1[29]~248_combout\ : std_logic;
SIGNAL \z5|y1[29]~294_combout\ : std_logic;
SIGNAL \z16|result~60_combout\ : std_logic;
SIGNAL \z5|y1[28]~249_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \z16|Mux29~8_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \z5|y1[28]~246_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \z5|y1[28]~247_combout\ : std_logic;
SIGNAL \z5|y1[28]~250_combout\ : std_logic;
SIGNAL \z5|y1[28]~251_combout\ : std_logic;
SIGNAL \z5|y1[28]~252_combout\ : std_logic;
SIGNAL \z5|y1[28]~253_combout\ : std_logic;
SIGNAL \z5|y1[28]~295_combout\ : std_logic;
SIGNAL \z18|sram~1058_regout\ : std_logic;
SIGNAL \z18|sram~674_regout\ : std_logic;
SIGNAL \z18|sram~1645\ : std_logic;
SIGNAL \z18|sram~1646\ : std_logic;
SIGNAL \z18|sram~1026_regout\ : std_logic;
SIGNAL \z18|sram~642_regout\ : std_logic;
SIGNAL \z18|sram~1638\ : std_logic;
SIGNAL \z18|sram~1639\ : std_logic;
SIGNAL \z18|sram~994_regout\ : std_logic;
SIGNAL \z18|sram~610_regout\ : std_logic;
SIGNAL \z18|sram~1640\ : std_logic;
SIGNAL \z18|sram~1641\ : std_logic;
SIGNAL \z18|sram~962_regout\ : std_logic;
SIGNAL \z18|sram~578_regout\ : std_logic;
SIGNAL \z18|sram~1642\ : std_logic;
SIGNAL \z18|sram~1643\ : std_logic;
SIGNAL \z18|sram~1644_combout\ : std_logic;
SIGNAL \z18|sram~1647_combout\ : std_logic;
SIGNAL \z18|sram~546_regout\ : std_logic;
SIGNAL \z18|sram~450_regout\ : std_logic;
SIGNAL \z18|sram~1655\ : std_logic;
SIGNAL \z18|sram~1656\ : std_logic;
SIGNAL \z18|sram~418_regout\ : std_logic;
SIGNAL \z18|sram~322_regout\ : std_logic;
SIGNAL \z18|sram~1648\ : std_logic;
SIGNAL \z18|sram~1649\ : std_logic;
SIGNAL \z18|sram~290_regout\ : std_logic;
SIGNAL \z18|sram~194_regout\ : std_logic;
SIGNAL \z18|sram~1650\ : std_logic;
SIGNAL \z18|sram~1651\ : std_logic;
SIGNAL \z18|sram~162_regout\ : std_logic;
SIGNAL \z18|sram~66_regout\ : std_logic;
SIGNAL \z18|sram~1652\ : std_logic;
SIGNAL \z18|sram~1653\ : std_logic;
SIGNAL \z18|sram~1654_combout\ : std_logic;
SIGNAL \z18|sram~1657_combout\ : std_logic;
SIGNAL \z5|y1[28]~254_combout\ : std_logic;
SIGNAL \z5|y1[28]~255\ : std_logic;
SIGNAL \z8|mem~674_regout\ : std_logic;
SIGNAL \z8|mem~802_regout\ : std_logic;
SIGNAL \z8|mem~2420\ : std_logic;
SIGNAL \z8|mem~1887\ : std_logic;
SIGNAL \z8|mem~1889\ : std_logic;
SIGNAL \z8|mem~1890_combout\ : std_logic;
SIGNAL \z8|mem~1892\ : std_logic;
SIGNAL \z8|mem~1893_combout\ : std_logic;
SIGNAL \z8|mem~2368_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~19_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~72_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~73_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~133_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~148_combout\ : std_logic;
SIGNAL \z16|result~13_combout\ : std_logic;
SIGNAL \z5|y1[10]~109_combout\ : std_logic;
SIGNAL \z5|y1[10]~108_combout\ : std_logic;
SIGNAL \z5|y1[13]~139_combout\ : std_logic;
SIGNAL \z5|y1[13]~140_combout\ : std_logic;
SIGNAL \z5|y1[13]~141_combout\ : std_logic;
SIGNAL \z5|y1[13]~142_combout\ : std_logic;
SIGNAL \z5|y1[13]~290_combout\ : std_logic;
SIGNAL \z8|mem~2263\ : std_logic;
SIGNAL \z8|mem~2256\ : std_logic;
SIGNAL \z8|mem~2258\ : std_logic;
SIGNAL \z8|mem~2260\ : std_logic;
SIGNAL \z8|mem~2261_combout\ : std_logic;
SIGNAL \z8|mem~2264_combout\ : std_logic;
SIGNAL \z8|rd1[13]~55_combout\ : std_logic;
SIGNAL \z16|Add0~181_combout\ : std_logic;
SIGNAL \z16|Add0~116\ : std_logic;
SIGNAL \z16|Add0~180_combout\ : std_logic;
SIGNAL \z8|mem~2274\ : std_logic;
SIGNAL \z8|mem~2276\ : std_logic;
SIGNAL \z8|mem~2278\ : std_logic;
SIGNAL \z8|mem~2279_combout\ : std_logic;
SIGNAL \z8|mem~2281\ : std_logic;
SIGNAL \z8|mem~2282_combout\ : std_logic;
SIGNAL \z8|rd1[11]~54_combout\ : std_logic;
SIGNAL \z16|Add0~179_combout\ : std_logic;
SIGNAL \z16|Add0~177_combout\ : std_logic;
SIGNAL \z16|Add0~178_combout\ : std_logic;
SIGNAL \z8|rd1[10]~53_combout\ : std_logic;
SIGNAL \z16|Add0~118\ : std_logic;
SIGNAL \z16|Add0~118COUT1_243\ : std_logic;
SIGNAL \z16|Add0~120\ : std_logic;
SIGNAL \z16|Add0~120COUT1_245\ : std_logic;
SIGNAL \z16|Add0~122\ : std_logic;
SIGNAL \z16|Add0~122COUT1_247\ : std_logic;
SIGNAL \z16|Add0~123_combout\ : std_logic;
SIGNAL \z18|sram~1043_regout\ : std_logic;
SIGNAL \z18|sram~659_regout\ : std_logic;
SIGNAL \z18|sram~1334\ : std_logic;
SIGNAL \z18|sram~1335\ : std_logic;
SIGNAL \z18|sram~979_regout\ : std_logic;
SIGNAL \z18|sram~595_regout\ : std_logic;
SIGNAL \z18|sram~1327\ : std_logic;
SIGNAL \z18|sram~1328\ : std_logic;
SIGNAL \z18|sram~1011_regout\ : std_logic;
SIGNAL \z18|sram~627_regout\ : std_logic;
SIGNAL \z18|sram~1329\ : std_logic;
SIGNAL \z18|sram~1330\ : std_logic;
SIGNAL \z18|sram~947_regout\ : std_logic;
SIGNAL \z18|sram~563_regout\ : std_logic;
SIGNAL \z18|sram~1331\ : std_logic;
SIGNAL \z18|sram~1332\ : std_logic;
SIGNAL \z18|sram~1333_combout\ : std_logic;
SIGNAL \z18|sram~1336_combout\ : std_logic;
SIGNAL \z18|sram~275_regout\ : std_logic;
SIGNAL \z18|sram~179_regout\ : std_logic;
SIGNAL \z18|sram~1337\ : std_logic;
SIGNAL \z18|sram~1338\ : std_logic;
SIGNAL \z18|sram~531_regout\ : std_logic;
SIGNAL \z18|sram~435_regout\ : std_logic;
SIGNAL \z18|sram~1344\ : std_logic;
SIGNAL \z18|sram~1345\ : std_logic;
SIGNAL \z18|sram~403_regout\ : std_logic;
SIGNAL \z18|sram~307_regout\ : std_logic;
SIGNAL \z18|sram~1339\ : std_logic;
SIGNAL \z18|sram~1340\ : std_logic;
SIGNAL \z18|sram~147_regout\ : std_logic;
SIGNAL \z18|sram~51_regout\ : std_logic;
SIGNAL \z18|sram~1341\ : std_logic;
SIGNAL \z18|sram~1342\ : std_logic;
SIGNAL \z18|sram~1343_combout\ : std_logic;
SIGNAL \z18|sram~1346_combout\ : std_logic;
SIGNAL \z18|sram~1347_combout\ : std_logic;
SIGNAL \z5|y1[13]~143_combout\ : std_logic;
SIGNAL \z8|mem~2270\ : std_logic;
SIGNAL \z8|mem~1011_regout\ : std_logic;
SIGNAL \z8|mem~883_regout\ : std_logic;
SIGNAL \z8|mem~627_regout\ : std_logic;
SIGNAL \z8|mem~755_regout\ : std_logic;
SIGNAL \z8|mem~2271\ : std_logic;
SIGNAL \z8|mem~691_regout\ : std_logic;
SIGNAL \z8|mem~947_regout\ : std_logic;
SIGNAL \z8|mem~2265\ : std_logic;
SIGNAL \z8|mem~2266_combout\ : std_logic;
SIGNAL \z8|mem~2268\ : std_logic;
SIGNAL \z8|mem~2399\ : std_logic;
SIGNAL \z8|mem~2269_combout\ : std_logic;
SIGNAL \z8|mem~2272_combout\ : std_logic;
SIGNAL \z8|mem~2386_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~76_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~77_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~121_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~120_combout\ : std_logic;
SIGNAL \z16|result~9_combout\ : std_logic;
SIGNAL \z5|y1[9]~118_combout\ : std_logic;
SIGNAL \z5|y1[9]~119_combout\ : std_logic;
SIGNAL \z5|y1[9]~120_combout\ : std_logic;
SIGNAL \z5|y1[9]~121_combout\ : std_logic;
SIGNAL \z5|y1[9]~286_combout\ : std_logic;
SIGNAL \z8|mem~943_regout\ : std_logic;
SIGNAL \z8|mem~2104\ : std_logic;
SIGNAL \z8|mem~2408\ : std_logic;
SIGNAL \z8|mem~2106\ : std_logic;
SIGNAL \z8|mem~2107_combout\ : std_logic;
SIGNAL \z8|mem~2109\ : std_logic;
SIGNAL \z8|mem~2110_combout\ : std_logic;
SIGNAL \z8|mem~2379_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \z8|mem~629_regout\ : std_logic;
SIGNAL \z8|mem~757_regout\ : std_logic;
SIGNAL \z8|mem~885_regout\ : std_logic;
SIGNAL \z8|mem~1446\ : std_logic;
SIGNAL \z8|mem~1013_regout\ : std_logic;
SIGNAL \z8|mem~2216\ : std_logic;
SIGNAL \z8|mem~2217_combout\ : std_logic;
SIGNAL \z8|mem~661_regout\ : std_logic;
SIGNAL \z8|mem~789_regout\ : std_logic;
SIGNAL \z8|mem~2402\ : std_logic;
SIGNAL \z8|mem~2213\ : std_logic;
SIGNAL \z8|mem~853_regout\ : std_logic;
SIGNAL \z8|mem~597_regout\ : std_logic;
SIGNAL \z8|mem~725_regout\ : std_logic;
SIGNAL \z8|mem~1449\ : std_logic;
SIGNAL \z8|mem~981_regout\ : std_logic;
SIGNAL \z8|mem~2214\ : std_logic;
SIGNAL \z8|mem~2215_combout\ : std_logic;
SIGNAL \z8|mem~565_regout\ : std_logic;
SIGNAL \z8|mem~1444\ : std_logic;
SIGNAL \z8|mem~949_regout\ : std_logic;
SIGNAL \z8|mem~693_regout\ : std_logic;
SIGNAL \z8|mem~2211\ : std_logic;
SIGNAL \z8|mem~2212_combout\ : std_logic;
SIGNAL \z8|mem~2218_combout\ : std_logic;
SIGNAL \z8|rd1[15]~43_combout\ : std_logic;
SIGNAL \z8|mem~1452\ : std_logic;
SIGNAL \z8|mem~213_regout\ : std_logic;
SIGNAL \z8|mem~181_regout\ : std_logic;
SIGNAL \z8|mem~1453\ : std_logic;
SIGNAL \z8|mem~533_regout\ : std_logic;
SIGNAL \z8|mem~2208\ : std_logic;
SIGNAL \z8|mem~501_regout\ : std_logic;
SIGNAL \z8|mem~1459\ : std_logic;
SIGNAL \z8|mem~469_regout\ : std_logic;
SIGNAL \z8|mem~437_regout\ : std_logic;
SIGNAL \z8|mem~1460\ : std_logic;
SIGNAL \z8|mem~309_regout\ : std_logic;
SIGNAL \z8|mem~2203\ : std_logic;
SIGNAL \z8|mem~373_regout\ : std_logic;
SIGNAL \z8|mem~1454\ : std_logic;
SIGNAL \z8|mem~341_regout\ : std_logic;
SIGNAL \z8|mem~405_regout\ : std_logic;
SIGNAL \z8|mem~1455\ : std_logic;
SIGNAL \z8|mem~85_regout\ : std_logic;
SIGNAL \z8|mem~53_regout\ : std_logic;
SIGNAL \z8|mem~2205\ : std_logic;
SIGNAL \z8|mem~117_regout\ : std_logic;
SIGNAL \z8|mem~1456\ : std_logic;
SIGNAL \z8|mem~1457_combout\ : std_logic;
SIGNAL \z8|mem~1458_combout\ : std_logic;
SIGNAL \z8|mem~1461_combout\ : std_logic;
SIGNAL \z8|mem~1450\ : std_logic;
SIGNAL \z8|mem~2444\ : std_logic;
SIGNAL \z8|mem~1447\ : std_logic;
SIGNAL \z8|mem~1445\ : std_logic;
SIGNAL \z8|mem~1448_combout\ : std_logic;
SIGNAL \z8|mem~1451_combout\ : std_logic;
SIGNAL \z8|rd2[15]~44\ : std_logic;
SIGNAL \z4|y1[15]~52_combout\ : std_logic;
SIGNAL \z16|result~47_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~49_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~136_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~36_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~58_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~59_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~51_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~112_combout\ : std_logic;
SIGNAL \z16|result~15_combout\ : std_logic;
SIGNAL \z5|y1[15]~150_combout\ : std_logic;
SIGNAL \z5|y1[15]~151_combout\ : std_logic;
SIGNAL \z5|y1[15]~152_combout\ : std_logic;
SIGNAL \z5|y1[15]~153_combout\ : std_logic;
SIGNAL \z5|y1[15]~292_combout\ : std_logic;
SIGNAL \z16|result~79_combout\ : std_logic;
SIGNAL \z16|Add0~183_combout\ : std_logic;
SIGNAL \z16|Add0~127_combout\ : std_logic;
SIGNAL \z18|sram~1045_regout\ : std_logic;
SIGNAL \z18|sram~661_regout\ : std_logic;
SIGNAL \z18|sram~1376\ : std_logic;
SIGNAL \z18|sram~1377\ : std_logic;
SIGNAL \z18|sram~981_regout\ : std_logic;
SIGNAL \z18|sram~597_regout\ : std_logic;
SIGNAL \z18|sram~1369\ : std_logic;
SIGNAL \z18|sram~1370\ : std_logic;
SIGNAL \z18|sram~949_regout\ : std_logic;
SIGNAL \z18|sram~565_regout\ : std_logic;
SIGNAL \z18|sram~1373\ : std_logic;
SIGNAL \z18|sram~1374\ : std_logic;
SIGNAL \z18|sram~1013_regout\ : std_logic;
SIGNAL \z18|sram~629_regout\ : std_logic;
SIGNAL \z18|sram~1371\ : std_logic;
SIGNAL \z18|sram~1372\ : std_logic;
SIGNAL \z18|sram~1375_combout\ : std_logic;
SIGNAL \z18|sram~1378_combout\ : std_logic;
SIGNAL \z18|sram~277_regout\ : std_logic;
SIGNAL \z18|sram~181_regout\ : std_logic;
SIGNAL \z18|sram~1379\ : std_logic;
SIGNAL \z18|sram~1380\ : std_logic;
SIGNAL \z18|sram~533_regout\ : std_logic;
SIGNAL \z18|sram~437_regout\ : std_logic;
SIGNAL \z18|sram~1386\ : std_logic;
SIGNAL \z18|sram~1387\ : std_logic;
SIGNAL \z18|sram~405_regout\ : std_logic;
SIGNAL \z18|sram~309_regout\ : std_logic;
SIGNAL \z18|sram~1381\ : std_logic;
SIGNAL \z18|sram~1382\ : std_logic;
SIGNAL \z18|sram~149_regout\ : std_logic;
SIGNAL \z18|sram~53_regout\ : std_logic;
SIGNAL \z18|sram~1383\ : std_logic;
SIGNAL \z18|sram~1384\ : std_logic;
SIGNAL \z18|sram~1385_combout\ : std_logic;
SIGNAL \z18|sram~1388_combout\ : std_logic;
SIGNAL \z18|sram~1389_combout\ : std_logic;
SIGNAL \z5|y1[15]~154_combout\ : std_logic;
SIGNAL \z8|mem~2201\ : std_logic;
SIGNAL \z8|mem~245_regout\ : std_logic;
SIGNAL \z8|mem~277_regout\ : std_logic;
SIGNAL \z8|mem~2202\ : std_logic;
SIGNAL \z8|mem~2209\ : std_logic;
SIGNAL \z8|mem~2204\ : std_logic;
SIGNAL \z8|mem~2206\ : std_logic;
SIGNAL \z8|mem~2207_combout\ : std_logic;
SIGNAL \z8|mem~2210_combout\ : std_logic;
SIGNAL \z8|mem~2385_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \z5|y1[26]~226_combout\ : std_logic;
SIGNAL \z5|y1[26]~227_combout\ : std_logic;
SIGNAL \z5|y1[26]~230_combout\ : std_logic;
SIGNAL \z16|Add0~149_combout\ : std_logic;
SIGNAL \z5|y1[26]~231_combout\ : std_logic;
SIGNAL \z16|result~26_combout\ : std_logic;
SIGNAL \z16|result~58_combout\ : std_logic;
SIGNAL \z5|y1[26]~228_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~17_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~20_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~126_combout\ : std_logic;
SIGNAL \z5|y1[26]~229_combout\ : std_logic;
SIGNAL \z5|y1[26]~232_combout\ : std_logic;
SIGNAL \z5|y1[26]~233\ : std_logic;
SIGNAL \z8|mem~672_regout\ : std_logic;
SIGNAL \z8|mem~800_regout\ : std_logic;
SIGNAL \z8|mem~2419\ : std_logic;
SIGNAL \z8|mem~1910\ : std_logic;
SIGNAL \z8|mem~1905\ : std_logic;
SIGNAL \z8|mem~1907\ : std_logic;
SIGNAL \z8|mem~1908_combout\ : std_logic;
SIGNAL \z8|mem~1911_combout\ : std_logic;
SIGNAL \z8|mem~2369_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~48_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~94_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~98_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~99_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~149_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \z16|result~52_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \z5|y1[22]~157_combout\ : std_logic;
SIGNAL \z5|y1[22]~156_combout\ : std_logic;
SIGNAL \z5|y1[20]~182_combout\ : std_logic;
SIGNAL \z5|y1[20]~183_combout\ : std_logic;
SIGNAL \z5|y1[20]~184_combout\ : std_logic;
SIGNAL \z5|y1[20]~185_combout\ : std_logic;
SIGNAL \z5|y1[20]~186_combout\ : std_logic;
SIGNAL \z16|Add0~188_combout\ : std_logic;
SIGNAL \z8|mem~1018_regout\ : std_logic;
SIGNAL \z8|mem~890_regout\ : std_logic;
SIGNAL \z8|mem~2035\ : std_logic;
SIGNAL \z8|mem~2036_combout\ : std_logic;
SIGNAL \z8|mem~2412\ : std_logic;
SIGNAL \z8|mem~2033\ : std_logic;
SIGNAL \z8|mem~2031\ : std_logic;
SIGNAL \z8|mem~2034_combout\ : std_logic;
SIGNAL \z8|mem~2037_combout\ : std_logic;
SIGNAL \z8|rd1[20]~60_combout\ : std_logic;
SIGNAL \z16|Add0~137_combout\ : std_logic;
SIGNAL \z18|sram~538_regout\ : std_logic;
SIGNAL \z18|sram~442_regout\ : std_logic;
SIGNAL \z18|sram~1491\ : std_logic;
SIGNAL \z18|sram~1492\ : std_logic;
SIGNAL \z18|sram~410_regout\ : std_logic;
SIGNAL \z18|sram~314_regout\ : std_logic;
SIGNAL \z18|sram~1484\ : std_logic;
SIGNAL \z18|sram~1485\ : std_logic;
SIGNAL \z18|sram~154_regout\ : std_logic;
SIGNAL \z18|sram~58_regout\ : std_logic;
SIGNAL \z18|sram~1488\ : std_logic;
SIGNAL \z18|sram~1489\ : std_logic;
SIGNAL \z18|sram~282_regout\ : std_logic;
SIGNAL \z18|sram~186_regout\ : std_logic;
SIGNAL \z18|sram~1486\ : std_logic;
SIGNAL \z18|sram~1487\ : std_logic;
SIGNAL \z18|sram~1490_combout\ : std_logic;
SIGNAL \z18|sram~1493_combout\ : std_logic;
SIGNAL \z18|sram~1018_regout\ : std_logic;
SIGNAL \z18|sram~634_regout\ : std_logic;
SIGNAL \z18|sram~1474\ : std_logic;
SIGNAL \z18|sram~1475\ : std_logic;
SIGNAL \z18|sram~1050_regout\ : std_logic;
SIGNAL \z18|sram~666_regout\ : std_logic;
SIGNAL \z18|sram~1481\ : std_logic;
SIGNAL \z18|sram~1482\ : std_logic;
SIGNAL \z18|sram~954_regout\ : std_logic;
SIGNAL \z18|sram~570_regout\ : std_logic;
SIGNAL \z18|sram~1478\ : std_logic;
SIGNAL \z18|sram~1479\ : std_logic;
SIGNAL \z18|sram~986_regout\ : std_logic;
SIGNAL \z18|sram~602_regout\ : std_logic;
SIGNAL \z18|sram~1476\ : std_logic;
SIGNAL \z18|sram~1477\ : std_logic;
SIGNAL \z18|sram~1480_combout\ : std_logic;
SIGNAL \z18|sram~1483_combout\ : std_logic;
SIGNAL \z18|sram~1494_combout\ : std_logic;
SIGNAL \z5|y1[20]~187_combout\ : std_logic;
SIGNAL \z8|mem~410_regout\ : std_logic;
SIGNAL \z8|mem~2021\ : std_logic;
SIGNAL \z8|mem~2028\ : std_logic;
SIGNAL \z8|mem~2023\ : std_logic;
SIGNAL \z8|mem~2024\ : std_logic;
SIGNAL \z8|mem~122_regout\ : std_logic;
SIGNAL \z8|mem~2025_combout\ : std_logic;
SIGNAL \z8|mem~2026_combout\ : std_logic;
SIGNAL \z8|mem~2029_combout\ : std_logic;
SIGNAL \z8|mem~2376_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~143_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \z5|y1[24]~207_combout\ : std_logic;
SIGNAL \z5|y1[24]~208_combout\ : std_logic;
SIGNAL \z8|mem~702_regout\ : std_logic;
SIGNAL \z8|mem~958_regout\ : std_logic;
SIGNAL \z8|mem~1660\ : std_logic;
SIGNAL \z8|mem~1661_combout\ : std_logic;
SIGNAL \z8|mem~1666\ : std_logic;
SIGNAL \z8|mem~2432\ : std_logic;
SIGNAL \z8|mem~1663\ : std_logic;
SIGNAL \z8|mem~1664_combout\ : std_logic;
SIGNAL \z8|mem~1667_combout\ : std_logic;
SIGNAL \z8|mem~510_regout\ : std_logic;
SIGNAL \z8|mem~446_regout\ : std_logic;
SIGNAL \z8|mem~1675\ : std_logic;
SIGNAL \z8|mem~1676\ : std_logic;
SIGNAL \z8|mem~382_regout\ : std_logic;
SIGNAL \z8|mem~318_regout\ : std_logic;
SIGNAL \z8|mem~350_regout\ : std_logic;
SIGNAL \z8|mem~1948\ : std_logic;
SIGNAL \z8|mem~414_regout\ : std_logic;
SIGNAL \z8|mem~1668\ : std_logic;
SIGNAL \z8|mem~1669\ : std_logic;
SIGNAL \z8|mem~254_regout\ : std_logic;
SIGNAL \z8|mem~1950\ : std_logic;
SIGNAL \z8|mem~190_regout\ : std_logic;
SIGNAL \z8|mem~1670\ : std_logic;
SIGNAL \z8|mem~222_regout\ : std_logic;
SIGNAL \z8|mem~286_regout\ : std_logic;
SIGNAL \z8|mem~1671\ : std_logic;
SIGNAL \z8|mem~1952\ : std_logic;
SIGNAL \z8|mem~126_regout\ : std_logic;
SIGNAL \z8|mem~1672_combout\ : std_logic;
SIGNAL \z8|mem~94_regout\ : std_logic;
SIGNAL \z8|mem~62_regout\ : std_logic;
SIGNAL \z8|mem~1673\ : std_logic;
SIGNAL \z8|mem~1674_combout\ : std_logic;
SIGNAL \z8|mem~1677_combout\ : std_logic;
SIGNAL \z8|rd2[24]~56\ : std_logic;
SIGNAL \z4|y1[24]~64_combout\ : std_logic;
SIGNAL \z16|result~56_combout\ : std_logic;
SIGNAL \z5|y1[24]~209_combout\ : std_logic;
SIGNAL \z16|result~24_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~119_combout\ : std_logic;
SIGNAL \z5|y1[24]~210_combout\ : std_logic;
SIGNAL \z5|y1[24]~212_combout\ : std_logic;
SIGNAL \z16|Add0~192_combout\ : std_logic;
SIGNAL \z8|mem~2415\ : std_logic;
SIGNAL \z8|mem~1020_regout\ : std_logic;
SIGNAL \z8|mem~892_regout\ : std_logic;
SIGNAL \z8|mem~1981\ : std_logic;
SIGNAL \z8|mem~1982_combout\ : std_logic;
SIGNAL \z8|mem~1979\ : std_logic;
SIGNAL \z8|mem~1977\ : std_logic;
SIGNAL \z8|mem~1980_combout\ : std_logic;
SIGNAL \z8|mem~1983_combout\ : std_logic;
SIGNAL \z8|rd1[22]~62_combout\ : std_logic;
SIGNAL \z16|Add0~190_combout\ : std_logic;
SIGNAL \z8|mem~1992\ : std_logic;
SIGNAL \z8|mem~1987\ : std_logic;
SIGNAL \z8|mem~1989\ : std_logic;
SIGNAL \z8|mem~1990_combout\ : std_logic;
SIGNAL \z8|mem~1985\ : std_logic;
SIGNAL \z8|mem~1993_combout\ : std_logic;
SIGNAL \z8|rd1[21]~61_combout\ : std_logic;
SIGNAL \z16|Add0~189_combout\ : std_logic;
SIGNAL \z16|Add0~138\ : std_logic;
SIGNAL \z16|Add0~138COUT1_259\ : std_logic;
SIGNAL \z16|Add0~140\ : std_logic;
SIGNAL \z16|Add0~140COUT1_261\ : std_logic;
SIGNAL \z16|Add0~142\ : std_logic;
SIGNAL \z16|Add0~142COUT1_263\ : std_logic;
SIGNAL \z16|Add0~144\ : std_logic;
SIGNAL \z16|Add0~144COUT1_265\ : std_logic;
SIGNAL \z16|Add0~145_combout\ : std_logic;
SIGNAL \z5|y1[24]~213_combout\ : std_logic;
SIGNAL \z5|y1[24]~214_combout\ : std_logic;
SIGNAL \z18|sram~958_regout\ : std_logic;
SIGNAL \z18|sram~574_regout\ : std_logic;
SIGNAL \z18|sram~1562\ : std_logic;
SIGNAL \z18|sram~1563\ : std_logic;
SIGNAL \z18|sram~990_regout\ : std_logic;
SIGNAL \z18|sram~606_regout\ : std_logic;
SIGNAL \z18|sram~1560\ : std_logic;
SIGNAL \z18|sram~1561\ : std_logic;
SIGNAL \z18|sram~1564_combout\ : std_logic;
SIGNAL \z18|sram~1054_regout\ : std_logic;
SIGNAL \z18|sram~670_regout\ : std_logic;
SIGNAL \z18|sram~1565\ : std_logic;
SIGNAL \z18|sram~1566\ : std_logic;
SIGNAL \z18|sram~1022_regout\ : std_logic;
SIGNAL \z18|sram~638_regout\ : std_logic;
SIGNAL \z18|sram~1558\ : std_logic;
SIGNAL \z18|sram~1559\ : std_logic;
SIGNAL \z18|sram~1567_combout\ : std_logic;
SIGNAL \z18|sram~414_regout\ : std_logic;
SIGNAL \z18|sram~318_regout\ : std_logic;
SIGNAL \z18|sram~1568\ : std_logic;
SIGNAL \z18|sram~1569\ : std_logic;
SIGNAL \z18|sram~542_regout\ : std_logic;
SIGNAL \z18|sram~446_regout\ : std_logic;
SIGNAL \z18|sram~1575\ : std_logic;
SIGNAL \z18|sram~1576\ : std_logic;
SIGNAL \z18|sram~286_regout\ : std_logic;
SIGNAL \z18|sram~190_regout\ : std_logic;
SIGNAL \z18|sram~1570\ : std_logic;
SIGNAL \z18|sram~1571\ : std_logic;
SIGNAL \z18|sram~158_regout\ : std_logic;
SIGNAL \z18|sram~62_regout\ : std_logic;
SIGNAL \z18|sram~1572\ : std_logic;
SIGNAL \z18|sram~1573\ : std_logic;
SIGNAL \z18|sram~1574_combout\ : std_logic;
SIGNAL \z18|sram~1577_combout\ : std_logic;
SIGNAL \z5|y1[24]~206_combout\ : std_logic;
SIGNAL \z5|y1[24]~215\ : std_logic;
SIGNAL \z8|mem~542_regout\ : std_logic;
SIGNAL \z8|mem~478_regout\ : std_logic;
SIGNAL \z8|mem~1955\ : std_logic;
SIGNAL \z8|mem~1956\ : std_logic;
SIGNAL \z8|mem~1949\ : std_logic;
SIGNAL \z8|mem~1953\ : std_logic;
SIGNAL \z8|mem~1951\ : std_logic;
SIGNAL \z8|mem~1954_combout\ : std_logic;
SIGNAL \z8|mem~1957_combout\ : std_logic;
SIGNAL \z8|rd1[24]~44_combout\ : std_logic;
SIGNAL \z16|Add0~146\ : std_logic;
SIGNAL \z16|Add0~154\ : std_logic;
SIGNAL \z16|Add0~154COUT1_273\ : std_logic;
SIGNAL \z16|Add0~155_combout\ : std_logic;
SIGNAL \z16|result~29_combout\ : std_logic;
SIGNAL \z5|y1[29]~256_combout\ : std_logic;
SIGNAL \z16|result~61_combout\ : std_logic;
SIGNAL \z5|y1[29]~259_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \z5|y1[29]~257_combout\ : std_logic;
SIGNAL \z5|y1[29]~258_combout\ : std_logic;
SIGNAL \z5|y1[29]~260_combout\ : std_logic;
SIGNAL \z5|y1[29]~261_combout\ : std_logic;
SIGNAL \z5|y1[29]~262_combout\ : std_logic;
SIGNAL \z5|y1[29]~263_combout\ : std_logic;
SIGNAL \z5|y1[29]~296_combout\ : std_logic;
SIGNAL \z18|sram~547_regout\ : std_logic;
SIGNAL \z18|sram~451_regout\ : std_logic;
SIGNAL \z18|sram~1675\ : std_logic;
SIGNAL \z18|sram~1676\ : std_logic;
SIGNAL \z18|sram~291_regout\ : std_logic;
SIGNAL \z18|sram~195_regout\ : std_logic;
SIGNAL \z18|sram~1668\ : std_logic;
SIGNAL \z18|sram~1669\ : std_logic;
SIGNAL \z18|sram~163_regout\ : std_logic;
SIGNAL \z18|sram~67_regout\ : std_logic;
SIGNAL \z18|sram~1672\ : std_logic;
SIGNAL \z18|sram~1673\ : std_logic;
SIGNAL \z18|sram~419_regout\ : std_logic;
SIGNAL \z18|sram~323_regout\ : std_logic;
SIGNAL \z18|sram~1670\ : std_logic;
SIGNAL \z18|sram~1671\ : std_logic;
SIGNAL \z18|sram~1674_combout\ : std_logic;
SIGNAL \z18|sram~1677_combout\ : std_logic;
SIGNAL \z18|sram~1059_regout\ : std_logic;
SIGNAL \z18|sram~675_regout\ : std_logic;
SIGNAL \z18|sram~1665\ : std_logic;
SIGNAL \z18|sram~1666\ : std_logic;
SIGNAL \z18|sram~995_regout\ : std_logic;
SIGNAL \z18|sram~611_regout\ : std_logic;
SIGNAL \z18|sram~1658\ : std_logic;
SIGNAL \z18|sram~1659\ : std_logic;
SIGNAL \z18|sram~963_regout\ : std_logic;
SIGNAL \z18|sram~579_regout\ : std_logic;
SIGNAL \z18|sram~1662\ : std_logic;
SIGNAL \z18|sram~1663\ : std_logic;
SIGNAL \z18|sram~1027_regout\ : std_logic;
SIGNAL \z18|sram~643_regout\ : std_logic;
SIGNAL \z18|sram~1660\ : std_logic;
SIGNAL \z18|sram~1661\ : std_logic;
SIGNAL \z18|sram~1664_combout\ : std_logic;
SIGNAL \z18|sram~1667_combout\ : std_logic;
SIGNAL \z5|y1[29]~264_combout\ : std_logic;
SIGNAL \z5|y1[29]~265\ : std_logic;
SIGNAL \z8|mem~195_regout\ : std_logic;
SIGNAL \z8|mem~227_regout\ : std_logic;
SIGNAL \z8|mem~1840\ : std_logic;
SIGNAL \z8|mem~1841\ : std_logic;
SIGNAL \z8|mem~1848\ : std_logic;
SIGNAL \z8|mem~1843\ : std_logic;
SIGNAL \z8|mem~1845\ : std_logic;
SIGNAL \z8|mem~1846_combout\ : std_logic;
SIGNAL \z8|mem~1849_combout\ : std_logic;
SIGNAL \z8|mem~2366_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~70_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~71_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~105_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~106_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~145_combout\ : std_logic;
SIGNAL \z16|result~53_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \z5|y1[21]~188_combout\ : std_logic;
SIGNAL \z5|y1[21]~189_combout\ : std_logic;
SIGNAL \z5|y1[21]~190_combout\ : std_logic;
SIGNAL \z5|y1[21]~191_combout\ : std_logic;
SIGNAL \z5|y1[21]~192_combout\ : std_logic;
SIGNAL \z16|Add0~139_combout\ : std_logic;
SIGNAL \z18|sram~987_regout\ : std_logic;
SIGNAL \z18|sram~603_regout\ : std_logic;
SIGNAL \z18|sram~1495\ : std_logic;
SIGNAL \z18|sram~1496\ : std_logic;
SIGNAL \z18|sram~1051_regout\ : std_logic;
SIGNAL \z18|sram~667_regout\ : std_logic;
SIGNAL \z18|sram~1502\ : std_logic;
SIGNAL \z18|sram~1503\ : std_logic;
SIGNAL \z18|sram~955_regout\ : std_logic;
SIGNAL \z18|sram~571_regout\ : std_logic;
SIGNAL \z18|sram~1499\ : std_logic;
SIGNAL \z18|sram~1500\ : std_logic;
SIGNAL \z18|sram~1019_regout\ : std_logic;
SIGNAL \z18|sram~635_regout\ : std_logic;
SIGNAL \z18|sram~1497\ : std_logic;
SIGNAL \z18|sram~1498\ : std_logic;
SIGNAL \z18|sram~1501_combout\ : std_logic;
SIGNAL \z18|sram~1504_combout\ : std_logic;
SIGNAL \z18|sram~283_regout\ : std_logic;
SIGNAL \z18|sram~187_regout\ : std_logic;
SIGNAL \z18|sram~1505\ : std_logic;
SIGNAL \z18|sram~1506\ : std_logic;
SIGNAL \z18|sram~539_regout\ : std_logic;
SIGNAL \z18|sram~443_regout\ : std_logic;
SIGNAL \z18|sram~1512\ : std_logic;
SIGNAL \z18|sram~1513\ : std_logic;
SIGNAL \z18|sram~155_regout\ : std_logic;
SIGNAL \z18|sram~59_regout\ : std_logic;
SIGNAL \z18|sram~1509\ : std_logic;
SIGNAL \z18|sram~1510\ : std_logic;
SIGNAL \z18|sram~411_regout\ : std_logic;
SIGNAL \z18|sram~315_regout\ : std_logic;
SIGNAL \z18|sram~1507\ : std_logic;
SIGNAL \z18|sram~1508\ : std_logic;
SIGNAL \z18|sram~1511_combout\ : std_logic;
SIGNAL \z18|sram~1514_combout\ : std_logic;
SIGNAL \z18|sram~1515_combout\ : std_logic;
SIGNAL \z5|y1[21]~193_combout\ : std_logic;
SIGNAL \z8|mem~763_regout\ : std_logic;
SIGNAL \z8|mem~2000\ : std_logic;
SIGNAL \z8|mem~699_regout\ : std_logic;
SIGNAL \z8|mem~955_regout\ : std_logic;
SIGNAL \z8|mem~1994\ : std_logic;
SIGNAL \z8|mem~1995_combout\ : std_logic;
SIGNAL \z8|mem~1997\ : std_logic;
SIGNAL \z8|mem~2414\ : std_logic;
SIGNAL \z8|mem~1998_combout\ : std_logic;
SIGNAL \z8|mem~2001_combout\ : std_logic;
SIGNAL \z8|mem~2374_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~26_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~27_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~28_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~29_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~21_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~30_combout\ : std_logic;
SIGNAL \z16|result~50_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \z5|y1[18]~170_combout\ : std_logic;
SIGNAL \z5|y1[18]~171_combout\ : std_logic;
SIGNAL \z5|y1[18]~172_combout\ : std_logic;
SIGNAL \z5|y1[18]~173_combout\ : std_logic;
SIGNAL \z5|y1[18]~174_combout\ : std_logic;
SIGNAL \z16|result~82_combout\ : std_logic;
SIGNAL \z16|Add0~186_combout\ : std_logic;
SIGNAL \z16|Add0~185_combout\ : std_logic;
SIGNAL \z8|mem~2194\ : std_logic;
SIGNAL \z8|mem~2199\ : std_logic;
SIGNAL \z8|mem~2196\ : std_logic;
SIGNAL \z8|mem~2403\ : std_logic;
SIGNAL \z8|mem~2197_combout\ : std_logic;
SIGNAL \z8|mem~2200_combout\ : std_logic;
SIGNAL \z8|rd1[17]~57_combout\ : std_logic;
SIGNAL \z8|rd1[16]~56_combout\ : std_logic;
SIGNAL \z16|Add0~184_combout\ : std_logic;
SIGNAL \z16|Add0~128\ : std_logic;
SIGNAL \z16|Add0~128COUT1_251\ : std_logic;
SIGNAL \z16|Add0~130\ : std_logic;
SIGNAL \z16|Add0~130COUT1_253\ : std_logic;
SIGNAL \z16|Add0~132\ : std_logic;
SIGNAL \z16|Add0~132COUT1_255\ : std_logic;
SIGNAL \z16|Add0~133_combout\ : std_logic;
SIGNAL \z18|sram~1016_regout\ : std_logic;
SIGNAL \z18|sram~632_regout\ : std_logic;
SIGNAL \z18|sram~1432\ : std_logic;
SIGNAL \z18|sram~1433\ : std_logic;
SIGNAL \z18|sram~1048_regout\ : std_logic;
SIGNAL \z18|sram~664_regout\ : std_logic;
SIGNAL \z18|sram~1439\ : std_logic;
SIGNAL \z18|sram~1440\ : std_logic;
SIGNAL \z18|sram~984_regout\ : std_logic;
SIGNAL \z18|sram~600_regout\ : std_logic;
SIGNAL \z18|sram~1434\ : std_logic;
SIGNAL \z18|sram~1435\ : std_logic;
SIGNAL \z18|sram~952_regout\ : std_logic;
SIGNAL \z18|sram~568_regout\ : std_logic;
SIGNAL \z18|sram~1436\ : std_logic;
SIGNAL \z18|sram~1437\ : std_logic;
SIGNAL \z18|sram~1438_combout\ : std_logic;
SIGNAL \z18|sram~1441_combout\ : std_logic;
SIGNAL \z18|sram~536_regout\ : std_logic;
SIGNAL \z18|sram~440_regout\ : std_logic;
SIGNAL \z18|sram~1449\ : std_logic;
SIGNAL \z18|sram~1450\ : std_logic;
SIGNAL \z18|sram~408_regout\ : std_logic;
SIGNAL \z18|sram~312_regout\ : std_logic;
SIGNAL \z18|sram~1442\ : std_logic;
SIGNAL \z18|sram~1443\ : std_logic;
SIGNAL \z18|sram~152_regout\ : std_logic;
SIGNAL \z18|sram~56_regout\ : std_logic;
SIGNAL \z18|sram~1446\ : std_logic;
SIGNAL \z18|sram~1447\ : std_logic;
SIGNAL \z18|sram~280_regout\ : std_logic;
SIGNAL \z18|sram~184_regout\ : std_logic;
SIGNAL \z18|sram~1444\ : std_logic;
SIGNAL \z18|sram~1445\ : std_logic;
SIGNAL \z18|sram~1448_combout\ : std_logic;
SIGNAL \z18|sram~1451_combout\ : std_logic;
SIGNAL \z18|sram~1452_combout\ : std_logic;
SIGNAL \z5|y1[18]~175_combout\ : std_logic;
SIGNAL \z8|mem~664_regout\ : std_logic;
SIGNAL \z8|mem~792_regout\ : std_logic;
SIGNAL \z8|mem~2411\ : std_logic;
SIGNAL \z8|mem~2054\ : std_logic;
SIGNAL \z8|mem~2049\ : std_logic;
SIGNAL \z8|mem~2051\ : std_logic;
SIGNAL \z8|mem~2052_combout\ : std_logic;
SIGNAL \z8|mem~2055_combout\ : std_logic;
SIGNAL \z8|rd1[18]~58_combout\ : std_logic;
SIGNAL \z16|Add0~134\ : std_logic;
SIGNAL \z16|Add0~134COUT1_257\ : std_logic;
SIGNAL \z16|Add0~136\ : std_logic;
SIGNAL \z16|Add0~143_combout\ : std_logic;
SIGNAL \z18|sram~989_regout\ : std_logic;
SIGNAL \z18|sram~605_regout\ : std_logic;
SIGNAL \z18|sram~1537\ : std_logic;
SIGNAL \z18|sram~1538\ : std_logic;
SIGNAL \z18|sram~1053_regout\ : std_logic;
SIGNAL \z18|sram~669_regout\ : std_logic;
SIGNAL \z18|sram~1544\ : std_logic;
SIGNAL \z18|sram~1545\ : std_logic;
SIGNAL \z18|sram~957_regout\ : std_logic;
SIGNAL \z18|sram~573_regout\ : std_logic;
SIGNAL \z18|sram~1541\ : std_logic;
SIGNAL \z18|sram~1542\ : std_logic;
SIGNAL \z18|sram~1021_regout\ : std_logic;
SIGNAL \z18|sram~637_regout\ : std_logic;
SIGNAL \z18|sram~1539\ : std_logic;
SIGNAL \z18|sram~1540\ : std_logic;
SIGNAL \z18|sram~1543_combout\ : std_logic;
SIGNAL \z18|sram~1546_combout\ : std_logic;
SIGNAL \z18|sram~285_regout\ : std_logic;
SIGNAL \z18|sram~189_regout\ : std_logic;
SIGNAL \z18|sram~1547\ : std_logic;
SIGNAL \z18|sram~1548\ : std_logic;
SIGNAL \z18|sram~541_regout\ : std_logic;
SIGNAL \z18|sram~445_regout\ : std_logic;
SIGNAL \z18|sram~1554\ : std_logic;
SIGNAL \z18|sram~1555\ : std_logic;
SIGNAL \z18|sram~157_regout\ : std_logic;
SIGNAL \z18|sram~61_regout\ : std_logic;
SIGNAL \z18|sram~1551\ : std_logic;
SIGNAL \z18|sram~1552\ : std_logic;
SIGNAL \z18|sram~413_regout\ : std_logic;
SIGNAL \z18|sram~317_regout\ : std_logic;
SIGNAL \z18|sram~1549\ : std_logic;
SIGNAL \z18|sram~1550\ : std_logic;
SIGNAL \z18|sram~1553_combout\ : std_logic;
SIGNAL \z18|sram~1556_combout\ : std_logic;
SIGNAL \z18|sram~1557_combout\ : std_logic;
SIGNAL \z5|y1[23]~205_combout\ : std_logic;
SIGNAL \z16|result~23_combout\ : std_logic;
SIGNAL \z16|result~55_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \z5|y1[23]~200_combout\ : std_logic;
SIGNAL \z5|y1[23]~201_combout\ : std_logic;
SIGNAL \z5|y1[23]~202_combout\ : std_logic;
SIGNAL \z5|y1[23]~203_combout\ : std_logic;
SIGNAL \z5|y1[23]~204_combout\ : std_logic;
SIGNAL \z8|mem~1930\ : std_logic;
SIGNAL \z8|mem~253_regout\ : std_logic;
SIGNAL \z8|mem~285_regout\ : std_logic;
SIGNAL \z8|mem~1931\ : std_logic;
SIGNAL \z8|mem~1938\ : std_logic;
SIGNAL \z8|mem~1933\ : std_logic;
SIGNAL \z8|mem~1935\ : std_logic;
SIGNAL \z8|mem~1936_combout\ : std_logic;
SIGNAL \z8|mem~1939_combout\ : std_logic;
SIGNAL \z8|mem~2371_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~23_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~25_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~110_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~146_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~111_combout\ : std_logic;
SIGNAL \z16|result~54_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \z5|y1[22]~194_combout\ : std_logic;
SIGNAL \z5|y1[22]~195_combout\ : std_logic;
SIGNAL \z5|y1[22]~196_combout\ : std_logic;
SIGNAL \z5|y1[22]~197_combout\ : std_logic;
SIGNAL \z5|y1[22]~198_combout\ : std_logic;
SIGNAL \z16|Add0~141_combout\ : std_logic;
SIGNAL \z18|sram~1020_regout\ : std_logic;
SIGNAL \z18|sram~636_regout\ : std_logic;
SIGNAL \z18|sram~1516\ : std_logic;
SIGNAL \z18|sram~1517\ : std_logic;
SIGNAL \z18|sram~1052_regout\ : std_logic;
SIGNAL \z18|sram~668_regout\ : std_logic;
SIGNAL \z18|sram~1523\ : std_logic;
SIGNAL \z18|sram~1524\ : std_logic;
SIGNAL \z18|sram~956_regout\ : std_logic;
SIGNAL \z18|sram~572_regout\ : std_logic;
SIGNAL \z18|sram~1520\ : std_logic;
SIGNAL \z18|sram~1521\ : std_logic;
SIGNAL \z18|sram~988_regout\ : std_logic;
SIGNAL \z18|sram~604_regout\ : std_logic;
SIGNAL \z18|sram~1518\ : std_logic;
SIGNAL \z18|sram~1519\ : std_logic;
SIGNAL \z18|sram~1522_combout\ : std_logic;
SIGNAL \z18|sram~1525_combout\ : std_logic;
SIGNAL \z18|sram~412_regout\ : std_logic;
SIGNAL \z18|sram~316_regout\ : std_logic;
SIGNAL \z18|sram~1526\ : std_logic;
SIGNAL \z18|sram~1527\ : std_logic;
SIGNAL \z18|sram~540_regout\ : std_logic;
SIGNAL \z18|sram~444_regout\ : std_logic;
SIGNAL \z18|sram~1533\ : std_logic;
SIGNAL \z18|sram~1534\ : std_logic;
SIGNAL \z18|sram~284_regout\ : std_logic;
SIGNAL \z18|sram~188_regout\ : std_logic;
SIGNAL \z18|sram~1528\ : std_logic;
SIGNAL \z18|sram~1529\ : std_logic;
SIGNAL \z18|sram~156_regout\ : std_logic;
SIGNAL \z18|sram~60_regout\ : std_logic;
SIGNAL \z18|sram~1530\ : std_logic;
SIGNAL \z18|sram~1531\ : std_logic;
SIGNAL \z18|sram~1532_combout\ : std_logic;
SIGNAL \z18|sram~1535_combout\ : std_logic;
SIGNAL \z18|sram~1536_combout\ : std_logic;
SIGNAL \z5|y1[22]~199_combout\ : std_logic;
SIGNAL \z8|mem~1973\ : std_logic;
SIGNAL \z8|mem~508_regout\ : std_logic;
SIGNAL \z8|mem~444_regout\ : std_logic;
SIGNAL \z8|mem~1974\ : std_logic;
SIGNAL \z8|mem~124_regout\ : std_logic;
SIGNAL \z8|mem~1970\ : std_logic;
SIGNAL \z8|mem~1971_combout\ : std_logic;
SIGNAL \z8|mem~1969\ : std_logic;
SIGNAL \z8|mem~1972_combout\ : std_logic;
SIGNAL \z8|mem~1967\ : std_logic;
SIGNAL \z8|mem~1975_combout\ : std_logic;
SIGNAL \z8|mem~2373_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \z5|y1[31]~266_combout\ : std_logic;
SIGNAL \z5|y1[30]~267_combout\ : std_logic;
SIGNAL \z5|y1[30]~268_combout\ : std_logic;
SIGNAL \z5|y1[30]~269_combout\ : std_logic;
SIGNAL \z5|y1[30]~270_combout\ : std_logic;
SIGNAL \z5|y1[30]~271_combout\ : std_logic;
SIGNAL \z5|y1[30]~272_combout\ : std_logic;
SIGNAL \z5|y1[30]~273_combout\ : std_logic;
SIGNAL \z16|result~94_combout\ : std_logic;
SIGNAL \z16|Add0~198_combout\ : std_logic;
SIGNAL \z16|Add0~156\ : std_logic;
SIGNAL \z16|Add0~157_combout\ : std_logic;
SIGNAL \z18|sram~1060_regout\ : std_logic;
SIGNAL \z18|sram~676_regout\ : std_logic;
SIGNAL \z18|sram~1685\ : std_logic;
SIGNAL \z18|sram~1686\ : std_logic;
SIGNAL \z18|sram~1028_regout\ : std_logic;
SIGNAL \z18|sram~644_regout\ : std_logic;
SIGNAL \z18|sram~1678\ : std_logic;
SIGNAL \z18|sram~1679\ : std_logic;
SIGNAL \z18|sram~964_regout\ : std_logic;
SIGNAL \z18|sram~580_regout\ : std_logic;
SIGNAL \z18|sram~1682\ : std_logic;
SIGNAL \z18|sram~1683\ : std_logic;
SIGNAL \z18|sram~996_regout\ : std_logic;
SIGNAL \z18|sram~612_regout\ : std_logic;
SIGNAL \z18|sram~1680\ : std_logic;
SIGNAL \z18|sram~1681\ : std_logic;
SIGNAL \z18|sram~1684_combout\ : std_logic;
SIGNAL \z18|sram~1687_combout\ : std_logic;
SIGNAL \z18|sram~548_regout\ : std_logic;
SIGNAL \z18|sram~452_regout\ : std_logic;
SIGNAL \z18|sram~1695\ : std_logic;
SIGNAL \z18|sram~1696\ : std_logic;
SIGNAL \z18|sram~420_regout\ : std_logic;
SIGNAL \z18|sram~324_regout\ : std_logic;
SIGNAL \z18|sram~1688\ : std_logic;
SIGNAL \z18|sram~1689\ : std_logic;
SIGNAL \z18|sram~164_regout\ : std_logic;
SIGNAL \z18|sram~68_regout\ : std_logic;
SIGNAL \z18|sram~1692\ : std_logic;
SIGNAL \z18|sram~1693\ : std_logic;
SIGNAL \z18|sram~292_regout\ : std_logic;
SIGNAL \z18|sram~196_regout\ : std_logic;
SIGNAL \z18|sram~1690\ : std_logic;
SIGNAL \z18|sram~1691\ : std_logic;
SIGNAL \z18|sram~1694_combout\ : std_logic;
SIGNAL \z18|sram~1697_combout\ : std_logic;
SIGNAL \z18|sram~1698_combout\ : std_logic;
SIGNAL \z5|y1[30]~274_combout\ : std_logic;
SIGNAL \z8|mem~644_regout\ : std_logic;
SIGNAL \z8|mem~772_regout\ : std_logic;
SIGNAL \z8|mem~1028_regout\ : std_logic;
SIGNAL \z8|mem~900_regout\ : std_logic;
SIGNAL \z8|mem~1837\ : std_logic;
SIGNAL \z8|mem~1838_combout\ : std_logic;
SIGNAL \z8|mem~2423\ : std_logic;
SIGNAL \z8|mem~1835\ : std_logic;
SIGNAL \z8|mem~1833\ : std_logic;
SIGNAL \z8|mem~1836_combout\ : std_logic;
SIGNAL \z8|mem~1839_combout\ : std_logic;
SIGNAL \z8|mem~2365_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~16_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~90_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~91_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~93_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~96_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~138_combout\ : std_logic;
SIGNAL \z16|result~48_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \z5|y1[16]~158_combout\ : std_logic;
SIGNAL \z5|y1[16]~159_combout\ : std_logic;
SIGNAL \z5|y1[16]~160_combout\ : std_logic;
SIGNAL \z5|y1[16]~161_combout\ : std_logic;
SIGNAL \z5|y1[16]~162_combout\ : std_logic;
SIGNAL \z16|Add0~129_combout\ : std_logic;
SIGNAL \z18|sram~630_regout\ : std_logic;
SIGNAL \z18|sram~1390\ : std_logic;
SIGNAL \z18|sram~1014_regout\ : std_logic;
SIGNAL \z18|sram~1391\ : std_logic;
SIGNAL \z18|sram~1046_regout\ : std_logic;
SIGNAL \z18|sram~662_regout\ : std_logic;
SIGNAL \z18|sram~1397\ : std_logic;
SIGNAL \z18|sram~1398\ : std_logic;
SIGNAL \z18|sram~982_regout\ : std_logic;
SIGNAL \z18|sram~598_regout\ : std_logic;
SIGNAL \z18|sram~1392\ : std_logic;
SIGNAL \z18|sram~1393\ : std_logic;
SIGNAL \z18|sram~950_regout\ : std_logic;
SIGNAL \z18|sram~566_regout\ : std_logic;
SIGNAL \z18|sram~1394\ : std_logic;
SIGNAL \z18|sram~1395\ : std_logic;
SIGNAL \z18|sram~1396_combout\ : std_logic;
SIGNAL \z18|sram~1399_combout\ : std_logic;
SIGNAL \z18|sram~406_regout\ : std_logic;
SIGNAL \z18|sram~310_regout\ : std_logic;
SIGNAL \z18|sram~1400\ : std_logic;
SIGNAL \z18|sram~1401\ : std_logic;
SIGNAL \z18|sram~534_regout\ : std_logic;
SIGNAL \z18|sram~438_regout\ : std_logic;
SIGNAL \z18|sram~1407\ : std_logic;
SIGNAL \z18|sram~1408\ : std_logic;
SIGNAL \z18|sram~150_regout\ : std_logic;
SIGNAL \z18|sram~54_regout\ : std_logic;
SIGNAL \z18|sram~1404\ : std_logic;
SIGNAL \z18|sram~1405\ : std_logic;
SIGNAL \z18|sram~278_regout\ : std_logic;
SIGNAL \z18|sram~182_regout\ : std_logic;
SIGNAL \z18|sram~1402\ : std_logic;
SIGNAL \z18|sram~1403\ : std_logic;
SIGNAL \z18|sram~1406_combout\ : std_logic;
SIGNAL \z18|sram~1409_combout\ : std_logic;
SIGNAL \z18|sram~1410_combout\ : std_logic;
SIGNAL \z5|y1[16]~163_combout\ : std_logic;
SIGNAL \z8|mem~502_regout\ : std_logic;
SIGNAL \z8|mem~2245\ : std_logic;
SIGNAL \z8|mem~2238\ : std_logic;
SIGNAL \z8|mem~2242\ : std_logic;
SIGNAL \z8|mem~2240\ : std_logic;
SIGNAL \z8|mem~2243_combout\ : std_logic;
SIGNAL \z8|mem~2246_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~38_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \z5|y1[31]~275_combout\ : std_logic;
SIGNAL \z5|y1[31]~276_combout\ : std_logic;
SIGNAL \z5|y1[31]~277_combout\ : std_logic;
SIGNAL \z5|y1[31]~278_combout\ : std_logic;
SIGNAL \z5|y1[31]~279_combout\ : std_logic;
SIGNAL \z5|y1[31]~280_combout\ : std_logic;
SIGNAL \z5|y1[31]~281_combout\ : std_logic;
SIGNAL \z16|Add0~199_combout\ : std_logic;
SIGNAL \z16|Add0~158\ : std_logic;
SIGNAL \z16|Add0~158COUT1_275\ : std_logic;
SIGNAL \z16|Add0~159_combout\ : std_logic;
SIGNAL \z18|sram~997_regout\ : std_logic;
SIGNAL \z18|sram~613_regout\ : std_logic;
SIGNAL \z18|sram~1699\ : std_logic;
SIGNAL \z18|sram~1700\ : std_logic;
SIGNAL \z18|sram~1061_regout\ : std_logic;
SIGNAL \z18|sram~677_regout\ : std_logic;
SIGNAL \z18|sram~1706\ : std_logic;
SIGNAL \z18|sram~1707\ : std_logic;
SIGNAL \z18|sram~965_regout\ : std_logic;
SIGNAL \z18|sram~581_regout\ : std_logic;
SIGNAL \z18|sram~1703\ : std_logic;
SIGNAL \z18|sram~1704\ : std_logic;
SIGNAL \z18|sram~1029_regout\ : std_logic;
SIGNAL \z18|sram~645_regout\ : std_logic;
SIGNAL \z18|sram~1701\ : std_logic;
SIGNAL \z18|sram~1702\ : std_logic;
SIGNAL \z18|sram~1705_combout\ : std_logic;
SIGNAL \z18|sram~1708_combout\ : std_logic;
SIGNAL \z18|sram~293_regout\ : std_logic;
SIGNAL \z18|sram~197_regout\ : std_logic;
SIGNAL \z18|sram~1709\ : std_logic;
SIGNAL \z18|sram~1710\ : std_logic;
SIGNAL \z18|sram~549_regout\ : std_logic;
SIGNAL \z18|sram~453_regout\ : std_logic;
SIGNAL \z18|sram~1716\ : std_logic;
SIGNAL \z18|sram~1717\ : std_logic;
SIGNAL \z18|sram~165_regout\ : std_logic;
SIGNAL \z18|sram~69_regout\ : std_logic;
SIGNAL \z18|sram~1713\ : std_logic;
SIGNAL \z18|sram~1714\ : std_logic;
SIGNAL \z18|sram~421_regout\ : std_logic;
SIGNAL \z18|sram~325_regout\ : std_logic;
SIGNAL \z18|sram~1711\ : std_logic;
SIGNAL \z18|sram~1712\ : std_logic;
SIGNAL \z18|sram~1715_combout\ : std_logic;
SIGNAL \z18|sram~1718_combout\ : std_logic;
SIGNAL \z18|sram~1719_combout\ : std_logic;
SIGNAL \z5|y1[31]~282_combout\ : std_logic;
SIGNAL \z8|mem~581_regout\ : std_logic;
SIGNAL \z8|mem~709_regout\ : std_logic;
SIGNAL \z8|mem~965_regout\ : std_logic;
SIGNAL \z8|mem~1814\ : std_logic;
SIGNAL \z8|mem~1815_combout\ : std_logic;
SIGNAL \z8|mem~1820\ : std_logic;
SIGNAL \z8|mem~2424\ : std_logic;
SIGNAL \z8|mem~1817\ : std_logic;
SIGNAL \z8|mem~1818_combout\ : std_logic;
SIGNAL \z8|mem~1821_combout\ : std_logic;
SIGNAL \z8|mem~2364_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~114_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~115_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~32_combout\ : std_logic;
SIGNAL \z8|mem~2381_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~55_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~56_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~40_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~62_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~113_combout\ : std_logic;
SIGNAL \z5|y1[7]~98_combout\ : std_logic;
SIGNAL \z5|y1[7]~99_combout\ : std_logic;
SIGNAL \z5|y1[7]~101_combout\ : std_logic;
SIGNAL \z5|y1[7]~104_combout\ : std_logic;
SIGNAL \z8|rd2[7]~61\ : std_logic;
SIGNAL \z18|sram~941_regout\ : std_logic;
SIGNAL \z18|sram~557_regout\ : std_logic;
SIGNAL \z18|sram~1206\ : std_logic;
SIGNAL \z18|sram~1207\ : std_logic;
SIGNAL \z18|sram~1005_regout\ : std_logic;
SIGNAL \z18|sram~621_regout\ : std_logic;
SIGNAL \z18|sram~1204\ : std_logic;
SIGNAL \z18|sram~1205\ : std_logic;
SIGNAL \z18|sram~1208_combout\ : std_logic;
SIGNAL \z18|sram~589_regout\ : std_logic;
SIGNAL \z18|sram~1202\ : std_logic;
SIGNAL \z18|sram~973_regout\ : std_logic;
SIGNAL \z18|sram~1203\ : std_logic;
SIGNAL \z18|sram~1037_regout\ : std_logic;
SIGNAL \z18|sram~653_regout\ : std_logic;
SIGNAL \z18|sram~1209\ : std_logic;
SIGNAL \z18|sram~1210\ : std_logic;
SIGNAL \z18|sram~1211_combout\ : std_logic;
SIGNAL \z18|sram~269_regout\ : std_logic;
SIGNAL \z18|sram~173_regout\ : std_logic;
SIGNAL \z18|sram~1212\ : std_logic;
SIGNAL \z18|sram~1213\ : std_logic;
SIGNAL \z18|sram~525_regout\ : std_logic;
SIGNAL \z18|sram~429_regout\ : std_logic;
SIGNAL \z18|sram~1219\ : std_logic;
SIGNAL \z18|sram~1220\ : std_logic;
SIGNAL \z18|sram~397_regout\ : std_logic;
SIGNAL \z18|sram~301_regout\ : std_logic;
SIGNAL \z18|sram~1214\ : std_logic;
SIGNAL \z18|sram~1215\ : std_logic;
SIGNAL \z18|sram~141_regout\ : std_logic;
SIGNAL \z18|sram~45_regout\ : std_logic;
SIGNAL \z18|sram~1216\ : std_logic;
SIGNAL \z18|sram~1217\ : std_logic;
SIGNAL \z18|sram~1218_combout\ : std_logic;
SIGNAL \z18|sram~1221_combout\ : std_logic;
SIGNAL \z5|y1[7]~97_combout\ : std_logic;
SIGNAL \z5|y1[7]~105\ : std_logic;
SIGNAL \z8|mem~2118\ : std_logic;
SIGNAL \z8|mem~525_regout\ : std_logic;
SIGNAL \z8|mem~493_regout\ : std_logic;
SIGNAL \z8|mem~2119\ : std_logic;
SIGNAL \z8|mem~2112\ : std_logic;
SIGNAL \z8|mem~2114\ : std_logic;
SIGNAL \z8|mem~2116\ : std_logic;
SIGNAL \z8|mem~2117_combout\ : std_logic;
SIGNAL \z8|mem~2120_combout\ : std_logic;
SIGNAL \z8|mem~2380_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~39_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~43_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~44_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~125_combout\ : std_logic;
SIGNAL \z16|result~10_combout\ : std_logic;
SIGNAL \z5|y1[10]~123_combout\ : std_logic;
SIGNAL \z5|y1[10]~124_combout\ : std_logic;
SIGNAL \z5|y1[10]~125_combout\ : std_logic;
SIGNAL \z5|y1[10]~126_combout\ : std_logic;
SIGNAL \z5|y1[10]~287_combout\ : std_logic;
SIGNAL \z16|Add0~117_combout\ : std_logic;
SIGNAL \z8|rd2[10]~64\ : std_logic;
SIGNAL \z18|sram~528_regout\ : std_logic;
SIGNAL \z18|sram~432_regout\ : std_logic;
SIGNAL \z18|sram~1281\ : std_logic;
SIGNAL \z18|sram~1282\ : std_logic;
SIGNAL \z18|sram~400_regout\ : std_logic;
SIGNAL \z18|sram~304_regout\ : std_logic;
SIGNAL \z18|sram~1274\ : std_logic;
SIGNAL \z18|sram~1275\ : std_logic;
SIGNAL \z18|sram~272_regout\ : std_logic;
SIGNAL \z18|sram~176_regout\ : std_logic;
SIGNAL \z18|sram~1276\ : std_logic;
SIGNAL \z18|sram~1277\ : std_logic;
SIGNAL \z18|sram~144_regout\ : std_logic;
SIGNAL \z18|sram~48_regout\ : std_logic;
SIGNAL \z18|sram~1278\ : std_logic;
SIGNAL \z18|sram~1279\ : std_logic;
SIGNAL \z18|sram~1280_combout\ : std_logic;
SIGNAL \z18|sram~1283_combout\ : std_logic;
SIGNAL \z18|sram~1008_regout\ : std_logic;
SIGNAL \z18|sram~624_regout\ : std_logic;
SIGNAL \z18|sram~1264\ : std_logic;
SIGNAL \z18|sram~1265\ : std_logic;
SIGNAL \z18|sram~1040_regout\ : std_logic;
SIGNAL \z18|sram~656_regout\ : std_logic;
SIGNAL \z18|sram~1271\ : std_logic;
SIGNAL \z18|sram~1272\ : std_logic;
SIGNAL \z18|sram~976_regout\ : std_logic;
SIGNAL \z18|sram~592_regout\ : std_logic;
SIGNAL \z18|sram~1266\ : std_logic;
SIGNAL \z18|sram~1267\ : std_logic;
SIGNAL \z18|sram~944_regout\ : std_logic;
SIGNAL \z18|sram~560_regout\ : std_logic;
SIGNAL \z18|sram~1268\ : std_logic;
SIGNAL \z18|sram~1269\ : std_logic;
SIGNAL \z18|sram~1270_combout\ : std_logic;
SIGNAL \z18|sram~1273_combout\ : std_logic;
SIGNAL \z18|sram~1284_combout\ : std_logic;
SIGNAL \z5|y1[10]~127_combout\ : std_logic;
SIGNAL \z8|mem~528_regout\ : std_logic;
SIGNAL \z8|mem~464_regout\ : std_logic;
SIGNAL \z8|mem~2298\ : std_logic;
SIGNAL \z8|mem~432_regout\ : std_logic;
SIGNAL \z8|mem~496_regout\ : std_logic;
SIGNAL \z8|mem~2299\ : std_logic;
SIGNAL \z8|mem~2292\ : std_logic;
SIGNAL \z8|mem~2296\ : std_logic;
SIGNAL \z8|mem~2294\ : std_logic;
SIGNAL \z8|mem~2297_combout\ : std_logic;
SIGNAL \z8|mem~2300_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~41_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~80_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~81_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~102_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~78_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~33_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~104_combout\ : std_logic;
SIGNAL \z5|y1[5]~75_combout\ : std_logic;
SIGNAL \z5|y1[5]~76_combout\ : std_logic;
SIGNAL \z5|y1[5]~81_combout\ : std_logic;
SIGNAL \z5|y1[5]~86_combout\ : std_logic;
SIGNAL \z18|sram~267_regout\ : std_logic;
SIGNAL \z18|sram~171_regout\ : std_logic;
SIGNAL \z18|sram~1172\ : std_logic;
SIGNAL \z18|sram~1173\ : std_logic;
SIGNAL \z18|sram~523_regout\ : std_logic;
SIGNAL \z18|sram~427_regout\ : std_logic;
SIGNAL \z18|sram~1179\ : std_logic;
SIGNAL \z18|sram~1180\ : std_logic;
SIGNAL \z18|sram~139_regout\ : std_logic;
SIGNAL \z18|sram~43_regout\ : std_logic;
SIGNAL \z18|sram~1176\ : std_logic;
SIGNAL \z18|sram~1177\ : std_logic;
SIGNAL \z18|sram~395_regout\ : std_logic;
SIGNAL \z18|sram~299_regout\ : std_logic;
SIGNAL \z18|sram~1174\ : std_logic;
SIGNAL \z18|sram~1175\ : std_logic;
SIGNAL \z18|sram~1178_combout\ : std_logic;
SIGNAL \z18|sram~1181_combout\ : std_logic;
SIGNAL \z18|sram~971_regout\ : std_logic;
SIGNAL \z18|sram~587_regout\ : std_logic;
SIGNAL \z18|sram~1162\ : std_logic;
SIGNAL \z18|sram~1163\ : std_logic;
SIGNAL \z18|sram~939_regout\ : std_logic;
SIGNAL \z18|sram~555_regout\ : std_logic;
SIGNAL \z18|sram~1166\ : std_logic;
SIGNAL \z18|sram~1167\ : std_logic;
SIGNAL \z18|sram~1003_regout\ : std_logic;
SIGNAL \z18|sram~619_regout\ : std_logic;
SIGNAL \z18|sram~1164\ : std_logic;
SIGNAL \z18|sram~1165\ : std_logic;
SIGNAL \z18|sram~1168_combout\ : std_logic;
SIGNAL \z18|sram~1035_regout\ : std_logic;
SIGNAL \z18|sram~651_regout\ : std_logic;
SIGNAL \z18|sram~1169\ : std_logic;
SIGNAL \z18|sram~1170\ : std_logic;
SIGNAL \z18|sram~1171_combout\ : std_logic;
SIGNAL \z5|y1[5]~73_combout\ : std_logic;
SIGNAL \z5|y1[5]~87\ : std_logic;
SIGNAL \z8|mem~747_regout\ : std_logic;
SIGNAL \z8|mem~1003_regout\ : std_logic;
SIGNAL \z8|mem~2072\ : std_logic;
SIGNAL \z8|mem~2073_combout\ : std_logic;
SIGNAL \z8|mem~2068\ : std_logic;
SIGNAL \z8|mem~2070\ : std_logic;
SIGNAL \z8|mem~2410\ : std_logic;
SIGNAL \z8|mem~2071_combout\ : std_logic;
SIGNAL \z8|mem~2074_combout\ : std_logic;
SIGNAL \z8|rd1[5]~37_combout\ : std_logic;
SIGNAL \z16|Add0~108\ : std_logic;
SIGNAL \z16|Add0~109_combout\ : std_logic;
SIGNAL \z4|y1[6]~70_combout\ : std_logic;
SIGNAL \z5|y1[6]~93_combout\ : std_logic;
SIGNAL \z5|y1[6]~94_combout\ : std_logic;
SIGNAL \z16|result~6_combout\ : std_logic;
SIGNAL \z16|result~38_combout\ : std_logic;
SIGNAL \z5|y1[6]~91_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~108_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~109_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~34_combout\ : std_logic;
SIGNAL \z5|y1[6]~89_combout\ : std_logic;
SIGNAL \z5|y1[6]~90_combout\ : std_logic;
SIGNAL \z5|y1[6]~92_combout\ : std_logic;
SIGNAL \z5|y1[6]~95_combout\ : std_logic;
SIGNAL \z5|y1[6]~96\ : std_logic;
SIGNAL \z8|mem~364_regout\ : std_logic;
SIGNAL \z8|mem~2148\ : std_logic;
SIGNAL \z8|mem~2155\ : std_logic;
SIGNAL \z8|mem~2152\ : std_logic;
SIGNAL \z8|mem~2150\ : std_logic;
SIGNAL \z8|mem~2153_combout\ : std_logic;
SIGNAL \z8|mem~2156_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~107_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \z16|result~43_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~63_combout\ : std_logic;
SIGNAL \z16|result~11_combout\ : std_logic;
SIGNAL \z5|y1[11]~128_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~128_combout\ : std_logic;
SIGNAL \z5|y1[11]~129_combout\ : std_logic;
SIGNAL \z5|y1[11]~130_combout\ : std_logic;
SIGNAL \z5|y1[11]~131_combout\ : std_logic;
SIGNAL \z5|y1[11]~288_combout\ : std_logic;
SIGNAL \z16|Add0~119_combout\ : std_logic;
SIGNAL \z18|sram~977_regout\ : std_logic;
SIGNAL \z18|sram~593_regout\ : std_logic;
SIGNAL \z18|sram~1285\ : std_logic;
SIGNAL \z18|sram~1286\ : std_logic;
SIGNAL \z18|sram~1041_regout\ : std_logic;
SIGNAL \z18|sram~657_regout\ : std_logic;
SIGNAL \z18|sram~1292\ : std_logic;
SIGNAL \z18|sram~1293\ : std_logic;
SIGNAL \z18|sram~1009_regout\ : std_logic;
SIGNAL \z18|sram~625_regout\ : std_logic;
SIGNAL \z18|sram~1287\ : std_logic;
SIGNAL \z18|sram~1288\ : std_logic;
SIGNAL \z18|sram~945_regout\ : std_logic;
SIGNAL \z18|sram~561_regout\ : std_logic;
SIGNAL \z18|sram~1289\ : std_logic;
SIGNAL \z18|sram~1290\ : std_logic;
SIGNAL \z18|sram~1291_combout\ : std_logic;
SIGNAL \z18|sram~1294_combout\ : std_logic;
SIGNAL \z18|sram~273_regout\ : std_logic;
SIGNAL \z18|sram~177_regout\ : std_logic;
SIGNAL \z18|sram~1295\ : std_logic;
SIGNAL \z18|sram~1296\ : std_logic;
SIGNAL \z18|sram~529_regout\ : std_logic;
SIGNAL \z18|sram~433_regout\ : std_logic;
SIGNAL \z18|sram~1302\ : std_logic;
SIGNAL \z18|sram~1303\ : std_logic;
SIGNAL \z18|sram~145_regout\ : std_logic;
SIGNAL \z18|sram~49_regout\ : std_logic;
SIGNAL \z18|sram~1299\ : std_logic;
SIGNAL \z18|sram~1300\ : std_logic;
SIGNAL \z18|sram~401_regout\ : std_logic;
SIGNAL \z18|sram~305_regout\ : std_logic;
SIGNAL \z18|sram~1297\ : std_logic;
SIGNAL \z18|sram~1298\ : std_logic;
SIGNAL \z18|sram~1301_combout\ : std_logic;
SIGNAL \z18|sram~1304_combout\ : std_logic;
SIGNAL \z18|sram~1305_combout\ : std_logic;
SIGNAL \z5|y1[11]~132_combout\ : std_logic;
SIGNAL \z8|mem~561_regout\ : std_logic;
SIGNAL \z8|mem~689_regout\ : std_logic;
SIGNAL \z8|mem~2284\ : std_logic;
SIGNAL \z8|mem~2289\ : std_logic;
SIGNAL \z8|mem~2286\ : std_logic;
SIGNAL \z8|mem~2398\ : std_logic;
SIGNAL \z8|mem~2287_combout\ : std_logic;
SIGNAL \z8|mem~2290_combout\ : std_logic;
SIGNAL \z8|mem~2387_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \z16|result~46_combout\ : std_logic;
SIGNAL \z5|y1[14]~144_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~134_combout\ : std_logic;
SIGNAL \z5|y1[14]~145_combout\ : std_logic;
SIGNAL \z5|y1[14]~146_combout\ : std_logic;
SIGNAL \z5|y1[14]~147_combout\ : std_logic;
SIGNAL \z5|y1[14]~148_combout\ : std_logic;
SIGNAL \z5|y1[14]~291_combout\ : std_logic;
SIGNAL \z16|Add0~124\ : std_logic;
SIGNAL \z16|Add0~124COUT1_249\ : std_logic;
SIGNAL \z16|Add0~125_combout\ : std_logic;
SIGNAL \z18|sram~532_regout\ : std_logic;
SIGNAL \z18|sram~436_regout\ : std_logic;
SIGNAL \z18|sram~1365\ : std_logic;
SIGNAL \z18|sram~1366\ : std_logic;
SIGNAL \z18|sram~404_regout\ : std_logic;
SIGNAL \z18|sram~308_regout\ : std_logic;
SIGNAL \z18|sram~1358\ : std_logic;
SIGNAL \z18|sram~1359\ : std_logic;
SIGNAL \z18|sram~276_regout\ : std_logic;
SIGNAL \z18|sram~180_regout\ : std_logic;
SIGNAL \z18|sram~1360\ : std_logic;
SIGNAL \z18|sram~1361\ : std_logic;
SIGNAL \z18|sram~148_regout\ : std_logic;
SIGNAL \z18|sram~52_regout\ : std_logic;
SIGNAL \z18|sram~1362\ : std_logic;
SIGNAL \z18|sram~1363\ : std_logic;
SIGNAL \z18|sram~1364_combout\ : std_logic;
SIGNAL \z18|sram~1367_combout\ : std_logic;
SIGNAL \z18|sram~1044_regout\ : std_logic;
SIGNAL \z18|sram~660_regout\ : std_logic;
SIGNAL \z18|sram~1355\ : std_logic;
SIGNAL \z18|sram~1356\ : std_logic;
SIGNAL \z18|sram~1012_regout\ : std_logic;
SIGNAL \z8|mem~1363\ : std_logic;
SIGNAL \z8|mem~1370\ : std_logic;
SIGNAL \z8|mem~1365\ : std_logic;
SIGNAL \z8|mem~1367\ : std_logic;
SIGNAL \z8|mem~1368_combout\ : std_logic;
SIGNAL \z8|mem~1371_combout\ : std_logic;
SIGNAL \z18|sram~628_regout\ : std_logic;
SIGNAL \z18|sram~1348\ : std_logic;
SIGNAL \z18|sram~1349\ : std_logic;
SIGNAL \z18|sram~980_regout\ : std_logic;
SIGNAL \z18|sram~596_regout\ : std_logic;
SIGNAL \z18|sram~1350\ : std_logic;
SIGNAL \z18|sram~1351\ : std_logic;
SIGNAL \z18|sram~948_regout\ : std_logic;
SIGNAL \z18|sram~564_regout\ : std_logic;
SIGNAL \z18|sram~1352\ : std_logic;
SIGNAL \z18|sram~1353\ : std_logic;
SIGNAL \z18|sram~1354_combout\ : std_logic;
SIGNAL \z18|sram~1357_combout\ : std_logic;
SIGNAL \z18|sram~1368_combout\ : std_logic;
SIGNAL \z5|y1[14]~149_combout\ : std_logic;
SIGNAL \z8|mem~596_regout\ : std_logic;
SIGNAL \z8|mem~852_regout\ : std_logic;
SIGNAL \z8|mem~1360\ : std_logic;
SIGNAL \z8|mem~1355\ : std_logic;
SIGNAL \z8|mem~2449\ : std_logic;
SIGNAL \z8|mem~1357\ : std_logic;
SIGNAL \z8|mem~1358_combout\ : std_logic;
SIGNAL \z8|mem~1361_combout\ : std_logic;
SIGNAL \z8|rd2[14]~39\ : std_logic;
SIGNAL \z4|y1[14]~47_combout\ : std_logic;
SIGNAL \z16|Add0~182_combout\ : std_logic;
SIGNAL \z16|Add0~126\ : std_logic;
SIGNAL \z16|Add0~135_combout\ : std_logic;
SIGNAL \z18|sram~281_regout\ : std_logic;
SIGNAL \z18|sram~185_regout\ : std_logic;
SIGNAL \z18|sram~1463\ : std_logic;
SIGNAL \z18|sram~1464\ : std_logic;
SIGNAL \z18|sram~537_regout\ : std_logic;
SIGNAL \z18|sram~441_regout\ : std_logic;
SIGNAL \z18|sram~1470\ : std_logic;
SIGNAL \z18|sram~1471\ : std_logic;
SIGNAL \z18|sram~153_regout\ : std_logic;
SIGNAL \z18|sram~57_regout\ : std_logic;
SIGNAL \z18|sram~1467\ : std_logic;
SIGNAL \z18|sram~1468\ : std_logic;
SIGNAL \z18|sram~409_regout\ : std_logic;
SIGNAL \z18|sram~313_regout\ : std_logic;
SIGNAL \z18|sram~1465\ : std_logic;
SIGNAL \z18|sram~1466\ : std_logic;
SIGNAL \z18|sram~1469_combout\ : std_logic;
SIGNAL \z18|sram~1472_combout\ : std_logic;
SIGNAL \z18|sram~985_regout\ : std_logic;
SIGNAL \z18|sram~601_regout\ : std_logic;
SIGNAL \z18|sram~1453\ : std_logic;
SIGNAL \z18|sram~1454\ : std_logic;
SIGNAL \z18|sram~1049_regout\ : std_logic;
SIGNAL \z18|sram~665_regout\ : std_logic;
SIGNAL \z18|sram~1460\ : std_logic;
SIGNAL \z18|sram~1461\ : std_logic;
SIGNAL \z18|sram~953_regout\ : std_logic;
SIGNAL \z18|sram~569_regout\ : std_logic;
SIGNAL \z18|sram~1457\ : std_logic;
SIGNAL \z18|sram~1458\ : std_logic;
SIGNAL \z18|sram~1017_regout\ : std_logic;
SIGNAL \z18|sram~633_regout\ : std_logic;
SIGNAL \z18|sram~1455\ : std_logic;
SIGNAL \z18|sram~1456\ : std_logic;
SIGNAL \z18|sram~1459_combout\ : std_logic;
SIGNAL \z18|sram~1462_combout\ : std_logic;
SIGNAL \z18|sram~1473_combout\ : std_logic;
SIGNAL \z5|y1[19]~181_combout\ : std_logic;
SIGNAL \z16|result~19_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~52_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~45_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~144_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~53_combout\ : std_logic;
SIGNAL \z16|result~51_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \z5|y1[19]~176_combout\ : std_logic;
SIGNAL \z5|y1[19]~177_combout\ : std_logic;
SIGNAL \z5|y1[19]~178_combout\ : std_logic;
SIGNAL \z5|y1[19]~179_combout\ : std_logic;
SIGNAL \z5|y1[19]~180_combout\ : std_logic;
SIGNAL \z8|mem~2002\ : std_logic;
SIGNAL \z8|mem~281_regout\ : std_logic;
SIGNAL \z8|mem~249_regout\ : std_logic;
SIGNAL \z8|mem~2003\ : std_logic;
SIGNAL \z8|mem~2010\ : std_logic;
SIGNAL \z8|mem~2005\ : std_logic;
SIGNAL \z8|mem~2007\ : std_logic;
SIGNAL \z8|mem~2008_combout\ : std_logic;
SIGNAL \z8|mem~2011_combout\ : std_logic;
SIGNAL \z8|mem~2375_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~68_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~69_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~74_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~75_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~140_combout\ : std_logic;
SIGNAL \z16|result~17_combout\ : std_logic;
SIGNAL \z16|result~49_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \z5|y1[17]~164_combout\ : std_logic;
SIGNAL \z5|y1[17]~165_combout\ : std_logic;
SIGNAL \z5|y1[17]~166_combout\ : std_logic;
SIGNAL \z5|y1[17]~167_combout\ : std_logic;
SIGNAL \z5|y1[17]~168_combout\ : std_logic;
SIGNAL \z16|Add0~131_combout\ : std_logic;
SIGNAL \z18|sram~1047_regout\ : std_logic;
SIGNAL \z18|sram~663_regout\ : std_logic;
SIGNAL \z18|sram~1418\ : std_logic;
SIGNAL \z18|sram~1419\ : std_logic;
SIGNAL \z18|sram~983_regout\ : std_logic;
SIGNAL \z18|sram~599_regout\ : std_logic;
SIGNAL \z18|sram~1411\ : std_logic;
SIGNAL \z18|sram~1412\ : std_logic;
SIGNAL \z18|sram~951_regout\ : std_logic;
SIGNAL \z18|sram~567_regout\ : std_logic;
SIGNAL \z18|sram~1415\ : std_logic;
SIGNAL \z18|sram~1416\ : std_logic;
SIGNAL \z18|sram~1015_regout\ : std_logic;
SIGNAL \z18|sram~631_regout\ : std_logic;
SIGNAL \z18|sram~1413\ : std_logic;
SIGNAL \z18|sram~1414\ : std_logic;
SIGNAL \z18|sram~1417_combout\ : std_logic;
SIGNAL \z18|sram~1420_combout\ : std_logic;
SIGNAL \z18|sram~279_regout\ : std_logic;
SIGNAL \z18|sram~183_regout\ : std_logic;
SIGNAL \z18|sram~1421\ : std_logic;
SIGNAL \z18|sram~1422\ : std_logic;
SIGNAL \z18|sram~535_regout\ : std_logic;
SIGNAL \z18|sram~439_regout\ : std_logic;
SIGNAL \z18|sram~1428\ : std_logic;
SIGNAL \z18|sram~1429\ : std_logic;
SIGNAL \z18|sram~407_regout\ : std_logic;
SIGNAL \z18|sram~311_regout\ : std_logic;
SIGNAL \z18|sram~1423\ : std_logic;
SIGNAL \z18|sram~1424\ : std_logic;
SIGNAL \z18|sram~151_regout\ : std_logic;
SIGNAL \z18|sram~55_regout\ : std_logic;
SIGNAL \z18|sram~1425\ : std_logic;
SIGNAL \z18|sram~1426\ : std_logic;
SIGNAL \z18|sram~1427_combout\ : std_logic;
SIGNAL \z18|sram~1430_combout\ : std_logic;
SIGNAL \z18|sram~1431_combout\ : std_logic;
SIGNAL \z5|y1[17]~169_combout\ : std_logic;
SIGNAL \z8|mem~2190\ : std_logic;
SIGNAL \z8|mem~535_regout\ : std_logic;
SIGNAL \z8|mem~503_regout\ : std_logic;
SIGNAL \z8|mem~2191\ : std_logic;
SIGNAL \z8|mem~2184\ : std_logic;
SIGNAL \z8|mem~2186\ : std_logic;
SIGNAL \z8|mem~2188\ : std_logic;
SIGNAL \z8|mem~2189_combout\ : std_logic;
SIGNAL \z8|mem~2192_combout\ : std_logic;
SIGNAL \z8|mem~2384_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~67_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~95_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~117_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~85_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~82_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~118_combout\ : std_logic;
SIGNAL \z16|result~8_combout\ : std_logic;
SIGNAL \z5|y1[8]~110_combout\ : std_logic;
SIGNAL \z5|y1[8]~111_combout\ : std_logic;
SIGNAL \z5|y1[8]~112_combout\ : std_logic;
SIGNAL \z5|y1[8]~113_combout\ : std_logic;
SIGNAL \z5|y1[8]~284_combout\ : std_logic;
SIGNAL \z16|result~72_combout\ : std_logic;
SIGNAL \z16|Add0~113_combout\ : std_logic;
SIGNAL \z8|rd2[8]~62\ : std_logic;
SIGNAL \z18|sram~526_regout\ : std_logic;
SIGNAL \z18|sram~430_regout\ : std_logic;
SIGNAL \z18|sram~1239\ : std_logic;
SIGNAL \z18|sram~1240\ : std_logic;
SIGNAL \z18|sram~398_regout\ : std_logic;
SIGNAL \z18|sram~302_regout\ : std_logic;
SIGNAL \z18|sram~1232\ : std_logic;
SIGNAL \z18|sram~1233\ : std_logic;
SIGNAL \z18|sram~270_regout\ : std_logic;
SIGNAL \z18|sram~174_regout\ : std_logic;
SIGNAL \z18|sram~1234\ : std_logic;
SIGNAL \z18|sram~1235\ : std_logic;
SIGNAL \z18|sram~142_regout\ : std_logic;
SIGNAL \z18|sram~46_regout\ : std_logic;
SIGNAL \z18|sram~1236\ : std_logic;
SIGNAL \z18|sram~1237\ : std_logic;
SIGNAL \z18|sram~1238_combout\ : std_logic;
SIGNAL \z18|sram~1241_combout\ : std_logic;
SIGNAL \z18|sram~1038_regout\ : std_logic;
SIGNAL \z18|sram~654_regout\ : std_logic;
SIGNAL \z18|sram~1229\ : std_logic;
SIGNAL \z18|sram~1230\ : std_logic;
SIGNAL \z18|sram~1006_regout\ : std_logic;
SIGNAL \z18|sram~622_regout\ : std_logic;
SIGNAL \z18|sram~1222\ : std_logic;
SIGNAL \z18|sram~1223\ : std_logic;
SIGNAL \z18|sram~974_regout\ : std_logic;
SIGNAL \z18|sram~590_regout\ : std_logic;
SIGNAL \z18|sram~1224\ : std_logic;
SIGNAL \z18|sram~1225\ : std_logic;
SIGNAL \z18|sram~942_regout\ : std_logic;
SIGNAL \z18|sram~558_regout\ : std_logic;
SIGNAL \z18|sram~1226\ : std_logic;
SIGNAL \z18|sram~1227\ : std_logic;
SIGNAL \z18|sram~1228_combout\ : std_logic;
SIGNAL \z18|sram~1231_combout\ : std_logic;
SIGNAL \z18|sram~1242_combout\ : std_logic;
SIGNAL \z5|y1[8]~117_combout\ : std_logic;
SIGNAL \z8|mem~2129\ : std_logic;
SIGNAL \z8|mem~398_regout\ : std_logic;
SIGNAL \z8|mem~366_regout\ : std_logic;
SIGNAL \z8|mem~2130\ : std_logic;
SIGNAL \z8|mem~2137\ : std_logic;
SIGNAL \z8|mem~2132\ : std_logic;
SIGNAL \z8|mem~2134\ : std_logic;
SIGNAL \z8|mem~2135_combout\ : std_logic;
SIGNAL \z8|mem~2138_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~116_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \z5|y1[12]~133_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~131_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~132_combout\ : std_logic;
SIGNAL \z5|y1[12]~134_combout\ : std_logic;
SIGNAL \z5|y1[12]~135_combout\ : std_logic;
SIGNAL \z5|y1[12]~136_combout\ : std_logic;
SIGNAL \z5|y1[12]~137_combout\ : std_logic;
SIGNAL \z5|y1[12]~289_combout\ : std_logic;
SIGNAL \z16|Add0~121_combout\ : std_logic;
SIGNAL \z18|sram~1010_regout\ : std_logic;
SIGNAL \z8|mem~1496\ : std_logic;
SIGNAL \z8|mem~1489\ : std_logic;
SIGNAL \z8|mem~1493\ : std_logic;
SIGNAL \z8|mem~1491\ : std_logic;
SIGNAL \z8|mem~1494_combout\ : std_logic;
SIGNAL \z8|mem~1497_combout\ : std_logic;
SIGNAL \z18|sram~626_regout\ : std_logic;
SIGNAL \z18|sram~1306\ : std_logic;
SIGNAL \z18|sram~1307\ : std_logic;
SIGNAL \z18|sram~1042_regout\ : std_logic;
SIGNAL \z18|sram~658_regout\ : std_logic;
SIGNAL \z18|sram~1313\ : std_logic;
SIGNAL \z18|sram~1314\ : std_logic;
SIGNAL \z18|sram~978_regout\ : std_logic;
SIGNAL \z18|sram~594_regout\ : std_logic;
SIGNAL \z18|sram~1308\ : std_logic;
SIGNAL \z18|sram~1309\ : std_logic;
SIGNAL \z18|sram~946_regout\ : std_logic;
SIGNAL \z18|sram~562_regout\ : std_logic;
SIGNAL \z18|sram~1310\ : std_logic;
SIGNAL \z18|sram~1311\ : std_logic;
SIGNAL \z18|sram~1312_combout\ : std_logic;
SIGNAL \z18|sram~1315_combout\ : std_logic;
SIGNAL \z18|sram~530_regout\ : std_logic;
SIGNAL \z18|sram~434_regout\ : std_logic;
SIGNAL \z18|sram~1323\ : std_logic;
SIGNAL \z18|sram~1324\ : std_logic;
SIGNAL \z18|sram~402_regout\ : std_logic;
SIGNAL \z18|sram~306_regout\ : std_logic;
SIGNAL \z18|sram~1316\ : std_logic;
SIGNAL \z18|sram~1317\ : std_logic;
SIGNAL \z18|sram~146_regout\ : std_logic;
SIGNAL \z18|sram~50_regout\ : std_logic;
SIGNAL \z18|sram~1320\ : std_logic;
SIGNAL \z18|sram~1321\ : std_logic;
SIGNAL \z18|sram~274_regout\ : std_logic;
SIGNAL \z18|sram~178_regout\ : std_logic;
SIGNAL \z18|sram~1318\ : std_logic;
SIGNAL \z18|sram~1319\ : std_logic;
SIGNAL \z18|sram~1322_combout\ : std_logic;
SIGNAL \z18|sram~1325_combout\ : std_logic;
SIGNAL \z18|sram~1326_combout\ : std_logic;
SIGNAL \z5|y1[12]~138_combout\ : std_logic;
SIGNAL \z8|mem~2442\ : std_logic;
SIGNAL \z8|mem~1483\ : std_logic;
SIGNAL \z8|mem~1484_combout\ : std_logic;
SIGNAL \z8|mem~690_regout\ : std_logic;
SIGNAL \z8|mem~1480\ : std_logic;
SIGNAL \z8|mem~946_regout\ : std_logic;
SIGNAL \z8|mem~1481_combout\ : std_logic;
SIGNAL \z8|mem~1486\ : std_logic;
SIGNAL \z8|mem~1487_combout\ : std_logic;
SIGNAL \z8|rd2[12]~46\ : std_logic;
SIGNAL \z4|y1[12]~54_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \z16|Mux31~0_combout\ : std_logic;
SIGNAL \z16|Mux30~2_combout\ : std_logic;
SIGNAL \z16|Mux30~1_combout\ : std_logic;
SIGNAL \z16|Mux30~3_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~79_combout\ : std_logic;
SIGNAL \z16|Mux30~0_combout\ : std_logic;
SIGNAL \z16|Mux30~4_combout\ : std_logic;
SIGNAL \z16|Mux30~5_combout\ : std_logic;
SIGNAL \z16|Mux30~6_combout\ : std_logic;
SIGNAL \z16|Mux30~7_combout\ : std_logic;
SIGNAL \z16|Mux30~10_combout\ : std_logic;
SIGNAL \z16|Mux30~9_combout\ : std_logic;
SIGNAL \z16|Mux30~11_combout\ : std_logic;
SIGNAL \z16|Mux30~12_combout\ : std_logic;
SIGNAL \z18|sram~998_regout\ : std_logic;
SIGNAL \z8|mem~1237\ : std_logic;
SIGNAL \z8|mem~1244\ : std_logic;
SIGNAL \z8|mem~1239\ : std_logic;
SIGNAL \z8|mem~1241\ : std_logic;
SIGNAL \z8|mem~1242_combout\ : std_logic;
SIGNAL \z8|mem~1245_combout\ : std_logic;
SIGNAL \z18|sram~614_regout\ : std_logic;
SIGNAL \z18|sram~1062\ : std_logic;
SIGNAL \z18|sram~1063\ : std_logic;
SIGNAL \z18|sram~902_regout\ : std_logic;
SIGNAL \z18|sram~646_regout\ : std_logic;
SIGNAL \z18|sram~774_regout\ : std_logic;
SIGNAL \z18|sram~1069_combout\ : std_logic;
SIGNAL \z18|sram~1030_regout\ : std_logic;
SIGNAL \z18|sram~1070_combout\ : std_logic;
SIGNAL \z18|sram~934_regout\ : std_logic;
SIGNAL \z18|sram~550_regout\ : std_logic;
SIGNAL \z18|sram~1066\ : std_logic;
SIGNAL \z18|sram~1067\ : std_logic;
SIGNAL \z18|sram~966_regout\ : std_logic;
SIGNAL \z18|sram~838_regout\ : std_logic;
SIGNAL \z18|sram~582_regout\ : std_logic;
SIGNAL \z18|sram~710_regout\ : std_logic;
SIGNAL \z18|sram~1064_combout\ : std_logic;
SIGNAL \z18|sram~1065_combout\ : std_logic;
SIGNAL \z18|sram~1068_combout\ : std_logic;
SIGNAL \z18|sram~1071_combout\ : std_logic;
SIGNAL \z18|sram~454_regout\ : std_logic;
SIGNAL \z18|sram~518_regout\ : std_logic;
SIGNAL \z18|sram~422_regout\ : std_logic;
SIGNAL \z18|sram~1079\ : std_logic;
SIGNAL \z18|sram~1080_combout\ : std_logic;
SIGNAL \z18|sram~390_regout\ : std_logic;
SIGNAL \z18|sram~326_regout\ : std_logic;
SIGNAL \z18|sram~1072\ : std_logic;
SIGNAL \z18|sram~1073\ : std_logic;
SIGNAL \z18|sram~134_regout\ : std_logic;
SIGNAL \z18|sram~70_regout\ : std_logic;
SIGNAL \z18|sram~1076\ : std_logic;
SIGNAL \z18|sram~1077\ : std_logic;
SIGNAL \z18|sram~262_regout\ : std_logic;
SIGNAL \z18|sram~198_regout\ : std_logic;
SIGNAL \z18|sram~166_regout\ : std_logic;
SIGNAL \z18|sram~1074\ : std_logic;
SIGNAL \z18|sram~1075_combout\ : std_logic;
SIGNAL \z18|sram~1078_combout\ : std_logic;
SIGNAL \z18|sram~1081_combout\ : std_logic;
SIGNAL \z5|y1[0]~64_combout\ : std_logic;
SIGNAL \z5|y1[0]~65\ : std_logic;
SIGNAL \z8|mem~1233\ : std_logic;
SIGNAL \z8|mem~838_regout\ : std_logic;
SIGNAL \z8|mem~582_regout\ : std_logic;
SIGNAL \z8|mem~710_regout\ : std_logic;
SIGNAL \z8|mem~966_regout\ : std_logic;
SIGNAL \z8|mem~1234\ : std_logic;
SIGNAL \z8|mem~1228_combout\ : std_logic;
SIGNAL \z8|mem~1229_combout\ : std_logic;
SIGNAL \z8|mem~2456\ : std_logic;
SIGNAL \z8|mem~1230_combout\ : std_logic;
SIGNAL \z8|mem~1231_combout\ : std_logic;
SIGNAL \z8|mem~1232_combout\ : std_logic;
SIGNAL \z8|mem~1235_combout\ : std_logic;
SIGNAL \z8|rd2[0]~33\ : std_logic;
SIGNAL \z4|y1[0]~40_combout\ : std_logic;
SIGNAL \z16|Mux31~3_combout\ : std_logic;
SIGNAL \z16|result~64_combout\ : std_logic;
SIGNAL \z16|Add0~103_combout\ : std_logic;
SIGNAL \z16|Mux31~4_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~83_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~84_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~86_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~87_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~88_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~89_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~97_combout\ : std_logic;
SIGNAL \z16|Mux31~2_combout\ : std_logic;
SIGNAL \z16|Mux31~5_combout\ : std_logic;
SIGNAL \z16|LessThan0~157_cout\ : std_logic;
SIGNAL \z16|LessThan0~152_cout0\ : std_logic;
SIGNAL \z16|LessThan0~152COUT1_186\ : std_logic;
SIGNAL \z16|LessThan0~147_cout0\ : std_logic;
SIGNAL \z16|LessThan0~147COUT1_188\ : std_logic;
SIGNAL \z16|LessThan0~142_cout0\ : std_logic;
SIGNAL \z16|LessThan0~142COUT1_190\ : std_logic;
SIGNAL \z16|LessThan0~137_cout0\ : std_logic;
SIGNAL \z16|LessThan0~137COUT1_192\ : std_logic;
SIGNAL \z16|LessThan0~132_cout\ : std_logic;
SIGNAL \z16|LessThan0~127_cout0\ : std_logic;
SIGNAL \z16|LessThan0~127COUT1_194\ : std_logic;
SIGNAL \z16|LessThan0~122_cout0\ : std_logic;
SIGNAL \z16|LessThan0~122COUT1_196\ : std_logic;
SIGNAL \z16|LessThan0~117_cout0\ : std_logic;
SIGNAL \z16|LessThan0~117COUT1_198\ : std_logic;
SIGNAL \z16|LessThan0~112_cout0\ : std_logic;
SIGNAL \z16|LessThan0~112COUT1_200\ : std_logic;
SIGNAL \z16|LessThan0~107_cout\ : std_logic;
SIGNAL \z16|LessThan0~102_cout0\ : std_logic;
SIGNAL \z16|LessThan0~102COUT1_202\ : std_logic;
SIGNAL \z16|LessThan0~97_cout0\ : std_logic;
SIGNAL \z16|LessThan0~97COUT1_204\ : std_logic;
SIGNAL \z16|LessThan0~92_cout0\ : std_logic;
SIGNAL \z16|LessThan0~92COUT1_206\ : std_logic;
SIGNAL \z16|LessThan0~87_cout0\ : std_logic;
SIGNAL \z16|LessThan0~87COUT1_208\ : std_logic;
SIGNAL \z16|LessThan0~82_cout\ : std_logic;
SIGNAL \z16|LessThan0~77_cout0\ : std_logic;
SIGNAL \z16|LessThan0~77COUT1_210\ : std_logic;
SIGNAL \z16|LessThan0~72_cout0\ : std_logic;
SIGNAL \z16|LessThan0~72COUT1_212\ : std_logic;
SIGNAL \z16|LessThan0~67_cout0\ : std_logic;
SIGNAL \z16|LessThan0~67COUT1_214\ : std_logic;
SIGNAL \z16|LessThan0~62_cout0\ : std_logic;
SIGNAL \z16|LessThan0~62COUT1_216\ : std_logic;
SIGNAL \z16|LessThan0~57_cout\ : std_logic;
SIGNAL \z16|LessThan0~52_cout0\ : std_logic;
SIGNAL \z16|LessThan0~52COUT1_218\ : std_logic;
SIGNAL \z16|LessThan0~47_cout0\ : std_logic;
SIGNAL \z16|LessThan0~47COUT1_220\ : std_logic;
SIGNAL \z16|LessThan0~42_cout0\ : std_logic;
SIGNAL \z16|LessThan0~42COUT1_222\ : std_logic;
SIGNAL \z16|LessThan0~37_cout0\ : std_logic;
SIGNAL \z16|LessThan0~37COUT1_224\ : std_logic;
SIGNAL \z16|LessThan0~32_cout\ : std_logic;
SIGNAL \z16|LessThan0~27_cout0\ : std_logic;
SIGNAL \z16|LessThan0~27COUT1_226\ : std_logic;
SIGNAL \z16|LessThan0~22_cout0\ : std_logic;
SIGNAL \z16|LessThan0~22COUT1_228\ : std_logic;
SIGNAL \z16|LessThan0~17_cout0\ : std_logic;
SIGNAL \z16|LessThan0~17COUT1_230\ : std_logic;
SIGNAL \z16|LessThan0~12_cout0\ : std_logic;
SIGNAL \z16|LessThan0~12COUT1_232\ : std_logic;
SIGNAL \z16|LessThan0~7_cout\ : std_logic;
SIGNAL \z16|LessThan0~0_combout\ : std_logic;
SIGNAL \z16|result~32_combout\ : std_logic;
SIGNAL \z16|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \z16|Mux31~6_combout\ : std_logic;
SIGNAL \z16|Mux31~7_combout\ : std_logic;
SIGNAL \z16|Mux31~8_combout\ : std_logic;
SIGNAL \z18|sram~969_regout\ : std_logic;
SIGNAL \z8|mem~1288\ : std_logic;
SIGNAL \z8|mem~2453_combout\ : std_logic;
SIGNAL \z8|mem~1283\ : std_logic;
SIGNAL \z8|mem~1285\ : std_logic;
SIGNAL \z8|mem~1286_combout\ : std_logic;
SIGNAL \z8|mem~1289_combout\ : std_logic;
SIGNAL \z18|sram~585_regout\ : std_logic;
SIGNAL \z18|sram~1122\ : std_logic;
SIGNAL \z18|sram~1123\ : std_logic;
SIGNAL \z18|sram~1033_regout\ : std_logic;
SIGNAL \z18|sram~649_regout\ : std_logic;
SIGNAL \z18|sram~1129\ : std_logic;
SIGNAL \z18|sram~1130\ : std_logic;
SIGNAL \z18|sram~809_regout\ : std_logic;
SIGNAL \z18|sram~553_regout\ : std_logic;
SIGNAL \z18|sram~1126\ : std_logic;
SIGNAL \z18|sram~1127\ : std_logic;
SIGNAL \z18|sram~1001_regout\ : std_logic;
SIGNAL \z18|sram~617_regout\ : std_logic;
SIGNAL \z18|sram~1124\ : std_logic;
SIGNAL \z18|sram~1125\ : std_logic;
SIGNAL \z18|sram~1128_combout\ : std_logic;
SIGNAL \z18|sram~1131_combout\ : std_logic;
SIGNAL \z18|sram~521_regout\ : std_logic;
SIGNAL \z18|sram~425_regout\ : std_logic;
SIGNAL \z18|sram~1139\ : std_logic;
SIGNAL \z18|sram~1140\ : std_logic;
SIGNAL \z18|sram~137_regout\ : std_logic;
SIGNAL \z18|sram~41_regout\ : std_logic;
SIGNAL \z18|sram~1136\ : std_logic;
SIGNAL \z18|sram~1137\ : std_logic;
SIGNAL \z18|sram~393_regout\ : std_logic;
SIGNAL \z18|sram~297_regout\ : std_logic;
SIGNAL \z18|sram~1134\ : std_logic;
SIGNAL \z18|sram~1135\ : std_logic;
SIGNAL \z18|sram~1138_combout\ : std_logic;
SIGNAL \z18|sram~265_regout\ : std_logic;
SIGNAL \z18|sram~169_regout\ : std_logic;
SIGNAL \z18|sram~1132\ : std_logic;
SIGNAL \z18|sram~1133\ : std_logic;
SIGNAL \z18|sram~1141_combout\ : std_logic;
SIGNAL \z5|y1[3]~70_combout\ : std_logic;
SIGNAL \z5|y1[3]~71\ : std_logic;
SIGNAL \z8|mem~201_regout\ : std_logic;
SIGNAL \z8|mem~1290_combout\ : std_logic;
SIGNAL \z8|mem~1291_combout\ : std_logic;
SIGNAL \z8|mem~1298\ : std_logic;
SIGNAL \z8|mem~1294_combout\ : std_logic;
SIGNAL \z8|mem~1295_combout\ : std_logic;
SIGNAL \z8|mem~1293\ : std_logic;
SIGNAL \z8|mem~1296_combout\ : std_logic;
SIGNAL \z8|mem~1299_combout\ : std_logic;
SIGNAL \z8|rd2[3]~36\ : std_logic;
SIGNAL \z4|y1[3]~43_combout\ : std_logic;
SIGNAL \z16|Add0~162_combout\ : std_logic;
SIGNAL \z16|Add0~99_combout\ : std_logic;
SIGNAL \z16|result~35_combout\ : std_logic;
SIGNAL \z16|Mux29~20_combout\ : std_logic;
SIGNAL \z16|Mux29~6_combout\ : std_logic;
SIGNAL \z16|Mux28~3_combout\ : std_logic;
SIGNAL \z16|Mux29~11_combout\ : std_logic;
SIGNAL \z16|Mux28~6_combout\ : std_logic;
SIGNAL \z16|Mux29~12_combout\ : std_logic;
SIGNAL \z16|Mux28~7_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~54_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~57_combout\ : std_logic;
SIGNAL \z16|Mux28~4_combout\ : std_logic;
SIGNAL \z16|Mux28~5_combout\ : std_logic;
SIGNAL \z16|Mux28~8_combout\ : std_logic;
SIGNAL \z16|Mux28~12_combout\ : std_logic;
SIGNAL \z16|Mux28~9_combout\ : std_logic;
SIGNAL \z16|Mux28~10_combout\ : std_logic;
SIGNAL \z16|Mux28~11_combout\ : std_logic;
SIGNAL \z8|rd2[4]~59\ : std_logic;
SIGNAL \z18|sram~522_regout\ : std_logic;
SIGNAL \z18|sram~426_regout\ : std_logic;
SIGNAL \z18|sram~1159\ : std_logic;
SIGNAL \z18|sram~1160\ : std_logic;
SIGNAL \z18|sram~394_regout\ : std_logic;
SIGNAL \z18|sram~298_regout\ : std_logic;
SIGNAL \z18|sram~1152\ : std_logic;
SIGNAL \z18|sram~1153\ : std_logic;
SIGNAL \z18|sram~266_regout\ : std_logic;
SIGNAL \z18|sram~170_regout\ : std_logic;
SIGNAL \z18|sram~1154\ : std_logic;
SIGNAL \z18|sram~1155\ : std_logic;
SIGNAL \z18|sram~138_regout\ : std_logic;
SIGNAL \z18|sram~42_regout\ : std_logic;
SIGNAL \z18|sram~1156\ : std_logic;
SIGNAL \z18|sram~1157\ : std_logic;
SIGNAL \z18|sram~1158_combout\ : std_logic;
SIGNAL \z18|sram~1161_combout\ : std_logic;
SIGNAL \z18|sram~1002_regout\ : std_logic;
SIGNAL \z18|sram~618_regout\ : std_logic;
SIGNAL \z18|sram~1142\ : std_logic;
SIGNAL \z18|sram~1143\ : std_logic;
SIGNAL \z18|sram~650_regout\ : std_logic;
SIGNAL \z18|sram~1149\ : std_logic;
SIGNAL \z18|sram~1034_regout\ : std_logic;
SIGNAL \z18|sram~1150\ : std_logic;
SIGNAL \z18|sram~970_regout\ : std_logic;
SIGNAL \z18|sram~586_regout\ : std_logic;
SIGNAL \z18|sram~1144\ : std_logic;
SIGNAL \z18|sram~1145\ : std_logic;
SIGNAL \z18|sram~938_regout\ : std_logic;
SIGNAL \z18|sram~554_regout\ : std_logic;
SIGNAL \z18|sram~1146\ : std_logic;
SIGNAL \z18|sram~1147\ : std_logic;
SIGNAL \z18|sram~1148_combout\ : std_logic;
SIGNAL \z18|sram~1151_combout\ : std_logic;
SIGNAL \z5|y1[4]~72\ : std_logic;
SIGNAL \z8|mem~2075\ : std_logic;
SIGNAL \z8|mem~394_regout\ : std_logic;
SIGNAL \z8|mem~362_regout\ : std_logic;
SIGNAL \z8|mem~2076\ : std_logic;
SIGNAL \z8|mem~2078\ : std_logic;
SIGNAL \z8|mem~2080\ : std_logic;
SIGNAL \z8|mem~2081_combout\ : std_logic;
SIGNAL \z8|mem~2083\ : std_logic;
SIGNAL \z8|mem~2084_combout\ : std_logic;
SIGNAL \z8|rd1[4]~36_combout\ : std_logic;
SIGNAL \z16|Add0~105_combout\ : std_logic;
SIGNAL \z16|Mux27~7_combout\ : std_logic;
SIGNAL \z16|Mux27~6_combout\ : std_logic;
SIGNAL \z16|Mux27~5_combout\ : std_logic;
SIGNAL \z16|Mux27~8_combout\ : std_logic;
SIGNAL \z16|Mux27~0_combout\ : std_logic;
SIGNAL \z16|Mux27~1_combout\ : std_logic;
SIGNAL \z16|Mux27~2_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~100_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~101_combout\ : std_logic;
SIGNAL \z16|Mux27~3_combout\ : std_logic;
SIGNAL \z16|Mux27~10_combout\ : std_logic;
SIGNAL \z16|Mux27~11_combout\ : std_logic;
SIGNAL \z16|Mux27~4_combout\ : std_logic;
SIGNAL \z16|Mux27~9_combout\ : std_logic;
SIGNAL \z18|sram~1727_combout\ : std_logic;
SIGNAL \z8|rd2[2]~35\ : std_logic;
SIGNAL \z4|y1[2]~42_combout\ : std_logic;
SIGNAL \z16|Add0~161_combout\ : std_logic;
SIGNAL \z16|Add0~97_combout\ : std_logic;
SIGNAL \z16|result~34_combout\ : std_logic;
SIGNAL \z16|Mux29~7_combout\ : std_logic;
SIGNAL \z16|Mux29~13_combout\ : std_logic;
SIGNAL \z16|Mux29~14_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~31_combout\ : std_logic;
SIGNAL \z16|ShiftRight0~35_combout\ : std_logic;
SIGNAL \z16|Mux29~9_combout\ : std_logic;
SIGNAL \z16|Mux29~10_combout\ : std_logic;
SIGNAL \z16|Mux29~15_combout\ : std_logic;
SIGNAL \z16|Mux29~21_combout\ : std_logic;
SIGNAL \z16|Mux29~16_combout\ : std_logic;
SIGNAL \z16|Mux29~17_combout\ : std_logic;
SIGNAL \z16|Mux29~19_combout\ : std_logic;
SIGNAL \z18|sram~520_regout\ : std_logic;
SIGNAL \z18|sram~424_regout\ : std_logic;
SIGNAL \z18|sram~1119\ : std_logic;
SIGNAL \z18|sram~1120\ : std_logic;
SIGNAL \z18|sram~360_regout\ : std_logic;
SIGNAL \z18|sram~392_regout\ : std_logic;
SIGNAL \z18|sram~328_regout\ : std_logic;
SIGNAL \z18|sram~1112\ : std_logic;
SIGNAL \z18|sram~1113_combout\ : std_logic;
SIGNAL \z18|sram~136_regout\ : std_logic;
SIGNAL \z18|sram~104_regout\ : std_logic;
SIGNAL \z18|sram~72_regout\ : std_logic;
SIGNAL \z18|sram~1116\ : std_logic;
SIGNAL \z18|sram~1117_combout\ : std_logic;
SIGNAL \z18|sram~264_regout\ : std_logic;
SIGNAL \z18|sram~168_regout\ : std_logic;
SIGNAL \z18|sram~1114\ : std_logic;
SIGNAL \z18|sram~1115\ : std_logic;
SIGNAL \z18|sram~1118_combout\ : std_logic;
SIGNAL \z18|sram~1121_combout\ : std_logic;
SIGNAL \z18|sram~1000_regout\ : std_logic;
SIGNAL \z18|sram~872_regout\ : std_logic;
SIGNAL \z18|sram~616_regout\ : std_logic;
SIGNAL \z18|sram~1102_combout\ : std_logic;
SIGNAL \z18|sram~1103\ : std_logic;
SIGNAL \z18|sram~904_regout\ : std_logic;
SIGNAL \z18|sram~648_regout\ : std_logic;
SIGNAL \z18|sram~1109\ : std_logic;
SIGNAL \z18|sram~1110\ : std_logic;
SIGNAL \z18|sram~936_regout\ : std_logic;
SIGNAL \z18|sram~680_regout\ : std_logic;
SIGNAL \z18|sram~552_regout\ : std_logic;
SIGNAL \z18|sram~1106\ : std_logic;
SIGNAL \z18|sram~1107_combout\ : std_logic;
SIGNAL \z18|sram~840_regout\ : std_logic;
SIGNAL \z18|sram~584_regout\ : std_logic;
SIGNAL \z18|sram~1104\ : std_logic;
SIGNAL \z18|sram~1105\ : std_logic;
SIGNAL \z18|sram~1108_combout\ : std_logic;
SIGNAL \z18|sram~1111_combout\ : std_logic;
SIGNAL \z5|y1[2]~68_combout\ : std_logic;
SIGNAL \z5|y1[2]~69\ : std_logic;
SIGNAL \z8|mem~360_regout\ : std_logic;
SIGNAL \z8|mem~1210_combout\ : std_logic;
SIGNAL \z8|mem~1211_combout\ : std_logic;
SIGNAL \z8|mem~1218\ : std_logic;
SIGNAL \z8|mem~1214_combout\ : std_logic;
SIGNAL \z8|mem~1215_combout\ : std_logic;
SIGNAL \z8|mem~1213\ : std_logic;
SIGNAL \z8|mem~1216_combout\ : std_logic;
SIGNAL \z8|mem~1219_combout\ : std_logic;
SIGNAL \z8|rd1[2]~32_combout\ : std_logic;
SIGNAL \z2|c~17_combout\ : std_logic;
SIGNAL \z2|c~3_combout\ : std_logic;
SIGNAL \z2|c~10_combout\ : std_logic;
SIGNAL \z2|c~9_combout\ : std_logic;
SIGNAL \z16|result~88_combout\ : std_logic;
SIGNAL \z2|c~12_combout\ : std_logic;
SIGNAL \z2|c~13_combout\ : std_logic;
SIGNAL \z2|c~11_combout\ : std_logic;
SIGNAL \z2|c~14_combout\ : std_logic;
SIGNAL \z2|c~15_combout\ : std_logic;
SIGNAL \z2|c~8_combout\ : std_logic;
SIGNAL \z2|c~6_combout\ : std_logic;
SIGNAL \z2|c~4_combout\ : std_logic;
SIGNAL \z2|c~5_combout\ : std_logic;
SIGNAL \z2|c~7_combout\ : std_logic;
SIGNAL \z2|c~16_combout\ : std_logic;
SIGNAL \z15|Mux7~12_combout\ : std_logic;
SIGNAL \ret~combout\ : std_logic;
SIGNAL \z1|pcout[1]~3\ : std_logic;
SIGNAL \z1|pcout[1]~3COUT1_18\ : std_logic;
SIGNAL \z1|pcout[2]~4_combout\ : std_logic;
SIGNAL \z14|y[1]~3\ : std_logic;
SIGNAL \z14|y[1]~3COUT1_18\ : std_logic;
SIGNAL \z14|y[2]~4_combout\ : std_logic;
SIGNAL \z1|pcout[2]~5\ : std_logic;
SIGNAL \z1|pcout[2]~5COUT1_20\ : std_logic;
SIGNAL \z1|pcout[3]~6_combout\ : std_logic;
SIGNAL \z14|y[2]~5\ : std_logic;
SIGNAL \z14|y[2]~5COUT1_20\ : std_logic;
SIGNAL \z14|y[3]~6_combout\ : std_logic;
SIGNAL \z1|pcout[3]~7\ : std_logic;
SIGNAL \z1|pcout[3]~7COUT1_22\ : std_logic;
SIGNAL \z1|pcout[4]~8_combout\ : std_logic;
SIGNAL \z14|y[3]~7\ : std_logic;
SIGNAL \z14|y[3]~7COUT1_22\ : std_logic;
SIGNAL \z14|y[4]~8_combout\ : std_logic;
SIGNAL \z13|mem_initial~37\ : std_logic;
SIGNAL \z14|y[0]~0_combout\ : std_logic;
SIGNAL \z13|mem_initial~36_combout\ : std_logic;
SIGNAL \rout1[0]~reg0_regout\ : std_logic;
SIGNAL \rout1[1]~reg0_regout\ : std_logic;
SIGNAL \rout1[2]~reg0_regout\ : std_logic;
SIGNAL \rout1[3]~reg0_regout\ : std_logic;
SIGNAL \rout1[5]~reg0_regout\ : std_logic;
SIGNAL \rout1[11]~reg0_regout\ : std_logic;
SIGNAL \rout1[12]~reg0_regout\ : std_logic;
SIGNAL \rout1[13]~reg0_regout\ : std_logic;
SIGNAL \rout1[14]~reg0_regout\ : std_logic;
SIGNAL \rout1[15]~reg0_regout\ : std_logic;
SIGNAL \rout1[16]~reg0_regout\ : std_logic;
SIGNAL \rout1[17]~reg0_regout\ : std_logic;
SIGNAL \rout1[18]~reg0_regout\ : std_logic;
SIGNAL \rout1[19]~reg0_regout\ : std_logic;
SIGNAL \rout1[20]~reg0_regout\ : std_logic;
SIGNAL \rout1[21]~reg0_regout\ : std_logic;
SIGNAL \rout1[22]~reg0_regout\ : std_logic;
SIGNAL \rout1[23]~reg0_regout\ : std_logic;
SIGNAL \rout1[24]~reg0_regout\ : std_logic;
SIGNAL \rout1[25]~reg0_regout\ : std_logic;
SIGNAL \rout1[26]~reg0_regout\ : std_logic;
SIGNAL \rout1[27]~reg0_regout\ : std_logic;
SIGNAL \rout1[28]~reg0_regout\ : std_logic;
SIGNAL \rout1[29]~reg0_regout\ : std_logic;
SIGNAL \rout1[31]~reg0_regout\ : std_logic;
SIGNAL \rout2[0]~reg0_regout\ : std_logic;
SIGNAL \rout2[1]~reg0_regout\ : std_logic;
SIGNAL \rout2[2]~reg0_regout\ : std_logic;
SIGNAL \rout2[3]~reg0_regout\ : std_logic;
SIGNAL \rout2[4]~reg0_regout\ : std_logic;
SIGNAL \rout2[5]~reg0_regout\ : std_logic;
SIGNAL \rout2[6]~reg0_regout\ : std_logic;
SIGNAL \rout2[7]~reg0_regout\ : std_logic;
SIGNAL \rout2[8]~reg0_regout\ : std_logic;
SIGNAL \rout2[9]~reg0_regout\ : std_logic;
SIGNAL \rout2[10]~reg0_regout\ : std_logic;
SIGNAL \rout2[11]~reg0_regout\ : std_logic;
SIGNAL \rout2[12]~reg0_regout\ : std_logic;
SIGNAL \rout2[13]~reg0_regout\ : std_logic;
SIGNAL \rout2[14]~reg0_regout\ : std_logic;
SIGNAL \rout2[15]~reg0_regout\ : std_logic;
SIGNAL \rout2[16]~reg0_regout\ : std_logic;
SIGNAL \rout2[17]~reg0_regout\ : std_logic;
SIGNAL \rout2[18]~reg0_regout\ : std_logic;
SIGNAL \rout2[19]~reg0_regout\ : std_logic;
SIGNAL \rout2[20]~reg0_regout\ : std_logic;
SIGNAL \rout2[21]~reg0_regout\ : std_logic;
SIGNAL \rout2[22]~reg0_regout\ : std_logic;
SIGNAL \rout2[23]~reg0_regout\ : std_logic;
SIGNAL \rout2[24]~reg0_regout\ : std_logic;
SIGNAL \rout2[25]~reg0_regout\ : std_logic;
SIGNAL \rout2[26]~reg0_regout\ : std_logic;
SIGNAL \rout2[27]~reg0_regout\ : std_logic;
SIGNAL \rout2[28]~reg0_regout\ : std_logic;
SIGNAL \rout2[29]~reg0_regout\ : std_logic;
SIGNAL \rout2[30]~reg0_regout\ : std_logic;
SIGNAL \rout2[31]~reg0_regout\ : std_logic;
SIGNAL \z12|pc_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \z5|y1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_ret~combout\ : std_logic;

BEGIN

rout1 <= ww_rout1;
rout2 <= ww_rout2;
ww_clk1 <= clk1;
ww_ret <= ret;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_ret~combout\ <= NOT \ret~combout\;

\clk1~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk1,
	combout => \clk1~combout\);

\z1|pcout[0]~0\ : cyclone_lcell
-- Equation(s):
-- \z1|pcout[0]~0_combout\ = !\z12|pc_out\(0)
-- \z1|pcout[0]~1\ = CARRY(\z12|pc_out\(0))
-- \z1|pcout[0]~1COUT1_16\ = CARRY(\z12|pc_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z1|pcout[0]~0_combout\,
	cout0 => \z1|pcout[0]~1\,
	cout1 => \z1|pcout[0]~1COUT1_16\);

\z1|pcout[1]~2\ : cyclone_lcell
-- Equation(s):
-- \z1|pcout[1]~2_combout\ = \z12|pc_out\(1) $ (\z1|pcout[0]~1\)
-- \z1|pcout[1]~3\ = CARRY(!\z1|pcout[0]~1\ # !\z12|pc_out\(1))
-- \z1|pcout[1]~3COUT1_18\ = CARRY(!\z1|pcout[0]~1COUT1_16\ # !\z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	cin0 => \z1|pcout[0]~1\,
	cin1 => \z1|pcout[0]~1COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z1|pcout[1]~2_combout\,
	cout0 => \z1|pcout[1]~3\,
	cout1 => \z1|pcout[1]~3COUT1_18\);

\z13|mem_initial~38\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~38_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(3) & (\z12|pc_out\(2) # \z12|pc_out\(1)) # !\z12|pc_out\(3) & (!\z12|pc_out\(1))) # !\z12|pc_out\(0) & \z12|pc_out\(2) & !\z12|pc_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c28e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~38_combout\);

\rout1[1]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~39\ = !\z12|pc_out\(4) & \z13|mem_initial~38_combout\
-- \rout1[1]~reg0_regout\ = DFFEAS(\z13|mem_initial~39\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~38_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~39\,
	regout => \rout1[1]~reg0_regout\);

\z14|y[0]~0\ : cyclone_lcell
-- Equation(s):
-- \z14|y[0]~0_combout\ = \z1|pcout[0]~0_combout\ $ \z13|mem_initial~37\
-- \z14|y[0]~1\ = CARRY(\z1|pcout[0]~0_combout\ & \z13|mem_initial~37\)
-- \z14|y[0]~1COUT1_16\ = CARRY(\z1|pcout[0]~0_combout\ & \z13|mem_initial~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z1|pcout[0]~0_combout\,
	datab => \z13|mem_initial~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z14|y[0]~0_combout\,
	cout0 => \z14|y[0]~1\,
	cout1 => \z14|y[0]~1COUT1_16\);

\z14|y[1]~2\ : cyclone_lcell
-- Equation(s):
-- \z14|y[1]~2_combout\ = \z1|pcout[1]~2_combout\ $ \z13|mem_initial~39\ $ \z14|y[0]~1\
-- \z14|y[1]~3\ = CARRY(\z1|pcout[1]~2_combout\ & !\z13|mem_initial~39\ & !\z14|y[0]~1\ # !\z1|pcout[1]~2_combout\ & (!\z14|y[0]~1\ # !\z13|mem_initial~39\))
-- \z14|y[1]~3COUT1_18\ = CARRY(\z1|pcout[1]~2_combout\ & !\z13|mem_initial~39\ & !\z14|y[0]~1COUT1_16\ # !\z1|pcout[1]~2_combout\ & (!\z14|y[0]~1COUT1_16\ # !\z13|mem_initial~39\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z1|pcout[1]~2_combout\,
	datab => \z13|mem_initial~39\,
	cin0 => \z14|y[0]~1\,
	cin1 => \z14|y[0]~1COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z14|y[1]~2_combout\,
	cout0 => \z14|y[1]~3\,
	cout1 => \z14|y[1]~3COUT1_18\);

\z13|mem_initial~71\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~71_combout\ = \z12|pc_out\(1) & (\z12|pc_out\(2) # \z12|pc_out\(3) & !\z12|pc_out\(0)) # !\z12|pc_out\(1) & (\z12|pc_out\(0) # \z12|pc_out\(3) $ \z12|pc_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb5c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~71_combout\);

\z13|mem_initial~72\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~72_combout\ = \z12|pc_out\(4) # \z13|mem_initial~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~72_combout\);

\z13|mem_initial~65\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~65_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(1) & !\z12|pc_out\(3) & !\z12|pc_out\(2) # !\z12|pc_out\(1) & \z12|pc_out\(3) & \z12|pc_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~65_combout\);

\z13|mem_initial~67\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~67_combout\ = \z12|pc_out\(1) & (\z12|pc_out\(2) & (!\z12|pc_out\(0)) # !\z12|pc_out\(2) & !\z12|pc_out\(3)) # !\z12|pc_out\(1) & \z12|pc_out\(2) & (\z12|pc_out\(0) # !\z12|pc_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5b22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~67_combout\);

\z8|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \z8|Equal0~0_combout\ = !\z12|pc_out\(4) & (\z13|mem_initial~65_combout\ # \z13|mem_initial~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5550",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datac => \z13|mem_initial~65_combout\,
	datad => \z13|mem_initial~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|Equal0~0_combout\);

\z13|mem_initial~69\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~69_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(2) # !\z12|pc_out\(1)) # !\z12|pc_out\(0) & (\z12|pc_out\(3) & \z12|pc_out\(1) # !\z12|pc_out\(3) & (\z12|pc_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb58",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~69_combout\);

\rout1[24]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~70\ = !\z12|pc_out\(4) & (\z13|mem_initial~69_combout\)
-- \rout1[24]~reg0_regout\ = DFFEAS(\z13|mem_initial~70\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z12|pc_out\(4),
	datad => \z13|mem_initial~69_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~70\,
	regout => \rout1[24]~reg0_regout\);

\z13|mem_initial~63\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~63_combout\ = \z12|pc_out\(3) & !\z12|pc_out\(1) & (\z12|pc_out\(2) $ !\z12|pc_out\(0)) # !\z12|pc_out\(3) & (\z12|pc_out\(2) & !\z12|pc_out\(0) & !\z12|pc_out\(1) # !\z12|pc_out\(2) & (\z12|pc_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1186",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(3),
	datab => \z12|pc_out\(2),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~63_combout\);

\z13|mem_initial~64\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~64_combout\ = \z12|pc_out\(4) # \z13|mem_initial~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~64_combout\);

\z8|Equal0~1\ : cyclone_lcell
-- Equation(s):
-- \z8|Equal0~1_combout\ = \z8|Equal0~0_combout\ # \z13|mem_initial~70\ # !\z13|mem_initial~72_combout\ # !\z13|mem_initial~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~0_combout\,
	datab => \z13|mem_initial~70\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|Equal0~1_combout\);

\z13|mem_initial~79\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~79_combout\ = !\z12|pc_out\(2) & \z12|pc_out\(3) & (\z12|pc_out\(1) $ \z12|pc_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(1),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~79_combout\);

\rout1[29]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~80\ = !\z12|pc_out\(4) & (\z13|mem_initial~79_combout\)
-- \rout1[29]~reg0_regout\ = DFFEAS(\z13|mem_initial~80\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z12|pc_out\(4),
	datad => \z13|mem_initial~79_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~80\,
	regout => \rout1[29]~reg0_regout\);

\z13|mem_initial~75\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~75_combout\ = \z12|pc_out\(2) & !\z12|pc_out\(4) & !\z12|pc_out\(3) & \z12|pc_out\(1) # !\z12|pc_out\(2) & !\z12|pc_out\(1) & (\z12|pc_out\(4) $ \z12|pc_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0214",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(4),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~75_combout\);

\z13|mem_initial~77\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~77_combout\ = \z12|pc_out\(0) & !\z12|pc_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~77_combout\);

\rout1[28]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~78\ = \z12|pc_out\(2) & \z12|pc_out\(1) & \z12|pc_out\(3) & \z13|mem_initial~77_combout\
-- \rout1[28]~reg0_regout\ = DFFEAS(\z13|mem_initial~78\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(1),
	datac => \z12|pc_out\(3),
	datad => \z13|mem_initial~77_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~78\,
	regout => \rout1[28]~reg0_regout\);

\z15|Mux8~2\ : cyclone_lcell
-- Equation(s):
-- \z15|Mux8~2_combout\ = !\z13|mem_initial~80\ & !\z13|mem_initial~78\ & (!\z12|pc_out\(0) # !\z13|mem_initial~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0105",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~80\,
	datab => \z13|mem_initial~75_combout\,
	datac => \z13|mem_initial~78\,
	datad => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z15|Mux8~2_combout\);

\z13|mem_initial~40\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~40_combout\ = \z12|pc_out\(2) & (\z12|pc_out\(3) & (\z12|pc_out\(1)) # !\z12|pc_out\(3) & !\z12|pc_out\(0)) # !\z12|pc_out\(2) & (!\z12|pc_out\(3) & \z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a702",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~40_combout\);

\rout1[2]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~41\ = !\z12|pc_out\(4) & \z13|mem_initial~40_combout\
-- \rout1[2]~reg0_regout\ = DFFEAS(\z13|mem_initial~41\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~40_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~41\,
	regout => \rout1[2]~reg0_regout\);

\z13|mem_initial~44\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~44_combout\ = \z12|pc_out\(3) # \z12|pc_out\(2) & \z12|pc_out\(0) & \z12|pc_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~44_combout\);

\z13|mem_initial~45\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~45_combout\ = \z12|pc_out\(4) # \z13|mem_initial~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~45_combout\);

\z17|Mux2~6\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux2~6_combout\ = !\z13|mem_initial~37\ & (\z13|mem_initial~45_combout\ $ (\z13|mem_initial~39\ # !\z13|mem_initial~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "020d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~41\,
	datab => \z13|mem_initial~39\,
	datac => \z13|mem_initial~37\,
	datad => \z13|mem_initial~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux2~6_combout\);

\z17|Mux1~6\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux1~6_combout\ = \z13|mem_initial~41\ & (\z13|mem_initial~45_combout\ # !\z13|mem_initial~37\ # !\z13|mem_initial~39\) # !\z13|mem_initial~41\ & (\z13|mem_initial~37\ # \z13|mem_initial~39\ $ !\z13|mem_initial~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe7b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~41\,
	datab => \z13|mem_initial~39\,
	datac => \z13|mem_initial~37\,
	datad => \z13|mem_initial~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux1~6_combout\);

\z17|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux0~0_combout\ = !\z12|pc_out\(4) & \z13|mem_initial~44_combout\ & (\z13|mem_initial~40_combout\ $ \z13|mem_initial~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~40_combout\,
	datab => \z12|pc_out\(4),
	datac => \z13|mem_initial~38_combout\,
	datad => \z13|mem_initial~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux0~0_combout\);

\z13|mem_initial~42\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~42_combout\ = \z12|pc_out\(2) & \z12|pc_out\(0) & (\z12|pc_out\(3) $ !\z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(3),
	datab => \z12|pc_out\(1),
	datac => \z12|pc_out\(2),
	datad => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~42_combout\);

\z17|Mux3~23\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux3~23_combout\ = \z13|mem_initial~41\ & (\z13|mem_initial~45_combout\ # \z13|mem_initial~39\ $ !\z13|mem_initial~37\) # !\z13|mem_initial~41\ & (\z13|mem_initial~39\ $ \z13|mem_initial~37\ # !\z13|mem_initial~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bed7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~41\,
	datab => \z13|mem_initial~39\,
	datac => \z13|mem_initial~37\,
	datad => \z13|mem_initial~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux3~23_combout\);

\z17|Mux3~24\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux3~24_combout\ = \z13|mem_initial~42_combout\ & !\z12|pc_out\(4) # !\z17|Mux3~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~42_combout\,
	datac => \z12|pc_out\(4),
	datad => \z17|Mux3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux3~24_combout\);

\z16|Mux29~5\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~5_combout\ = \z17|Mux0~0_combout\ & \z17|Mux1~6_combout\ & (\z17|Mux2~6_combout\ $ \z17|Mux3~24_combout\) # !\z17|Mux0~0_combout\ & \z17|Mux2~6_combout\ & (!\z17|Mux3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "408a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux2~6_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z17|Mux0~0_combout\,
	datad => \z17|Mux3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~5_combout\);

\z16|Mux29~18\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~18_combout\ = \z16|Mux29~5_combout\ # !\z15|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datad => \z16|Mux29~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~18_combout\);

\z17|aluoper[3]~5\ : cyclone_lcell
-- Equation(s):
-- \z17|aluoper[3]~5_combout\ = \z15|Mux8~2_combout\ & \z13|mem_initial~45_combout\ & (\z13|mem_initial~41\ $ \z13|mem_initial~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z13|mem_initial~41\,
	datac => \z13|mem_initial~45_combout\,
	datad => \z13|mem_initial~39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|aluoper[3]~5_combout\);

\z16|Mux29~4\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~4_combout\ = \z17|Mux2~6_combout\ # \z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datac => \z17|Mux2~6_combout\,
	datad => \z17|Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~4_combout\);

\z16|Mux28~2\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~2_combout\ = !\z16|Mux29~5_combout\ & \z15|Mux8~2_combout\ & (\z16|Mux29~4_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z16|Mux29~4_combout\,
	datac => \z16|Mux29~5_combout\,
	datad => \z15|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~2_combout\);

\z17|aluoper[0]~6\ : cyclone_lcell
-- Equation(s):
-- \z17|aluoper[0]~6_combout\ = \z15|Mux8~2_combout\ & (\z13|mem_initial~42_combout\ & !\z12|pc_out\(4) # !\z17|Mux3~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "08aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z13|mem_initial~42_combout\,
	datac => \z12|pc_out\(4),
	datad => \z17|Mux3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|aluoper[0]~6_combout\);

\z13|mem_initial~73\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~73_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(2) & !\z12|pc_out\(3) & \z12|pc_out\(1) # !\z12|pc_out\(2) & \z12|pc_out\(3) & !\z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~73_combout\);

\rout1[26]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~74\ = \z13|mem_initial~73_combout\ & !\z12|pc_out\(4)
-- \rout1[26]~reg0_regout\ = DFFEAS(\z13|mem_initial~74\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~73_combout\,
	datad => \z12|pc_out\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~74\,
	regout => \rout1[26]~reg0_regout\);

\z13|mem_initial~62\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~62_combout\ = \z12|pc_out\(3) # \z12|pc_out\(0) & (!\z12|pc_out\(1)) # !\z12|pc_out\(0) & \z12|pc_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(1),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~62_combout\);

\rout1[20]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[0]~32\ = !\z12|pc_out\(4) & (!\z13|mem_initial~62_combout\)
-- \rout1[20]~reg0_regout\ = DFFEAS(\z8|rd2[0]~32\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z12|pc_out\(4),
	datad => \z13|mem_initial~62_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[0]~32\,
	regout => \rout1[20]~reg0_regout\);

\z13|mem_initial~60\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~60_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(3) & (\z12|pc_out\(1) # !\z12|pc_out\(2)) # !\z12|pc_out\(3) & (!\z12|pc_out\(1))) # !\z12|pc_out\(0) & (\z12|pc_out\(2) $ (\z12|pc_out\(3) & \z12|pc_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c67a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~60_combout\);

\rout1[19]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~61\ = !\z12|pc_out\(4) & \z13|mem_initial~60_combout\
-- \rout1[19]~reg0_regout\ = DFFEAS(\z13|mem_initial~61\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~60_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~61\,
	regout => \rout1[19]~reg0_regout\);

\z13|mem_initial~58\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~58_combout\ = \z12|pc_out\(1) & (\z12|pc_out\(0) & !\z12|pc_out\(2) # !\z12|pc_out\(0) & (!\z12|pc_out\(3))) # !\z12|pc_out\(1) & (\z12|pc_out\(2) & !\z12|pc_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "087a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(2),
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~58_combout\);

\z13|mem_initial~56\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~56_combout\ = \z12|pc_out\(1) & (\z12|pc_out\(3) # \z12|pc_out\(0) $ !\z12|pc_out\(2)) # !\z12|pc_out\(1) & (\z12|pc_out\(3) $ (!\z12|pc_out\(0) & \z12|pc_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef92",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(2),
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~56_combout\);

\z8|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \z8|Equal1~0_combout\ = \z12|pc_out\(4) # !\z13|mem_initial~58_combout\ & \z13|mem_initial~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~58_combout\,
	datac => \z13|mem_initial~56_combout\,
	datad => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|Equal1~0_combout\);

\z13|mem_initial~54\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~54_combout\ = \z12|pc_out\(3) & \z12|pc_out\(0) & (\z12|pc_out\(1) # !\z12|pc_out\(2)) # !\z12|pc_out\(3) & (\z12|pc_out\(2) & !\z12|pc_out\(0) & !\z12|pc_out\(1) # !\z12|pc_out\(2) & (\z12|pc_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d142",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(3),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~54_combout\);

\rout1[16]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~55\ = !\z12|pc_out\(4) & \z13|mem_initial~54_combout\
-- \rout1[16]~reg0_regout\ = DFFEAS(\z13|mem_initial~55\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~54_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~55\,
	regout => \rout1[16]~reg0_regout\);

\z8|Equal1~1\ : cyclone_lcell
-- Equation(s):
-- \z8|Equal1~1_combout\ = !\z13|mem_initial~61\ & \z8|Equal1~0_combout\ & !\z13|mem_initial~55\ & !\z8|rd2[0]~32\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|Equal1~0_combout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|rd2[0]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|Equal1~1_combout\);

\z13|mem_initial~46\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~46_combout\ = !\z12|pc_out\(3) & (\z12|pc_out\(1) & (!\z12|pc_out\(0)) # !\z12|pc_out\(1) & \z12|pc_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "003a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(1),
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~46_combout\);

\z3|y[1]~7\ : cyclone_lcell
-- Equation(s):
-- \z3|y[1]~7_combout\ = !\z12|pc_out\(4) & (\z15|Mux8~2_combout\ & (\z13|mem_initial~46_combout\) # !\z15|Mux8~2_combout\ & !\z13|mem_initial~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b01",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z13|mem_initial~56_combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z3|y[1]~7_combout\);

\z13|mem_initial~48\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~48_combout\ = !\z12|pc_out\(3) & \z12|pc_out\(2) & (\z12|pc_out\(1) $ \z12|pc_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0600",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(1),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~48_combout\);

\z3|y[2]~8\ : cyclone_lcell
-- Equation(s):
-- \z3|y[2]~8_combout\ = !\z12|pc_out\(4) & (\z15|Mux8~2_combout\ & (\z13|mem_initial~48_combout\) # !\z15|Mux8~2_combout\ & \z13|mem_initial~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~58_combout\,
	datab => \z12|pc_out\(4),
	datac => \z13|mem_initial~48_combout\,
	datad => \z15|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z3|y[2]~8_combout\);

\z3|y[0]~6\ : cyclone_lcell
-- Equation(s):
-- \z3|y[0]~6_combout\ = !\z12|pc_out\(4) & (\z15|Mux8~2_combout\ & (\z13|mem_initial~46_combout\) # !\z15|Mux8~2_combout\ & \z13|mem_initial~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z13|mem_initial~54_combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z3|y[0]~6_combout\);

\z13|mem_initial~50\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~50_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(1) $ (\z12|pc_out\(2) # !\z12|pc_out\(3))) # !\z12|pc_out\(0) & \z12|pc_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "62ae",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~50_combout\);

\z3|y[3]~9\ : cyclone_lcell
-- Equation(s):
-- \z3|y[3]~9_combout\ = !\z12|pc_out\(4) & (\z15|Mux8~2_combout\ & \z13|mem_initial~50_combout\ # !\z15|Mux8~2_combout\ & (\z13|mem_initial~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z15|Mux8~2_combout\,
	datac => \z13|mem_initial~50_combout\,
	datad => \z13|mem_initial~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z3|y[3]~9_combout\);

\z8|mem~2328\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2328_combout\ = !\z3|y[1]~7_combout\ & !\z3|y[2]~8_combout\ & \z3|y[0]~6_combout\ & \z3|y[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[2]~8_combout\,
	datac => \z3|y[0]~6_combout\,
	datad => \z3|y[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2328_combout\);

\rout1[27]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~76\ = \z12|pc_out\(0) & \z13|mem_initial~75_combout\
-- \rout1[27]~reg0_regout\ = DFFEAS(\z13|mem_initial~76\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(0),
	datad => \z13|mem_initial~75_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~76\,
	regout => \rout1[27]~reg0_regout\);

\z15|Mux1~8\ : cyclone_lcell
-- Equation(s):
-- \z15|Mux1~8_combout\ = \z13|mem_initial~80\ & (\z13|mem_initial~74\ # \z13|mem_initial~78\ $ \z13|mem_initial~76\) # !\z13|mem_initial~80\ & (\z13|mem_initial~78\ # \z13|mem_initial~74\ $ \z13|mem_initial~76\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dbfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~80\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~78\,
	datad => \z13|mem_initial~76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z15|Mux1~8_combout\);

\z13|mem_initial~52\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~52_combout\ = \z12|pc_out\(3) # \z12|pc_out\(2) # \z12|pc_out\(0) & !\z12|pc_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eefe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(3),
	datab => \z12|pc_out\(2),
	datac => \z12|pc_out\(0),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~52_combout\);

\z3|y[4]~5\ : cyclone_lcell
-- Equation(s):
-- \z3|y[4]~5_combout\ = \z12|pc_out\(4) # \z15|Mux8~2_combout\ & (\z13|mem_initial~52_combout\) # !\z15|Mux8~2_combout\ & \z13|mem_initial~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~62_combout\,
	datac => \z13|mem_initial~52_combout\,
	datad => \z15|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z3|y[4]~5_combout\);

\z8|mem~2329\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2329_combout\ = \z8|mem~2328_combout\ & !\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2328_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2329_combout\);

\z8|mem~328\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~328_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~328_regout\);

\z8|mem~1133\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1133_combout\ = \z12|pc_out\(2) & \z12|pc_out\(3) & (!\z12|pc_out\(1) # !\z12|pc_out\(0)) # !\z12|pc_out\(2) & (\z12|pc_out\(3) & (\z12|pc_out\(1)) # !\z12|pc_out\(3) & \z12|pc_out\(0) & !\z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "70a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1133_combout\);

\z8|mem~2390\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2390_combout\ = !\z12|pc_out\(4) & (\z8|mem~1133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(4),
	datad => \z8|mem~1133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2390_combout\);

\z8|mem~296\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~296_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~296_regout\);

\z13|mem_initial~57\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~57_combout\ = \z12|pc_out\(4) # \z13|mem_initial~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(4),
	datac => \z13|mem_initial~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~57_combout\);

\z8|mem~1121\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1121_combout\ = \z12|pc_out\(2) & !\z12|pc_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(2),
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1121_combout\);

\z8|mem~2389\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2389_combout\ = !\z12|pc_out\(0) & \z8|mem~1121_combout\ & !\z12|pc_out\(1) & !\z12|pc_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(0),
	datab => \z8|mem~1121_combout\,
	datac => \z12|pc_out\(1),
	datad => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2389_combout\);

\z8|mem~392\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~392_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~392_regout\);

\z8|mem~1272\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1272_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (!\z8|mem~392_regout\) # !\z13|mem_initial~55\ & !\z8|mem~360_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~360_regout\,
	datab => \z8|mem~392_regout\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1272_combout\);

\z8|mem~1273\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1273_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1272_combout\ & !\z8|mem~328_regout\ # !\z8|mem~1272_combout\ & (!\z8|mem~296_regout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~328_regout\,
	datab => \z8|mem~296_regout\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z8|mem~1272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1273_combout\);

\z8|mem~2344\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2344_combout\ = !\z3|y[1]~7_combout\ & !\z3|y[0]~6_combout\ & \z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2344_combout\);

\z8|mem~2345\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2345_combout\ = !\z15|Mux1~8_combout\ & (\z8|mem~2344_combout\ & \z3|y[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux1~8_combout\,
	datac => \z8|mem~2344_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2345_combout\);

\z8|mem~424\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1279\ = \z13|mem_initial~57_combout\ & (F1L359Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~488_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~424_regout\ = DFFEAS(\z8|mem~1279\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~488_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1279\,
	regout => \z8|mem~424_regout\);

\rout1[22]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~66\ = !\z12|pc_out\(4) & (\z13|mem_initial~65_combout\)
-- \rout1[22]~reg0_regout\ = DFFEAS(\z13|mem_initial~66\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z12|pc_out\(4),
	datad => \z13|mem_initial~65_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~66\,
	regout => \rout1[22]~reg0_regout\);

\z8|mem~2346\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2346_combout\ = !\z3|y[1]~7_combout\ & \z3|y[0]~6_combout\ & \z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2346_combout\);

\z8|mem~2347\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2347_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2346_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2346_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2347_combout\);

\z8|mem~456\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1217\ = \z13|mem_initial~66\ & (\z8|mem~520_regout\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L391Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~456_regout\ = DFFEAS(\z8|mem~1217\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~520_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1217\,
	regout => \z8|mem~456_regout\);

\z8|mem~2348\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2348_combout\ = \z3|y[1]~7_combout\ & \z3|y[2]~8_combout\ & !\z3|y[0]~6_combout\ & \z3|y[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[2]~8_combout\,
	datac => \z3|y[0]~6_combout\,
	datad => \z3|y[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2348_combout\);

\z8|mem~2349\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2349_combout\ = \z8|mem~2348_combout\ & !\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2348_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2349_combout\);

\z8|mem~488\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1218\ = \z13|mem_initial~64_combout\ & (\z8|mem~1217\ & (F1L423Q) # !\z8|mem~1217\ & \z8|mem~424_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1217\)
-- \z8|mem~488_regout\ = DFFEAS(\z8|mem~1218\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~424_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1217\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1218\,
	regout => \z8|mem~488_regout\);

\z8|mem~1142\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1142_combout\ = \z12|pc_out\(1) $ \z12|pc_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z12|pc_out\(1),
	datad => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1142_combout\);

\z8|mem~2391\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2391_combout\ = !\z12|pc_out\(4) & \z12|pc_out\(2) & \z8|mem~1142_combout\ & !\z12|pc_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z12|pc_out\(2),
	datac => \z8|mem~1142_combout\,
	datad => \z12|pc_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2391_combout\);

\z8|mem~520\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1280\ = \z13|mem_initial~55\ & (\z8|mem~1279\ & \z8|mem~456_regout\ # !\z8|mem~1279\ & (F1L455Q)) # !\z13|mem_initial~55\ & (\z8|mem~1279\)
-- \z8|mem~520_regout\ = DFFEAS(\z8|mem~1280\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~456_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1279\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1280\,
	regout => \z8|mem~520_regout\);

\rout1[18]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~59\ = !\z12|pc_out\(4) & (\z13|mem_initial~58_combout\)
-- \rout1[18]~reg0_regout\ = DFFEAS(\z13|mem_initial~59\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z12|pc_out\(4),
	datad => \z13|mem_initial~58_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~59\,
	regout => \rout1[18]~reg0_regout\);

\z8|mem~2332\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2332_combout\ = !\z3|y[1]~7_combout\ & !\z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2332_combout\);

\z8|mem~2333\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2333_combout\ = \z8|mem~2332_combout\ & (!\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2332_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2333_combout\);

\z8|mem~168\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1274\ = \z13|mem_initial~57_combout\ & (F1L103Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~232_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~168_regout\ = DFFEAS(\z8|mem~1274\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~232_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1274\,
	regout => \z8|mem~168_regout\);

\z8|mem~2336\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2336_combout\ = !\z3|y[1]~7_combout\ & \z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2336_combout\);

\z8|mem~2337\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2337_combout\ = \z8|mem~2336_combout\ & (!\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2336_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2337_combout\);

\z8|mem~200\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1212\ = \z13|mem_initial~66\ & (\z8|mem~264_regout\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L135Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~200_regout\ = DFFEAS(\z8|mem~1212\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~264_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1212\,
	regout => \z8|mem~200_regout\);

\z8|mem~2338\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2338_combout\ = \z3|y[1]~7_combout\ & !\z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2338_combout\);

\z8|mem~2339\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2339_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2338_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2338_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2339_combout\);

\z8|mem~232\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1213\ = \z13|mem_initial~64_combout\ & (\z8|mem~1212\ & (F1L167Q) # !\z8|mem~1212\ & \z8|mem~168_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1212\)
-- \z8|mem~232_regout\ = DFFEAS(\z8|mem~1213\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~168_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1212\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1213\,
	regout => \z8|mem~232_regout\);

\z8|mem~2334\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2334_combout\ = \z3|y[1]~7_combout\ & \z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & \z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2334_combout\);

\z8|mem~2335\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2335_combout\ = \z8|mem~2334_combout\ & !\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2334_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2335_combout\);

\z8|mem~264\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1275\ = \z13|mem_initial~55\ & (\z8|mem~1274\ & \z8|mem~200_regout\ # !\z8|mem~1274\ & (F1L199Q)) # !\z13|mem_initial~55\ & (\z8|mem~1274\)
-- \z8|mem~264_regout\ = DFFEAS(\z8|mem~1275\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~200_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1274\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1275\,
	regout => \z8|mem~264_regout\);

\z8|mem~2394\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2394_combout\ = \z12|pc_out\(2) # \z12|pc_out\(1) & \z12|pc_out\(0) # !\z12|pc_out\(1) & (\z12|pc_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eefa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2394_combout\);

\z8|mem~2395\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2395_combout\ = \z12|pc_out\(4) & (\z8|mem~2394_combout\ # !\z12|pc_out\(2) & !\z12|pc_out\(0)) # !\z12|pc_out\(4) & !\z12|pc_out\(2) & !\z12|pc_out\(0) & \z8|mem~2394_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cd04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(4),
	datac => \z12|pc_out\(0),
	datad => \z8|mem~2394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2395_combout\);

\z8|mem~40\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~40_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~40_regout\);

\z8|mem~2340\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2340_combout\ = !\z3|y[1]~7_combout\ & \z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & !\z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2340_combout\);

\z8|mem~2341\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2341_combout\ = \z8|mem~2340_combout\ & !\z15|Mux1~8_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2340_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2341_combout\);

\z8|mem~72\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~72_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~72_regout\);

\z8|mem~2342\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2342_combout\ = \z3|y[1]~7_combout\ & !\z3|y[0]~6_combout\ & !\z3|y[3]~9_combout\ & !\z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2342_combout\);

\z8|mem~2343\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2343_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2342_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux1~8_combout\,
	datab => \z8|mem~2342_combout\,
	datac => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2343_combout\);

\z8|mem~104\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~104_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~104_regout\);

\z8|mem~1276\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1276_combout\ = \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & !\z8|mem~104_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~104_regout\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1276_combout\);

\z8|mem~1277\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1277_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1276_combout\ & (!\z8|mem~72_regout\) # !\z8|mem~1276_combout\ & !\z8|mem~40_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1276_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~40_regout\,
	datac => \z8|mem~72_regout\,
	datad => \z8|mem~1276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1277_combout\);

\z8|mem~1278\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1278_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1275\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~1277_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1275\,
	datad => \z8|mem~1277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1278_combout\);

\z8|mem~1281\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1281_combout\ = \z13|mem_initial~61\ & (\z8|mem~1278_combout\ & (\z8|mem~1280\) # !\z8|mem~1278_combout\ & \z8|mem~1273_combout\) # !\z13|mem_initial~61\ & (\z8|mem~1278_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1273_combout\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1280\,
	datad => \z8|mem~1278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1281_combout\);

\z8|mem~1154\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1154_combout\ = !\z12|pc_out\(3) & (!\z12|pc_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(3),
	datac => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1154_combout\);

\z8|mem~2392\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2392_combout\ = !\z12|pc_out\(2) & \z8|mem~1154_combout\ & \z12|pc_out\(1) & !\z12|pc_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z8|mem~1154_combout\,
	datac => \z12|pc_out\(1),
	datad => \z12|pc_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2392_combout\);

\z8|mem~648\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~648_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~648_regout\);

\z8|mem~2350\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2350_combout\ = \z8|mem~2334_combout\ & !\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2334_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2350_combout\);

\z8|mem~776\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2454\ = \z13|mem_initial~59\ & (F1L711Q & !\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ # !\z8|mem~648_regout\)
-- \z8|mem~776_regout\ = DFFEAS(\z8|mem~2454\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55b1",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~648_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2454\,
	regout => \z8|mem~776_regout\);

\rout1[23]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~68\ = \z13|mem_initial~67_combout\ & !\z12|pc_out\(4)
-- \rout1[23]~reg0_regout\ = DFFEAS(\z13|mem_initial~68\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~67_combout\,
	datad => \z12|pc_out\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~68\,
	regout => \rout1[23]~reg0_regout\);

\z8|mem~2359\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2359_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2342_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux1~8_combout\,
	datab => \z8|mem~2342_combout\,
	datac => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2359_combout\);

\z8|mem~616\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~616_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~616_regout\);

\z8|mem~2330\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2330_combout\ = \z3|y[1]~7_combout\ & !\z3|y[0]~6_combout\ & \z3|y[3]~9_combout\ & !\z3|y[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z3|y[1]~7_combout\,
	datab => \z3|y[0]~6_combout\,
	datac => \z3|y[3]~9_combout\,
	datad => \z3|y[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2330_combout\);

\z8|mem~2357\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2357_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2330_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2330_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2357_combout\);

\z8|mem~872\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~872_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~872_regout\);

\z8|mem~1266\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1266_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # !\z8|mem~872_regout\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & !\z8|mem~616_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89ab",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~616_regout\,
	datad => \z8|mem~872_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1266_combout\);

\z8|mem~2358\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2358_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2338_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2338_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2358_combout\);

\z8|mem~744\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1267\ = \z13|mem_initial~59\ & (\z8|mem~1266_combout\ & \z8|mem~1000_regout\ # !\z8|mem~1266_combout\ & (F1L679Q)) # !\z13|mem_initial~59\ & (\z8|mem~1266_combout\)
-- \z8|mem~744_regout\ = DFFEAS(\z8|mem~1267\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1000_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1266_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1267\,
	regout => \z8|mem~744_regout\);

\z8|mem~1225\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1225_combout\ = \z13|mem_initial~68\ & (\z8|mem~744_regout\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & !\z8|mem~616_regout\ & (!\z13|mem_initial~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aab1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~616_regout\,
	datac => \z8|mem~744_regout\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1225_combout\);

\z8|mem~2360\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2360_combout\ = \z8|mem~2348_combout\ & !\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2348_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2360_combout\);

\z8|mem~1000\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1226\ = \z8|mem~1225_combout\ & (F1L871Q # !\z13|mem_initial~70\) # !\z8|mem~1225_combout\ & !\z8|mem~872_regout\ & (\z13|mem_initial~70\)
-- \z8|mem~1000_regout\ = DFFEAS(\z8|mem~1226\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1225_combout\,
	datab => \z8|mem~872_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1226\,
	regout => \z8|mem~1000_regout\);

\z8|mem~1268\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1268_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2454\ # !\z13|mem_initial~55\ & (\z8|mem~1267\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2454\,
	datad => \z8|mem~1267\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1268_combout\);

\z8|mem~1167\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1167_combout\ = \z12|pc_out\(0) & (\z12|pc_out\(1)) # !\z12|pc_out\(0) & !\z12|pc_out\(2) & (!\z12|pc_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1167_combout\);

\z8|mem~2393\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2393_combout\ = \z8|mem~1167_combout\ & (!\z12|pc_out\(3) & !\z12|pc_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1167_combout\,
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2393_combout\);

\z8|mem~552\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~552_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~552_regout\);

\z8|mem~1264\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1264_combout\ = \z13|mem_initial~61\ # !\z8|mem~552_regout\ & !\z13|mem_initial~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~552_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1264_combout\);

\z8|mem~2351\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2351_combout\ = \z8|mem~2332_combout\ & (!\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2332_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2351_combout\);

\z8|mem~680\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1265\ = \z13|mem_initial~59\ & (\z8|mem~1264_combout\ & \z8|mem~936_regout\ # !\z8|mem~1264_combout\ & (F1L615Q)) # !\z13|mem_initial~59\ & (\z8|mem~1264_combout\)
-- \z8|mem~680_regout\ = DFFEAS(\z8|mem~1265\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~936_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1264_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1265\,
	regout => \z8|mem~680_regout\);

\z8|mem~1220\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1220_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~680_regout\ # !\z13|mem_initial~68\ & (!\z8|mem~552_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~680_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~552_regout\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1220_combout\);

\z8|mem~2352\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2352_combout\ = \z8|mem~2344_combout\ & !\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2344_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2352_combout\);

\z8|mem~936\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1221\ = \z13|mem_initial~70\ & (F1L807Q # !\z8|mem~1220_combout\) # !\z13|mem_initial~70\ & (\z8|mem~1220_combout\)
-- \z8|mem~936_regout\ = DFFEAS(\z8|mem~1221\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1220_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1221\,
	regout => \z8|mem~936_regout\);

\z8|mem~2354\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2354_combout\ = \z8|mem~2328_combout\ & !\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2328_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2354_combout\);

\z8|mem~840\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~840_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~840_regout\);

\z8|mem~2355\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2355_combout\ = \z8|mem~2340_combout\ & !\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2340_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2355_combout\);

\z8|mem~584\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~584_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~584_regout\);

\z8|mem~2353\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2353_combout\ = \z8|mem~2336_combout\ & (!\z15|Mux1~8_combout\ & !\z3|y[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2336_combout\,
	datac => \z15|Mux1~8_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2353_combout\);

\z8|mem~712\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1269\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L647Q) # !\z13|mem_initial~59\ & !\z8|mem~584_regout\)
-- \z8|mem~712_regout\ = DFFEAS(\z8|mem~1269\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~584_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[2]~69\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1269\,
	regout => \z8|mem~712_regout\);

\z8|mem~2356\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2356_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2346_combout\ & !\z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2346_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2356_combout\);

\z8|mem~968\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1270\ = \z13|mem_initial~61\ & (\z8|mem~1269\ & (F1L839Q) # !\z8|mem~1269\ & !\z8|mem~840_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1269\)
-- \z8|mem~968_regout\ = DFFEAS(\z8|mem~1270\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[2]~69\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~840_regout\,
	datac => \z5|y1[2]~69\,
	datad => \z8|mem~1269\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1270\,
	regout => \z8|mem~968_regout\);

\z8|mem~1271\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1271_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1268_combout\ & (\z8|mem~1270\) # !\z8|mem~1268_combout\ & \z8|mem~1265\) # !\z13|mem_initial~57_combout\ & \z8|mem~1268_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1268_combout\,
	datac => \z8|mem~1265\,
	datad => \z8|mem~1270\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1271_combout\);

\z17|Mux4~0\ : cyclone_lcell
-- Equation(s):
-- \z17|Mux4~0_combout\ = \z15|Mux8~2_combout\ & !\z17|Mux1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z15|Mux8~2_combout\,
	datad => \z17|Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z17|Mux4~0_combout\);

\z15|Mux0~0\ : cyclone_lcell
-- Equation(s):
-- \z15|Mux0~0_combout\ = \z12|pc_out\(4) # \z13|mem_initial~79_combout\ # !\z13|mem_initial~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(4),
	datac => \z13|mem_initial~79_combout\,
	datad => \z13|mem_initial~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z15|Mux0~0_combout\);

\rout1[3]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~43\ = !\z12|pc_out\(4) & \z13|mem_initial~42_combout\
-- \rout1[3]~reg0_regout\ = DFFEAS(\z13|mem_initial~43\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z12|pc_out\(4),
	datad => \z13|mem_initial~42_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~43\,
	regout => \rout1[3]~reg0_regout\);

\z18|write_op~9\ : cyclone_lcell
-- Equation(s):
-- \z18|write_op~9_combout\ = \z12|pc_out\(4) & (\z13|mem_initial~78\) # !\z12|pc_out\(4) & (\z13|mem_initial~79_combout\ & !\z13|mem_initial~78\ & \z13|mem_initial~73_combout\ # !\z13|mem_initial~79_combout\ & \z13|mem_initial~78\ & 
-- !\z13|mem_initial~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c2d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~79_combout\,
	datab => \z12|pc_out\(4),
	datac => \z13|mem_initial~78\,
	datad => \z13|mem_initial~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|write_op~9_combout\);

\z18|sram~1742\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1742_combout\ = !\z16|Mux30~12_combout\ & \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ & !\z16|Mux31~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1742_combout\);

\z18|sram~1743\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1743_combout\ = \z18|write_op~9_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1742_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1743_combout\);

\z18|sram~935\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~935_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[1]~34\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[1]~34\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~935_regout\);

\z8|mem~199\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~199_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~199_regout\);

\z8|mem~263\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1254\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L198Q) # !\z13|mem_initial~55\ & \z8|mem~231_regout\)
-- \z8|mem~263_regout\ = DFFEAS(\z8|mem~1254\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~231_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1254\,
	regout => \z8|mem~263_regout\);

\z8|mem~167\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~167_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~167_regout\);

\z8|mem~1192\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1192_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (!\z8|mem~167_regout\) # !\z13|mem_initial~64_combout\ & !\z8|mem~199_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~199_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~167_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1192_combout\);

\z8|mem~231\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1193\ = \z13|mem_initial~66\ & (\z8|mem~1192_combout\ & (F1L166Q) # !\z8|mem~1192_combout\ & \z8|mem~263_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1192_combout\)
-- \z8|mem~231_regout\ = DFFEAS(\z8|mem~1193\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~263_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~1192_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1193\,
	regout => \z8|mem~231_regout\);

\z8|mem~1255\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1255_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1254\ & !\z8|mem~199_regout\ # !\z8|mem~1254\ & (!\z8|mem~167_regout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1254\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~199_regout\,
	datac => \z8|mem~1254\,
	datad => \z8|mem~167_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1255_combout\);

\z8|mem~327\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~327_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~327_regout\);

\z8|mem~295\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~295_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~295_regout\);

\z8|mem~2331\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2331_combout\ = !\z15|Mux1~8_combout\ & \z8|mem~2330_combout\ & \z3|y[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux1~8_combout\,
	datac => \z8|mem~2330_combout\,
	datad => \z3|y[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2331_combout\);

\z8|mem~359\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1256\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (!\z8|mem~295_regout\) # !\z13|mem_initial~57_combout\ & F1L294Q)
-- \z8|mem~359_regout\ = DFFEAS(\z8|mem~1256\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "98dc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~295_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1256\,
	regout => \z8|mem~359_regout\);

\z8|mem~391\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1257\ = \z13|mem_initial~55\ & (\z8|mem~1256\ & !\z8|mem~327_regout\ # !\z8|mem~1256\ & (F1L326Q)) # !\z13|mem_initial~55\ & (\z8|mem~1256\)
-- \z8|mem~391_regout\ = DFFEAS(\z8|mem~1257\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~327_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~1256\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1257\,
	regout => \z8|mem~391_regout\);

\z8|mem~39\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~39_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~39_regout\);

\z8|mem~103\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1258\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & !\z8|mem~39_regout\ # !\z13|mem_initial~57_combout\ & (F1L70Q))
-- \z8|mem~103_regout\ = DFFEAS(\z8|mem~1258\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~39_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1258\,
	regout => \z8|mem~103_regout\);

\z8|mem~71\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~71_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~71_regout\);

\z8|mem~1259\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1259_combout\ = \z8|mem~1258\ & (!\z8|mem~71_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datac => \z8|mem~1258\,
	datad => \z8|mem~71_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1259_combout\);

\z8|mem~1260\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1260_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~1257\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & (\z8|mem~1259_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1257\,
	datad => \z8|mem~1259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1260_combout\);

\z8|mem~423\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~423_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~423_regout\);

\z8|mem~455\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~455_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~455_regout\);

\z8|mem~519\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1261\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L454Q) # !\z13|mem_initial~55\ & \z8|mem~487_regout\)
-- \z8|mem~519_regout\ = DFFEAS(\z8|mem~1261\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~487_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1261\,
	regout => \z8|mem~519_regout\);

\z8|mem~1199\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1199_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # !\z8|mem~423_regout\) # !\z13|mem_initial~64_combout\ & (!\z8|mem~455_regout\ & !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~423_regout\,
	datab => \z8|mem~455_regout\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z13|mem_initial~66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1199_combout\);

\z8|mem~487\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1200\ = \z13|mem_initial~66\ & (\z8|mem~1199_combout\ & (F1L422Q) # !\z8|mem~1199_combout\ & \z8|mem~519_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1199_combout\)
-- \z8|mem~487_regout\ = DFFEAS(\z8|mem~1200\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~519_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~1199_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1200\,
	regout => \z8|mem~487_regout\);

\z8|mem~1262\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1262_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1261\ & (!\z8|mem~455_regout\) # !\z8|mem~1261\ & !\z8|mem~423_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1261\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~423_regout\,
	datac => \z8|mem~455_regout\,
	datad => \z8|mem~1261\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1262_combout\);

\z8|mem~1263\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1263_combout\ = \z13|mem_initial~59\ & (\z8|mem~1260_combout\ & (\z8|mem~1262_combout\) # !\z8|mem~1260_combout\ & \z8|mem~1255_combout\) # !\z13|mem_initial~59\ & (\z8|mem~1260_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1255_combout\,
	datac => \z8|mem~1260_combout\,
	datad => \z8|mem~1262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1263_combout\);

\z18|sram~1740\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1740_combout\ = !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1740_combout\);

\z18|sram~1741\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1741_combout\ = \z18|write_op~9_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1740_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1741_combout\);

\z18|sram~551\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[1]~34\ = \z8|rd2[0]~32\ & (\z8|mem~1253_combout\) # !\z8|rd2[0]~32\ & !\z8|Equal1~1_combout\ & (\z8|mem~1263_combout\)
-- \z18|sram~551_regout\ = DFFEAS(\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1253_combout\,
	datad => \z8|mem~1263_combout\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[1]~34\,
	regout => \z18|sram~551_regout\);

\z18|sram~1736\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1736_combout\ = !\z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ & !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z16|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1736_combout\);

\z18|sram~1737\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1737_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1736_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1737_combout\);

\z18|sram~679\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1086\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L642Q) # !\z16|Mux29~19_combout\ & \z18|sram~551_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~551_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1086\,
	regout => \z18|sram~679_regout\);

\z18|sram~1738\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1738_combout\ = !\z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ & !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z16|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1738_combout\);

\z18|sram~1739\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1739_combout\ = \z18|write_op~9_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1738_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1739_combout\);

\z18|sram~807\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1087\ = \z16|Mux28~11_combout\ & (\z18|sram~1086\ & \z18|sram~935_regout\ # !\z18|sram~1086\ & (P1L770Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1086\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~935_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1086\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1087\,
	regout => \z18|sram~807_regout\);

\z18|sram~999\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~999_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~999_regout\);

\z18|sram~1724\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1724_combout\ = !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & !\z16|Mux31~8_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1724_combout\);

\z18|sram~1725\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1725_combout\ = \z16|Mux27~9_combout\ & \z18|write_op~9_combout\ & \z18|sram~1724_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z18|write_op~9_combout\,
	datac => \z18|sram~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1725_combout\);

\z18|sram~615\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~615_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~615_regout\);

\z18|sram~1720\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1720_combout\ = \z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & !\z16|Mux31~8_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1720_combout\);

\z18|sram~1721\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1721_combout\ = \z18|write_op~9_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1720_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1721_combout\);

\z18|sram~743\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~743_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1721_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~743_regout\);

\z18|sram~1084\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1084_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (!\z18|sram~743_regout\) # !\z16|Mux29~19_combout\ & !\z18|sram~615_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~615_regout\,
	datab => \z18|sram~743_regout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1084_combout\);

\z18|sram~1722\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1722_combout\ = !\z16|Mux29~19_combout\ & !\z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ & \z16|Mux28~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z16|Mux28~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1722_combout\);

\z18|sram~1723\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1723_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1722_combout\ & \z18|write_op~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1722_combout\,
	datad => \z18|write_op~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1723_combout\);

\z18|sram~871\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~871_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1723_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~871_regout\);

\z18|sram~1085\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1085_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1084_combout\ & !\z18|sram~999_regout\ # !\z18|sram~1084_combout\ & (!\z18|sram~871_regout\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1084_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~999_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1084_combout\,
	datad => \z18|sram~871_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1085_combout\);

\z18|sram~1088\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1088_combout\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ # \z18|sram~1085_combout\) # !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\ & \z18|sram~1087\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1087\,
	datad => \z18|sram~1085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1088_combout\);

\z18|sram~1734\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1734_combout\ = \z16|Mux28~11_combout\ & !\z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ & \z16|Mux29~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1734_combout\);

\z18|sram~1735\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1735_combout\ = \z18|write_op~9_combout\ & \z18|sram~1734_combout\ & \z16|Mux27~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datab => \z18|sram~1734_combout\,
	datac => \z16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1735_combout\);

\z18|sram~967\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~967_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~967_regout\);

\z18|sram~1730\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1730_combout\ = !\z16|Mux28~11_combout\ & \z16|Mux31~8_combout\ & \z16|Mux29~19_combout\ & !\z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z16|Mux29~19_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1730_combout\);

\z18|sram~1731\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1731_combout\ = \z18|sram~1730_combout\ & \z16|Mux27~9_combout\ & \z18|write_op~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|sram~1730_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|write_op~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1731_combout\);

\z18|sram~711\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~711_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1731_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~711_regout\);

\z18|sram~1728\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1728_combout\ = \z16|Mux31~8_combout\ & \z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & !\z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z16|Mux29~19_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1728_combout\);

\z18|sram~1729\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1729_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1728_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1729_combout\);

\z18|sram~839\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~839_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1729_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~839_regout\);

\z18|sram~1732\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1732_combout\ = !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & \z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1732_combout\);

\z18|sram~1733\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1733_combout\ = \z18|write_op~9_combout\ & (\z18|sram~1732_combout\ & \z16|Mux27~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z18|sram~1732_combout\,
	datad => \z16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1733_combout\);

\z18|sram~583\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~583_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~583_regout\);

\z18|sram~1082\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1082_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # !\z18|sram~839_regout\) # !\z16|Mux28~11_combout\ & (!\z18|sram~583_regout\ & !\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~839_regout\,
	datab => \z18|sram~583_regout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1082_combout\);

\z18|sram~1083\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1083_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1082_combout\ & !\z18|sram~967_regout\ # !\z18|sram~1082_combout\ & (!\z18|sram~711_regout\)) # !\z16|Mux29~19_combout\ & (\z18|sram~1082_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~967_regout\,
	datac => \z18|sram~711_regout\,
	datad => \z18|sram~1082_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1083_combout\);

\z18|sram~1750\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1750_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ & \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z16|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1750_combout\);

\z18|sram~1751\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1751_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1750_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1751_combout\);

\z18|sram~1031\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1031_regout\ = DFFEAS(\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1031_regout\);

\z18|sram~1748\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1748_combout\ = \z16|Mux31~8_combout\ & !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1748_combout\);

\z18|sram~1749\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1749_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1748_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1749_combout\);

\z18|sram~647\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~647_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[1]~34\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[1]~34\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~647_regout\);

\z18|sram~1744\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1744_combout\ = \z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1744_combout\);

\z18|sram~1745\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1745_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1744_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1745_combout\);

\z18|sram~903\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1089\ = \z16|Mux28~11_combout\ & (P1L866Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~647_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~647_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1089\,
	regout => \z18|sram~903_regout\);

\z18|sram~1746\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1746_combout\ = \z16|Mux31~8_combout\ & \z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1746_combout\);

\z18|sram~1747\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1747_combout\ = \z18|write_op~9_combout\ & \z16|Mux27~9_combout\ & \z18|sram~1746_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1747_combout\);

\z18|sram~775\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1090\ = \z16|Mux29~19_combout\ & (\z18|sram~1089\ & \z18|sram~1031_regout\ # !\z18|sram~1089\ & (P1L738Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1089\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1031_regout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1089\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1090\,
	regout => \z18|sram~775_regout\);

\z18|sram~1091\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1091_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1088_combout\ & (\z18|sram~1090\) # !\z18|sram~1088_combout\ & \z18|sram~1083_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~1088_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1088_combout\,
	datac => \z18|sram~1083_combout\,
	datad => \z18|sram~1090\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1091_combout\);

\z18|sram~1757\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1757_combout\ = !\z16|Mux27~9_combout\ & (\z18|write_op~9_combout\ & \z18|sram~1720_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|write_op~9_combout\,
	datad => \z18|sram~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1757_combout\);

\z18|sram~231\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~231_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~231_regout\);

\z18|sram~1756\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1756_combout\ = \z18|write_op~9_combout\ & \z18|sram~1730_combout\ & !\z16|Mux27~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datab => \z18|sram~1730_combout\,
	datac => \z16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1756_combout\);

\z18|sram~199\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~199_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1756_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~199_regout\);

\z18|sram~1758\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1758_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1736_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1758_combout\);

\z18|sram~167\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1092\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # !\z18|sram~199_regout\) # !\z16|Mux31~8_combout\ & (P1L130Q & !\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa72",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~199_regout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1092\,
	regout => \z18|sram~167_regout\);

\z18|sram~1759\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1759_combout\ = \z18|write_op~9_combout\ & (\z18|sram~1746_combout\ & !\z16|Mux27~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z18|sram~1746_combout\,
	datad => \z16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1759_combout\);

\z18|sram~263\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1093\ = \z16|Mux30~12_combout\ & (\z18|sram~1092\ & (P1L226Q) # !\z18|sram~1092\ & !\z18|sram~231_regout\) # !\z16|Mux30~12_combout\ & (\z18|sram~1092\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~231_regout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1092\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1093\,
	regout => \z18|sram~263_regout\);

\z18|sram~1726\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1726_combout\ = !\z16|Mux31~8_combout\ & \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ & \z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z16|Mux28~11_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1726_combout\);

\z18|sram~1765\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1765_combout\ = !\z16|Mux27~9_combout\ & \z18|write_op~9_combout\ & \z18|sram~1726_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|write_op~9_combout\,
	datad => \z18|sram~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1765_combout\);

\z18|sram~487\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~487_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~487_regout\);

\z18|sram~1764\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1764_combout\ = \z18|write_op~9_combout\ & (!\z16|Mux27~9_combout\ & \z18|sram~1734_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1764_combout\);

\z18|sram~455\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~455_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1764_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~455_regout\);

\z18|sram~1766\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1766_combout\ = \z18|write_op~9_combout\ & (!\z16|Mux27~9_combout\ & \z18|sram~1742_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1766_combout\);

\z18|sram~423\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1099\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & !\z18|sram~455_regout\ # !\z16|Mux31~8_combout\ & (P1L386Q))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~455_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1099\,
	regout => \z18|sram~423_regout\);

\z18|sram~1767\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1767_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1750_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1767_combout\);

\z18|sram~519\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1100\ = \z16|Mux30~12_combout\ & (\z18|sram~1099\ & (P1L482Q) # !\z18|sram~1099\ & !\z18|sram~487_regout\) # !\z16|Mux30~12_combout\ & (\z18|sram~1099\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~487_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1099\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1100\,
	regout => \z18|sram~519_regout\);

\z18|sram~1753\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1753_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1728_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1753_combout\);

\z18|sram~327\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~327_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~327_regout\);

\z18|sram~1752\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1752_combout\ = !\z16|Mux27~9_combout\ & \z18|sram~1722_combout\ & \z18|write_op~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1722_combout\,
	datad => \z18|write_op~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1752_combout\);

\z18|sram~359\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~359_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1752_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~359_regout\);

\z18|sram~1754\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1754_combout\ = \z18|write_op~9_combout\ & (!\z16|Mux27~9_combout\ & \z18|sram~1738_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1754_combout\);

\z18|sram~295\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1094\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & !\z18|sram~359_regout\ # !\z16|Mux30~12_combout\ & (P1L258Q))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~359_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1094\,
	regout => \z18|sram~295_regout\);

\z18|sram~1755\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1755_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1744_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1755_combout\);

\z18|sram~391\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1095\ = \z16|Mux31~8_combout\ & (\z18|sram~1094\ & (P1L354Q) # !\z18|sram~1094\ & !\z18|sram~327_regout\) # !\z16|Mux31~8_combout\ & (\z18|sram~1094\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~327_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1094\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1095\,
	regout => \z18|sram~391_regout\);

\z18|sram~1761\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1761_combout\ = \z18|write_op~9_combout\ & \z18|sram~1732_combout\ & !\z16|Mux27~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z18|sram~1732_combout\,
	datad => \z16|Mux27~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1761_combout\);

\z18|sram~71\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~71_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~71_regout\);

\z18|sram~1760\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1760_combout\ = \z18|write_op~9_combout\ & (!\z16|Mux27~9_combout\ & \z18|sram~1724_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1760_combout\);

\z18|sram~103\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~103_regout\ = DFFEAS(!\z8|rd2[1]~34\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1760_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[1]~34\,
	aclr => GND,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~103_regout\);

\z18|sram~1762\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1762_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1740_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1762_combout\);

\z18|sram~39\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1096\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ # !\z18|sram~103_regout\) # !\z16|Mux30~12_combout\ & (P1L2Q & !\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~103_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[1]~34\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1096\,
	regout => \z18|sram~39_regout\);

\z18|sram~1763\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1763_combout\ = \z18|write_op~9_combout\ & !\z16|Mux27~9_combout\ & \z18|sram~1748_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|write_op~9_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1763_combout\);

\z18|sram~135\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1097\ = \z16|Mux31~8_combout\ & (\z18|sram~1096\ & (P1L98Q) # !\z18|sram~1096\ & !\z18|sram~71_regout\) # !\z16|Mux31~8_combout\ & (\z18|sram~1096\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~71_regout\,
	datac => \z8|rd2[1]~34\,
	datad => \z18|sram~1096\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1097\,
	regout => \z18|sram~135_regout\);

\z18|sram~1098\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1098_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & \z18|sram~1095\ # !\z16|Mux28~11_combout\ & (\z18|sram~1097\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1095\,
	datad => \z18|sram~1097\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1098_combout\);

\z18|sram~1101\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1101_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1098_combout\ & (\z18|sram~1100\) # !\z18|sram~1098_combout\ & \z18|sram~1093\) # !\z16|Mux29~19_combout\ & (\z18|sram~1098_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1093\,
	datac => \z18|sram~1100\,
	datad => \z18|sram~1098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1101_combout\);

\z5|y1[1]~66\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[1]~66_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1091_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1091_combout\,
	datad => \z18|sram~1101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[1]~66_combout\);

\rout2[1]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[1]~67\ = \z5|y1[1]~66_combout\ # \z15|Mux0~0_combout\ & \z16|Mux30~12_combout\
-- \rout2[1]~reg0_regout\ = DFFEAS(\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z5|y1[1]~66_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[1]~67\,
	regout => \rout2[1]~reg0_regout\);

\z8|mem~711\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~711_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~711_regout\);

\z8|mem~967\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~967_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~967_regout\);

\z8|mem~583\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~583_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~583_regout\);

\z8|mem~839\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~839_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~839_regout\);

\z8|mem~1251\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1251_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # !\z8|mem~839_regout\) # !\z13|mem_initial~61\ & !\z8|mem~583_regout\ & (!\z13|mem_initial~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc1d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~583_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~839_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1251_combout\);

\z8|mem~1252\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1252_combout\ = \z13|mem_initial~59\ & (\z8|mem~1251_combout\ & (!\z8|mem~967_regout\) # !\z8|mem~1251_combout\ & !\z8|mem~711_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1251_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~711_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~967_regout\,
	datad => \z8|mem~1251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1252_combout\);

\z8|mem~647\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2455\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~775_regout\ # !\z13|mem_initial~59\ & (F1L582Q))
-- \z8|mem~647_regout\ = DFFEAS(\z8|mem~2455\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~775_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2455\,
	regout => \z8|mem~647_regout\);

\z8|mem~775\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2458\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L710Q) # !\z13|mem_initial~68\ & \z8|mem~647_regout\)
-- \z8|mem~775_regout\ = DFFEAS(\z8|mem~2458\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~647_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2458\,
	regout => \z8|mem~775_regout\);

\z8|mem~679\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~679_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~679_regout\);

\z8|mem~551\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~551_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~551_regout\);

\z8|mem~1246\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1246_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & !\z8|mem~679_regout\ # !\z13|mem_initial~59\ & (!\z8|mem~551_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~679_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~551_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1246_combout\);

\z8|mem~935\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~935_regout\ = DFFEAS(!\z5|y1[1]~67\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[1]~67\,
	aclr => GND,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~935_regout\);

\z8|mem~1247\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1247_combout\ = \z8|mem~1246_combout\ & (!\z13|mem_initial~61\ # !\z8|mem~935_regout\) # !\z8|mem~1246_combout\ & (\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~1246_combout\,
	datac => \z8|mem~935_regout\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1247_combout\);

\z8|mem~743\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1248\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & F1L678Q # !\z13|mem_initial~59\ & (\z8|mem~615_regout\))
-- \z8|mem~743_regout\ = DFFEAS(\z8|mem~1248\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~615_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1248\,
	regout => \z8|mem~743_regout\);

\z8|mem~615\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1207\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~871_regout\ # !\z13|mem_initial~70\ & (F1L550Q))
-- \z8|mem~615_regout\ = DFFEAS(\z8|mem~1207\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~871_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1207\,
	regout => \z8|mem~615_regout\);

\z8|mem~999\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1208\ = \z13|mem_initial~68\ & (\z8|mem~1207\ & (F1L870Q) # !\z8|mem~1207\ & \z8|mem~743_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1207\)
-- \z8|mem~999_regout\ = DFFEAS(\z8|mem~1208\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~743_regout\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~1207\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1208\,
	regout => \z8|mem~999_regout\);

\z8|mem~871\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1249\ = \z13|mem_initial~61\ & (\z8|mem~1248\ & (\z8|mem~999_regout\) # !\z8|mem~1248\ & F1L774Q) # !\z13|mem_initial~61\ & \z8|mem~1248\
-- \z8|mem~871_regout\ = DFFEAS(\z8|mem~1249\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[1]~67\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1248\,
	datac => \z5|y1[1]~67\,
	datad => \z8|mem~999_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1249\,
	regout => \z8|mem~871_regout\);

\z8|mem~1250\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1250_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~1247_combout\ # !\z13|mem_initial~57_combout\ & (\z8|mem~1249\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~1247_combout\,
	datad => \z8|mem~1249\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1250_combout\);

\z8|mem~1253\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1253_combout\ = \z13|mem_initial~55\ & (\z8|mem~1250_combout\ & \z8|mem~1252_combout\ # !\z8|mem~1250_combout\ & (\z8|mem~2455\)) # !\z13|mem_initial~55\ & (\z8|mem~1250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1252_combout\,
	datac => \z8|mem~2455\,
	datad => \z8|mem~1250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1253_combout\);

\z4|y1[1]~41\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[1]~41_combout\ = \z13|mem_initial~80\ & \z13|mem_initial~39\ # !\z13|mem_initial~80\ & (\z13|mem_initial~74\ & \z13|mem_initial~39\ # !\z13|mem_initial~74\ & (\z8|rd2[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cdc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~80\,
	datab => \z13|mem_initial~39\,
	datac => \z13|mem_initial~74\,
	datad => \z8|rd2[1]~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[1]~41_combout\);

\z5|y1[29]~63\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~63_combout\ = \z15|Mux8~2_combout\ & (!\z17|Mux2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datad => \z17|Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~63_combout\);

\z8|mem~1204\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1204_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # !\z8|mem~711_regout\) # !\z13|mem_initial~68\ & (!\z8|mem~583_regout\ & !\z13|mem_initial~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~711_regout\,
	datac => \z8|mem~583_regout\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1204_combout\);

\z8|mem~1205\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1205_combout\ = \z13|mem_initial~70\ & (\z8|mem~1204_combout\ & (!\z8|mem~967_regout\) # !\z8|mem~1204_combout\ & !\z8|mem~839_regout\) # !\z13|mem_initial~70\ & (\z8|mem~1204_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~839_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~967_regout\,
	datad => \z8|mem~1204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1205_combout\);

\z8|mem~1206\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1206_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2458\) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & \z8|mem~1205_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~1205_combout\,
	datad => \z8|mem~2458\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1206_combout\);

\z8|mem~1202\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1202_combout\ = \z13|mem_initial~70\ # !\z13|mem_initial~68\ & !\z8|mem~551_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~551_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1202_combout\);

\z8|mem~1203\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1203_combout\ = \z13|mem_initial~68\ & (\z8|mem~1202_combout\ & (!\z8|mem~935_regout\) # !\z8|mem~1202_combout\ & !\z8|mem~679_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1202_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "34f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~679_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1202_combout\,
	datad => \z8|mem~935_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1203_combout\);

\z8|mem~1209\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1209_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1206_combout\ & \z8|mem~1208\ # !\z8|mem~1206_combout\ & (\z8|mem~1203_combout\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1206_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1208\,
	datac => \z8|mem~1206_combout\,
	datad => \z8|mem~1203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1209_combout\);

\z8|mem~1196\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1196_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & !\z8|mem~71_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~64_combout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~71_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1196_combout\);

\z8|mem~1197\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1197_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1196_combout\ & (\z8|mem~103_regout\) # !\z8|mem~1196_combout\ & !\z8|mem~39_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1196_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~39_regout\,
	datab => \z8|mem~103_regout\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~1196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1197_combout\);

\z8|mem~1194\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1194_combout\ = \z13|mem_initial~66\ & (\z8|mem~391_regout\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (!\z8|mem~327_regout\ & !\z13|mem_initial~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc8b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~391_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~327_regout\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1194_combout\);

\z8|mem~1195\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1195_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1194_combout\ & (\z8|mem~359_regout\) # !\z8|mem~1194_combout\ & !\z8|mem~295_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1194_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~295_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~359_regout\,
	datad => \z8|mem~1194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1195_combout\);

\z8|mem~1198\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1198_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~1195_combout\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & \z8|mem~1197_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1197_combout\,
	datad => \z8|mem~1195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1198_combout\);

\z8|mem~1201\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1201_combout\ = \z13|mem_initial~68\ & (\z8|mem~1198_combout\ & \z8|mem~1200\ # !\z8|mem~1198_combout\ & (\z8|mem~1193\)) # !\z13|mem_initial~68\ & (\z8|mem~1198_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1200\,
	datab => \z8|mem~1193\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~1198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1201_combout\);

\z8|rd1[1]~34\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[1]~34_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1201_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~1209_combout\,
	datad => \z8|mem~1201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[1]~34_combout\);

\z16|Add0~163\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~163_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[1]~41_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[1]~41_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~163_combout\);

\z16|Add0~166\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~166_cout\ = CARRY(!\z17|Mux1~6_combout\ & \z15|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z15|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~165\,
	cout => \z16|Add0~166_cout\);

\z16|Add0~164\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~164_combout\ = \z17|aluoper[0]~6_combout\ # \z4|y1[0]~40_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[0]~40_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "affe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~164_combout\);

\z8|mem~486\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~486_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~486_regout\);

\z8|mem~422\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~422_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~422_regout\);

\z8|mem~454\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1181\ = \z13|mem_initial~66\ & (\z8|mem~518_regout\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L389Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~454_regout\ = DFFEAS(\z8|mem~1181\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~518_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1181\,
	regout => \z8|mem~454_regout\);

\z8|mem~1243\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1243_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (!\z8|mem~422_regout\) # !\z13|mem_initial~57_combout\ & !\z8|mem~486_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~486_regout\,
	datad => \z8|mem~422_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1243_combout\);

\z8|mem~518\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1244\ = \z13|mem_initial~55\ & (\z8|mem~1243_combout\ & \z8|mem~454_regout\ # !\z8|mem~1243_combout\ & (F1L453Q)) # !\z13|mem_initial~55\ & (\z8|mem~1243_combout\)
-- \z8|mem~518_regout\ = DFFEAS(\z8|mem~1244\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~454_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1243_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1244\,
	regout => \z8|mem~518_regout\);

\z8|mem~1182\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1182_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1181\ & !\z8|mem~486_regout\ # !\z8|mem~1181\ & (!\z8|mem~422_regout\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1181\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~486_regout\,
	datab => \z8|mem~422_regout\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~1181\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1182_combout\);

\z8|mem~358\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~358_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~358_regout\);

\z8|mem~390\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1236\ = \z13|mem_initial~55\ & (F1L325Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & !\z8|mem~358_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~390_regout\ = DFFEAS(\z8|mem~1236\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aab1",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~358_regout\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1236\,
	regout => \z8|mem~390_regout\);

\z8|mem~294\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~294_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~294_regout\);

\z8|mem~326\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1237\ = \z13|mem_initial~57_combout\ & (\z8|mem~1236\ & (F1L261Q) # !\z8|mem~1236\ & !\z8|mem~294_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1236\)
-- \z8|mem~326_regout\ = DFFEAS(\z8|mem~1237\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~294_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1236\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1237\,
	regout => \z8|mem~326_regout\);

\z8|mem~1174\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1174_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & !\z8|mem~294_regout\ # !\z13|mem_initial~64_combout\ & (\z8|mem~326_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f50c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~294_regout\,
	datab => \z8|mem~326_regout\,
	datac => \z13|mem_initial~66\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1174_combout\);

\z8|mem~1175\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1175_combout\ = \z13|mem_initial~66\ & (\z8|mem~1174_combout\ & !\z8|mem~358_regout\ # !\z8|mem~1174_combout\ & (\z8|mem~390_regout\)) # !\z13|mem_initial~66\ & (\z8|mem~1174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~358_regout\,
	datab => \z8|mem~390_regout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1175_combout\);

\z8|mem~166\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~166_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~166_regout\);

\z8|mem~230\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~230_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~230_regout\);

\z8|mem~198\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1176\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~262_regout\ # !\z13|mem_initial~66\ & (F1L133Q))
-- \z8|mem~198_regout\ = DFFEAS(\z8|mem~1176\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~262_regout\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1176\,
	regout => \z8|mem~198_regout\);

\z8|mem~1238\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1238_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # !\z8|mem~166_regout\) # !\z13|mem_initial~57_combout\ & (!\z8|mem~230_regout\ & !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~166_regout\,
	datab => \z8|mem~230_regout\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1238_combout\);

\z8|mem~262\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1239\ = \z13|mem_initial~55\ & (\z8|mem~1238_combout\ & \z8|mem~198_regout\ # !\z8|mem~1238_combout\ & (F1L197Q)) # !\z13|mem_initial~55\ & (\z8|mem~1238_combout\)
-- \z8|mem~262_regout\ = DFFEAS(\z8|mem~1239\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~198_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1238_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1239\,
	regout => \z8|mem~262_regout\);

\z8|mem~1177\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1177_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1176\ & (!\z8|mem~230_regout\) # !\z8|mem~1176\ & !\z8|mem~166_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1176\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~166_regout\,
	datab => \z8|mem~230_regout\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~1176\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1177_combout\);

\z8|mem~102\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~102_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~102_regout\);

\z8|mem~38\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~38_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~38_regout\);

\z8|mem~1240\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1240_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & !\z8|mem~102_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z8|mem~102_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1240_combout\);

\z8|mem~70\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1241\ = \z13|mem_initial~57_combout\ & (\z8|mem~1240_combout\ & (F1L37Q) # !\z8|mem~1240_combout\ & !\z8|mem~38_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1240_combout\)
-- \z8|mem~70_regout\ = DFFEAS(\z8|mem~1241\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~38_regout\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1240_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1241\,
	regout => \z8|mem~70_regout\);

\z8|mem~1178\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1178_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & !\z8|mem~38_regout\ # !\z13|mem_initial~64_combout\ & (\z8|mem~70_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f50c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~38_regout\,
	datab => \z8|mem~70_regout\,
	datac => \z13|mem_initial~66\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1178_combout\);

\z8|mem~1179\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1179_combout\ = \z8|mem~1178_combout\ & (!\z13|mem_initial~66\ # !\z8|mem~102_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7070",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~102_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~1178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1179_combout\);

\z8|mem~1180\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1180_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~1177_combout\ # !\z13|mem_initial~68\ & (\z8|mem~1179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1177_combout\,
	datad => \z8|mem~1179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1180_combout\);

\z8|mem~1183\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1183_combout\ = \z13|mem_initial~70\ & (\z8|mem~1180_combout\ & \z8|mem~1182_combout\ # !\z8|mem~1180_combout\ & (\z8|mem~1175_combout\)) # !\z13|mem_initial~70\ & (\z8|mem~1180_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1182_combout\,
	datac => \z8|mem~1175_combout\,
	datad => \z8|mem~1180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1183_combout\);

\z8|mem~998\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~998_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~998_regout\);

\z8|mem~742\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~742_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~742_regout\);

\z8|mem~614\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~614_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~614_regout\);

\z8|mem~1189\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1189_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # !\z8|mem~742_regout\) # !\z13|mem_initial~68\ & (!\z13|mem_initial~70\ & !\z8|mem~614_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2a7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~742_regout\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~614_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1189_combout\);

\z8|mem~870\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~870_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~870_regout\);

\z8|mem~1190\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1190_combout\ = \z13|mem_initial~70\ & (\z8|mem~1189_combout\ & !\z8|mem~998_regout\ # !\z8|mem~1189_combout\ & (!\z8|mem~870_regout\)) # !\z13|mem_initial~70\ & (\z8|mem~1189_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "707a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~998_regout\,
	datac => \z8|mem~1189_combout\,
	datad => \z8|mem~870_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1190_combout\);

\z8|mem~774\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2459\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L709Q) # !\z13|mem_initial~68\ & \z8|mem~646_regout\)
-- \z8|mem~774_regout\ = DFFEAS(\z8|mem~2459\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~646_regout\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2459\,
	regout => \z8|mem~774_regout\);

\z8|mem~646\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2456\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~774_regout\ # !\z13|mem_initial~59\ & (F1L581Q))
-- \z8|mem~646_regout\ = DFFEAS(\z8|mem~2456\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~774_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2456\,
	regout => \z8|mem~646_regout\);

\z8|mem~934\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~934_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~934_regout\);

\z8|mem~678\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~678_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~678_regout\);

\z8|mem~550\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~550_regout\ = DFFEAS(!\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[0]~65\,
	aclr => GND,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~550_regout\);

\z8|mem~1184\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1184_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & !\z8|mem~678_regout\ # !\z13|mem_initial~68\ & (!\z8|mem~550_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~678_regout\,
	datab => \z8|mem~550_regout\,
	datac => \z13|mem_initial~70\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1184_combout\);

\z8|mem~1185\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1185_combout\ = \z13|mem_initial~70\ & (!\z8|mem~1184_combout\ # !\z8|mem~934_regout\) # !\z13|mem_initial~70\ & (\z8|mem~1184_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5faa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datac => \z8|mem~934_regout\,
	datad => \z8|mem~1184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1185_combout\);

\z8|mem~582\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1186\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~838_regout\ # !\z13|mem_initial~70\ & (F1L517Q))
-- \z8|mem~582_regout\ = DFFEAS(\z8|mem~1186\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~838_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1186\,
	regout => \z8|mem~582_regout\);

\z8|mem~966\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1187\ = \z13|mem_initial~68\ & (\z8|mem~1186\ & (F1L837Q) # !\z8|mem~1186\ & \z8|mem~710_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1186\)
-- \z8|mem~966_regout\ = DFFEAS(\z8|mem~1187\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~710_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1186\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1187\,
	regout => \z8|mem~966_regout\);

\z8|mem~1188\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1188_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~1185_combout\ # !\z13|mem_initial~64_combout\ & (\z8|mem~1187\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~1185_combout\,
	datad => \z8|mem~1187\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1188_combout\);

\z8|mem~1191\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1191_combout\ = \z13|mem_initial~66\ & (\z8|mem~1188_combout\ & \z8|mem~1190_combout\ # !\z8|mem~1188_combout\ & (\z8|mem~2459\)) # !\z13|mem_initial~66\ & (\z8|mem~1188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~1190_combout\,
	datac => \z8|mem~2459\,
	datad => \z8|mem~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1191_combout\);

\z8|rd1[0]~35\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[0]~35_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1183_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~1183_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~1191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[0]~35_combout\);

\z16|Add0~103\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~103_combout\ = \z16|Add0~164_combout\ $ \z8|rd1[0]~35_combout\ $ \z16|Add0~166_cout\
-- \z16|Add0~104\ = CARRY(\z16|Add0~164_combout\ & !\z8|rd1[0]~35_combout\ & !\z16|Add0~166_cout\ # !\z16|Add0~164_combout\ & (!\z16|Add0~166_cout\ # !\z8|rd1[0]~35_combout\))
-- \z16|Add0~104COUT1_227\ = CARRY(\z16|Add0~164_combout\ & !\z8|rd1[0]~35_combout\ & !\z16|Add0~166_cout\ # !\z16|Add0~164_combout\ & (!\z16|Add0~166_cout\ # !\z8|rd1[0]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~164_combout\,
	datab => \z8|rd1[0]~35_combout\,
	cin => \z16|Add0~166_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~103_combout\,
	cout0 => \z16|Add0~104\,
	cout1 => \z16|Add0~104COUT1_227\);

\z16|Add0~101\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~101_combout\ = \z16|Add0~163_combout\ $ \z8|rd1[1]~34_combout\ $ !(!\z16|Add0~166_cout\ & \z16|Add0~104\) # (\z16|Add0~166_cout\ & \z16|Add0~104COUT1_227\)
-- \z16|Add0~102\ = CARRY(\z16|Add0~163_combout\ & (\z8|rd1[1]~34_combout\ # !\z16|Add0~104\) # !\z16|Add0~163_combout\ & \z8|rd1[1]~34_combout\ & !\z16|Add0~104\)
-- \z16|Add0~102COUT1_229\ = CARRY(\z16|Add0~163_combout\ & (\z8|rd1[1]~34_combout\ # !\z16|Add0~104COUT1_227\) # !\z16|Add0~163_combout\ & \z8|rd1[1]~34_combout\ & !\z16|Add0~104COUT1_227\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~163_combout\,
	datab => \z8|rd1[1]~34_combout\,
	cin => \z16|Add0~166_cout\,
	cin0 => \z16|Add0~104\,
	cin1 => \z16|Add0~104COUT1_227\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~101_combout\,
	cout0 => \z16|Add0~102\,
	cout1 => \z16|Add0~102COUT1_229\);

\z16|Mux30~13\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~13_combout\ = \z17|aluoper[0]~6_combout\ & (\z8|rd1[1]~34_combout\) # !\z17|aluoper[0]~6_combout\ & (\z5|y1[29]~63_combout\ & \z8|rd1[1]~34_combout\ # !\z5|y1[29]~63_combout\ & (\z16|Add0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z8|rd1[1]~34_combout\,
	datad => \z16|Add0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~13_combout\);

\z16|Mux30~14\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~14_combout\ = \z17|aluoper[0]~6_combout\ & (\z4|y1[1]~41_combout\ & (\z5|y1[29]~63_combout\ # !\z16|Mux30~13_combout\) # !\z4|y1[1]~41_combout\ & (\z16|Mux30~13_combout\)) # !\z17|aluoper[0]~6_combout\ & \z16|Mux30~13_combout\ & 
-- (\z4|y1[1]~41_combout\ # !\z5|y1[29]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e788",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z5|y1[29]~63_combout\,
	datad => \z16|Mux30~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~14_combout\);

\z16|Mux31~1\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~1_combout\ = \z17|Mux2~6_combout\ $ (\z13|mem_initial~43\ # !\z17|Mux3~23_combout\) # !\z15|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "59ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux2~6_combout\,
	datab => \z17|Mux3~23_combout\,
	datac => \z13|mem_initial~43\,
	datad => \z15|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~1_combout\);

\z8|mem~626\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2324\ = \z13|mem_initial~68\ & (\z8|mem~754_regout\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & (F1L561Q & !\z13|mem_initial~70\)
-- \z8|mem~626_regout\ = DFFEAS(\z8|mem~2324\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~754_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2324\,
	regout => \z8|mem~626_regout\);

\z8|mem~882\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1482\ = \z13|mem_initial~61\ & (F1L785Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~626_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~882_regout\ = DFFEAS(\z8|mem~1482\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~626_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1482\,
	regout => \z8|mem~882_regout\);

\z8|mem~1010\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2325\ = \z13|mem_initial~70\ & (\z8|mem~2324\ & F1L881Q # !\z8|mem~2324\ & (\z8|mem~882_regout\)) # !\z13|mem_initial~70\ & \z8|mem~2324\
-- \z8|mem~1010_regout\ = DFFEAS(\z8|mem~2325\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~2324\,
	datac => \z5|y1\(12),
	datad => \z8|mem~882_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2325\,
	regout => \z8|mem~1010_regout\);

\z8|mem~754\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1483\ = \z13|mem_initial~59\ & (\z8|mem~1482\ & \z8|mem~1010_regout\ # !\z8|mem~1482\ & (F1L689Q)) # !\z13|mem_initial~59\ & (\z8|mem~1482\)
-- \z8|mem~754_regout\ = DFFEAS(\z8|mem~1483\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1010_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(12),
	datad => \z8|mem~1482\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1483\,
	regout => \z8|mem~754_regout\);

\z8|mem~786\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2396\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L721Q) # !\z13|mem_initial~68\ & \z8|mem~658_regout\)
-- \z8|mem~786_regout\ = DFFEAS(\z8|mem~2396\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~658_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2396\,
	regout => \z8|mem~786_regout\);

\z8|mem~658\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2442\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~786_regout\) # !\z13|mem_initial~59\ & F1L593Q)
-- \z8|mem~658_regout\ = DFFEAS(\z8|mem~2442\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(12),
	datad => \z8|mem~786_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2442\,
	regout => \z8|mem~658_regout\);

\z8|mem~850\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2321\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # F1L753Q) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~594_regout\)
-- \z8|mem~850_regout\ = DFFEAS(\z8|mem~2321\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(12),
	datad => \z8|mem~594_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2321\,
	regout => \z8|mem~850_regout\);

\z8|mem~722\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2322\ = \z13|mem_initial~68\ & (\z8|mem~2321\ & \z8|mem~978_regout\ # !\z8|mem~2321\ & (F1L657Q)) # !\z13|mem_initial~68\ & (\z8|mem~2321\)
-- \z8|mem~722_regout\ = DFFEAS(\z8|mem~2322\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~978_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(12),
	datad => \z8|mem~2321\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2322\,
	regout => \z8|mem~722_regout\);

\z8|mem~594\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1485\ = \z13|mem_initial~59\ & (\z8|mem~722_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L529Q & !\z13|mem_initial~61\)
-- \z8|mem~594_regout\ = DFFEAS(\z8|mem~1485\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~722_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1485\,
	regout => \z8|mem~594_regout\);

\z8|mem~978\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1486\ = \z13|mem_initial~61\ & (\z8|mem~1485\ & (F1L849Q) # !\z8|mem~1485\ & \z8|mem~850_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1485\)
-- \z8|mem~978_regout\ = DFFEAS(\z8|mem~1486\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~850_regout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~1485\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1486\,
	regout => \z8|mem~978_regout\);

\z8|mem~562\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1480\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L497Q & !\z13|mem_initial~59\)
-- \z8|mem~562_regout\ = DFFEAS(\z8|mem~1480\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1480\,
	regout => \z8|mem~562_regout\);

\z8|mem~690\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2319\ = \z13|mem_initial~68\ & (F1L625Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~562_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~690_regout\ = DFFEAS(\z8|mem~2319\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~562_regout\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2319\,
	regout => \z8|mem~690_regout\);

\z8|mem~946\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2320\ = \z8|mem~2319\ & (F1L817Q # !\z13|mem_initial~70\)
-- \z8|mem~946_regout\ = DFFEAS(\z8|mem~2320\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1\(12),
	datad => \z8|mem~2319\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2320\,
	regout => \z8|mem~946_regout\);

\z8|mem~2323\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2323_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (\z8|mem~2320\) # !\z13|mem_initial~64_combout\ & \z8|mem~2322\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2322\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~2320\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2323_combout\);

\z8|mem~2326\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2326_combout\ = \z13|mem_initial~66\ & (\z8|mem~2323_combout\ & \z8|mem~2325\ # !\z8|mem~2323_combout\ & (\z8|mem~2396\)) # !\z13|mem_initial~66\ & (\z8|mem~2323_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2325\,
	datac => \z8|mem~2396\,
	datad => \z8|mem~2323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2326_combout\);

\z8|mem~530\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2316\ = \z13|mem_initial~66\ & (F1L465Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~466_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~530_regout\ = DFFEAS(\z8|mem~2316\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~466_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2316\,
	regout => \z8|mem~530_regout\);

\z8|mem~434\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1495\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L369Q) # !\z13|mem_initial~57_combout\ & \z8|mem~498_regout\)
-- \z8|mem~434_regout\ = DFFEAS(\z8|mem~1495\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~498_regout\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1495\,
	regout => \z8|mem~434_regout\);

\z8|mem~466\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1496\ = \z13|mem_initial~55\ & (\z8|mem~1495\ & (F1L401Q) # !\z8|mem~1495\ & \z8|mem~530_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1495\)
-- \z8|mem~466_regout\ = DFFEAS(\z8|mem~1496\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~530_regout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~1495\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1496\,
	regout => \z8|mem~466_regout\);

\z8|mem~498\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2317\ = \z13|mem_initial~64_combout\ & (\z8|mem~2316\ & (F1L433Q) # !\z8|mem~2316\ & \z8|mem~434_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2316\)
-- \z8|mem~498_regout\ = DFFEAS(\z8|mem~2317\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~434_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~2316\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2317\,
	regout => \z8|mem~498_regout\);

\z8|mem~306\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2309\ = \z13|mem_initial~64_combout\ & (F1L241Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~338_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~306_regout\ = DFFEAS(\z8|mem~2309\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~338_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2309\,
	regout => \z8|mem~306_regout\);

\z8|mem~402\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1488\ = \z13|mem_initial~55\ & (F1L337Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~370_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~402_regout\ = DFFEAS(\z8|mem~1488\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~370_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1488\,
	regout => \z8|mem~402_regout\);

\z8|mem~338\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1489\ = \z13|mem_initial~57_combout\ & (\z8|mem~1488\ & (F1L273Q) # !\z8|mem~1488\ & \z8|mem~306_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1488\)
-- \z8|mem~338_regout\ = DFFEAS(\z8|mem~1489\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~306_regout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~1488\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1489\,
	regout => \z8|mem~338_regout\);

\z8|mem~370\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2310\ = \z13|mem_initial~66\ & (\z8|mem~2309\ & (F1L305Q) # !\z8|mem~2309\ & \z8|mem~402_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2309\)
-- \z8|mem~370_regout\ = DFFEAS(\z8|mem~2310\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~402_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(12),
	datad => \z8|mem~2309\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2310\,
	regout => \z8|mem~370_regout\);

\z8|mem~274\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2311\ = \z13|mem_initial~66\ & (F1L209Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~210_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~274_regout\ = DFFEAS(\z8|mem~2311\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~210_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2311\,
	regout => \z8|mem~274_regout\);

\z8|mem~178\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1490\ = \z13|mem_initial~57_combout\ & (F1L113Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~242_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~178_regout\ = DFFEAS(\z8|mem~1490\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~242_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1490\,
	regout => \z8|mem~178_regout\);

\z8|mem~210\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1491\ = \z13|mem_initial~55\ & (\z8|mem~1490\ & (F1L145Q) # !\z8|mem~1490\ & \z8|mem~274_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1490\)
-- \z8|mem~210_regout\ = DFFEAS(\z8|mem~1491\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~274_regout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~1490\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1491\,
	regout => \z8|mem~210_regout\);

\z8|mem~242\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2312\ = \z13|mem_initial~64_combout\ & (\z8|mem~2311\ & (F1L177Q) # !\z8|mem~2311\ & \z8|mem~178_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2311\)
-- \z8|mem~242_regout\ = DFFEAS(\z8|mem~2312\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~178_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(12),
	datad => \z8|mem~2311\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2312\,
	regout => \z8|mem~242_regout\);

\z8|mem~114\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1492\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & F1L81Q & !\z13|mem_initial~57_combout\
-- \z8|mem~114_regout\ = DFFEAS(\z8|mem~1492\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1492\,
	regout => \z8|mem~114_regout\);

\z8|mem~50\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2313\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L17Q) # !\z13|mem_initial~64_combout\ & \z8|mem~82_regout\)
-- \z8|mem~50_regout\ = DFFEAS(\z8|mem~2313\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~82_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2313\,
	regout => \z8|mem~50_regout\);

\z8|mem~82\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1493\ = \z8|mem~1492\ & (F1L49Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1492\ & \z8|mem~50_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~82_regout\ = DFFEAS(\z8|mem~1493\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~50_regout\,
	datab => \z8|mem~1492\,
	datac => \z5|y1\(12),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1493\,
	regout => \z8|mem~82_regout\);

\z8|mem~2314\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2314_combout\ = \z8|mem~2313\ & (\z8|mem~114_regout\ # !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datac => \z8|mem~114_regout\,
	datad => \z8|mem~2313\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2314_combout\);

\z8|mem~2315\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2315_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~2312\) # !\z13|mem_initial~68\ & !\z13|mem_initial~70\ & (\z8|mem~2314_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2312\,
	datad => \z8|mem~2314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2315_combout\);

\z8|mem~2318\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2318_combout\ = \z13|mem_initial~70\ & (\z8|mem~2315_combout\ & \z8|mem~2317\ # !\z8|mem~2315_combout\ & (\z8|mem~2310\)) # !\z13|mem_initial~70\ & (\z8|mem~2315_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2317\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2310\,
	datad => \z8|mem~2315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2318_combout\);

\z8|rd1[12]~41\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[12]~41_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2318_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2326_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~2326_combout\,
	datad => \z8|mem~2318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[12]~41_combout\);

\z16|result~76\ : cyclone_lcell
-- Equation(s):
-- \z16|result~76_combout\ = \z4|y1[12]~54_combout\ $ (\z8|rd1[12]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[12]~54_combout\,
	datad => \z8|rd1[12]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~76_combout\);

\z5|y1[10]~283\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~283_combout\ = \z13|mem_initial~39\ & (\z13|mem_initial~41\ $ (!\z13|mem_initial~45_combout\ & \z13|mem_initial~37\)) # !\z13|mem_initial~39\ & (!\z13|mem_initial~41\ & \z13|mem_initial~37\ # !\z13|mem_initial~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "978b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~41\,
	datab => \z13|mem_initial~39\,
	datac => \z13|mem_initial~45_combout\,
	datad => \z13|mem_initial~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~283_combout\);

\z5|y1[10]~114\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~114_combout\ = \z17|Mux0~0_combout\ & (\z17|Mux3~24_combout\ $ !\z17|Mux2~6_combout\ # !\z17|Mux1~6_combout\) # !\z17|Mux0~0_combout\ & (\z17|Mux3~24_combout\ # !\z17|Mux2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux3~24_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z17|Mux0~0_combout\,
	datad => \z17|Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~114_combout\);

\z5|y1[10]~285\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~285_combout\ = \z15|Mux0~0_combout\ & (\z17|Mux2~6_combout\ # !\z15|Mux8~2_combout\ # !\z5|y1[10]~114_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z5|y1[10]~114_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z17|Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~285_combout\);

\z5|y1[10]~115\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~115_combout\ = \z15|Mux8~2_combout\ & \z5|y1[10]~114_combout\ & (\z13|mem_initial~80\ # !\z13|mem_initial~74\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z5|y1[10]~114_combout\,
	datac => \z13|mem_initial~74\,
	datad => \z13|mem_initial~80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~115_combout\);

\z5|y1[10]~116\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~116_combout\ = \z5|y1[10]~115_combout\ & (\z5|y1[10]~283_combout\ & \z17|Mux3~24_combout\ # !\z5|y1[10]~285_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~283_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z5|y1[10]~115_combout\,
	datad => \z17|Mux3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~116_combout\);

\z16|result~44\ : cyclone_lcell
-- Equation(s):
-- \z16|result~44_combout\ = \z4|y1[12]~54_combout\ # \z8|rd1[12]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[12]~54_combout\,
	datad => \z8|rd1[12]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~44_combout\);

\z16|ShiftLeft0~24\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~24_combout\ = \z8|Equal0~1_combout\ & !\z4|y1[3]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~24_combout\);

\z8|mem~2361\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2361_combout\ = \z13|mem_initial~71_combout\ & \z8|mem~1183_combout\ # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~1183_combout\ # !\z12|pc_out\(4) & (\z8|mem~1191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cdc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z8|mem~1183_combout\,
	datac => \z12|pc_out\(4),
	datad => \z8|mem~1191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2361_combout\);

\z16|ShiftLeft0~22\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~22_combout\ = !\z4|y1[0]~40_combout\ & (\z8|Equal0~1_combout\ & !\z4|y1[1]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~22_combout\);

\z16|ShiftLeft0~48\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~48_combout\ = \z4|y1[3]~43_combout\ & (!\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~48_combout\);

\z8|mem~2457\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2457_combout\ = \z13|mem_initial~70\ & (!\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~776_regout\) # !\z13|mem_initial~68\ & !\z8|mem~648_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50bb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~648_regout\,
	datac => \z8|mem~776_regout\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2457_combout\);

\z8|mem~1222\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1222_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (!\z8|mem~840_regout\) # !\z13|mem_initial~70\ & !\z8|mem~584_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~584_regout\,
	datab => \z8|mem~840_regout\,
	datac => \z13|mem_initial~68\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1222_combout\);

\z8|mem~1223\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1223_combout\ = \z13|mem_initial~68\ & (\z8|mem~1222_combout\ & (\z8|mem~968_regout\) # !\z8|mem~1222_combout\ & \z8|mem~712_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1222_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~712_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~968_regout\,
	datad => \z8|mem~1222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1223_combout\);

\z8|mem~1224\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1224_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (\z8|mem~1221\) # !\z13|mem_initial~64_combout\ & \z8|mem~1223_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~1223_combout\,
	datad => \z8|mem~1221\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1224_combout\);

\z8|mem~1227\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1227_combout\ = \z13|mem_initial~66\ & (\z8|mem~1224_combout\ & (\z8|mem~1226\) # !\z8|mem~1224_combout\ & \z8|mem~2457_combout\) # !\z13|mem_initial~66\ & (\z8|mem~1224_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2457_combout\,
	datac => \z8|mem~1226\,
	datad => \z8|mem~1224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1227_combout\);

\z8|mem~2363\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2363_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1219_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~1219_combout\ # !\z12|pc_out\(4) & (\z8|mem~1227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1219_combout\,
	datad => \z8|mem~1227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2363_combout\);

\z16|ShiftLeft0~31\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~31_combout\ = \z8|mem~2363_combout\ & \z4|y1[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|mem~2363_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~31_combout\);

\z8|mem~649\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~649_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~649_regout\);

\z8|mem~777\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~777_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~777_regout\);

\z8|mem~2404\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2404_combout\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (!\z8|mem~777_regout\) # !\z13|mem_initial~68\ & !\z8|mem~649_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0311",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~649_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~777_regout\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2404_combout\);

\z8|mem~713\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~713_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~713_regout\);

\z8|mem~585\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~585_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~585_regout\);

\z8|mem~841\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1287\ = \z13|mem_initial~61\ & (F1L744Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & !\z8|mem~585_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~841_regout\ = DFFEAS(\z8|mem~1287\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccd1",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~585_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[3]~71\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1287\,
	regout => \z8|mem~841_regout\);

\z8|mem~969\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1288\ = \z13|mem_initial~59\ & (\z8|mem~1287\ & (F1L840Q) # !\z8|mem~1287\ & !\z8|mem~713_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1287\)
-- \z8|mem~969_regout\ = DFFEAS(\z8|mem~1288\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~713_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~1287\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1288\,
	regout => \z8|mem~969_regout\);

\z8|mem~2177\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2177_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & !\z8|mem~713_regout\ # !\z13|mem_initial~68\ & (!\z8|mem~585_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f503",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~713_regout\,
	datab => \z8|mem~585_regout\,
	datac => \z13|mem_initial~70\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2177_combout\);

\z8|mem~2178\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2178_combout\ = \z13|mem_initial~70\ & (\z8|mem~2177_combout\ & \z8|mem~969_regout\ # !\z8|mem~2177_combout\ & (\z8|mem~841_regout\)) # !\z13|mem_initial~70\ & (\z8|mem~2177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~969_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2177_combout\,
	datad => \z8|mem~841_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2178_combout\);

\z8|mem~2179\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2179_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2404_combout\ # !\z13|mem_initial~66\ & (\z8|mem~2178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2404_combout\,
	datad => \z8|mem~2178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2179_combout\);

\z8|mem~745\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~745_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~745_regout\);

\z8|mem~617\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~617_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~617_regout\);

\z8|mem~1001\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2181\ = \z13|mem_initial~68\ & (\z8|mem~2180_combout\ & (F1L872Q) # !\z8|mem~2180_combout\ & !\z8|mem~745_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2180_combout\)
-- \z8|mem~1001_regout\ = DFFEAS(\z8|mem~2181\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~745_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~2180_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2181\,
	regout => \z8|mem~1001_regout\);

\z8|mem~1284\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1284_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & !\z8|mem~745_regout\ # !\z13|mem_initial~59\ & (!\z8|mem~617_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~745_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~617_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1284_combout\);

\z8|mem~873\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1285\ = \z13|mem_initial~61\ & (\z8|mem~1284_combout\ & \z8|mem~1001_regout\ # !\z8|mem~1284_combout\ & (F1L776Q)) # !\z13|mem_initial~61\ & (\z8|mem~1284_combout\)
-- \z8|mem~873_regout\ = DFFEAS(\z8|mem~1285\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1001_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~1284_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1285\,
	regout => \z8|mem~873_regout\);

\z8|mem~2180\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2180_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (\z8|mem~873_regout\) # !\z13|mem_initial~70\ & !\z8|mem~617_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1c1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~617_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~873_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2180_combout\);

\z8|mem~681\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~681_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~681_regout\);

\z8|mem~553\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~553_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~553_regout\);

\z8|mem~1282\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1282_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & !\z8|mem~681_regout\ # !\z13|mem_initial~59\ & (!\z8|mem~553_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~681_regout\,
	datac => \z8|mem~553_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1282_combout\);

\z8|mem~937\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1283\ = \z8|mem~1282_combout\ & (F1L808Q # !\z13|mem_initial~61\)
-- \z8|mem~937_regout\ = DFFEAS(\z8|mem~1283\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~1282_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1283\,
	regout => \z8|mem~937_regout\);

\z8|mem~2175\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2175_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & !\z8|mem~553_regout\ & !\z13|mem_initial~70\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~553_regout\,
	datac => \z13|mem_initial~68\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2175_combout\);

\z8|mem~2176\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2176_combout\ = \z13|mem_initial~68\ & (\z8|mem~2175_combout\ & \z8|mem~937_regout\ # !\z8|mem~2175_combout\ & (!\z8|mem~681_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~2175_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~937_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~681_regout\,
	datad => \z8|mem~2175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2176_combout\);

\z8|mem~2182\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2182_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2179_combout\ & \z8|mem~2181\ # !\z8|mem~2179_combout\ & (\z8|mem~2176_combout\)) # !\z13|mem_initial~64_combout\ & \z8|mem~2179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2179_combout\,
	datac => \z8|mem~2181\,
	datad => \z8|mem~2176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2182_combout\);

\z8|mem~457\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2172\ = \z13|mem_initial~64_combout\ & (\z8|mem~425_regout\ # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (F1L392Q & !\z13|mem_initial~66\)
-- \z8|mem~457_regout\ = DFFEAS(\z8|mem~2172\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~425_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[3]~71\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2172\,
	regout => \z8|mem~457_regout\);

\z8|mem~521\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1297\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L456Q) # !\z13|mem_initial~55\ & \z8|mem~489_regout\)
-- \z8|mem~521_regout\ = DFFEAS(\z8|mem~1297\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~489_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1297\,
	regout => \z8|mem~521_regout\);

\z8|mem~425\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1298\ = \z13|mem_initial~57_combout\ & (\z8|mem~1297\ & \z8|mem~457_regout\ # !\z8|mem~1297\ & (F1L360Q)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1297\)
-- \z8|mem~425_regout\ = DFFEAS(\z8|mem~1298\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~457_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~1297\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1298\,
	regout => \z8|mem~425_regout\);

\z8|mem~489\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2173\ = \z13|mem_initial~66\ & (\z8|mem~2172\ & (F1L424Q) # !\z8|mem~2172\ & \z8|mem~521_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2172\)
-- \z8|mem~489_regout\ = DFFEAS(\z8|mem~2173\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~521_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~2172\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2173\,
	regout => \z8|mem~489_regout\);

\z8|mem~105\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~105_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~105_regout\);

\z8|mem~41\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~41_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~41_regout\);

\z8|mem~73\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~73_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~73_regout\);

\z8|mem~2169\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2169_combout\ = \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & !\z8|mem~73_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~73_regout\,
	datad => \z13|mem_initial~66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2169_combout\);

\z8|mem~2170\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2170_combout\ = \z8|mem~2169_combout\ & (!\z13|mem_initial~64_combout\ # !\z8|mem~105_regout\) # !\z8|mem~2169_combout\ & (!\z8|mem~41_regout\ & \z13|mem_initial~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~105_regout\,
	datab => \z8|mem~41_regout\,
	datac => \z8|mem~2169_combout\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2170_combout\);

\z8|mem~329\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2167\ = \z13|mem_initial~66\ & (\z8|mem~393_regout\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L264Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~329_regout\ = DFFEAS(\z8|mem~2167\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~393_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[3]~71\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2167\,
	regout => \z8|mem~329_regout\);

\z8|mem~297\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1292\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # F1L232Q) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~361_regout\)
-- \z8|mem~297_regout\ = DFFEAS(\z8|mem~1292\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~361_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1292\,
	regout => \z8|mem~297_regout\);

\z8|mem~393\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1293\ = \z13|mem_initial~55\ & (\z8|mem~1292\ & \z8|mem~329_regout\ # !\z8|mem~1292\ & (F1L328Q)) # !\z13|mem_initial~55\ & (\z8|mem~1292\)
-- \z8|mem~393_regout\ = DFFEAS(\z8|mem~1293\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~329_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~1292\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1293\,
	regout => \z8|mem~393_regout\);

\z8|mem~361\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2168\ = \z13|mem_initial~64_combout\ & (\z8|mem~2167\ & (F1L296Q) # !\z8|mem~2167\ & \z8|mem~297_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2167\)
-- \z8|mem~361_regout\ = DFFEAS(\z8|mem~2168\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[3]~71\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~297_regout\,
	datac => \z5|y1[3]~71\,
	datad => \z8|mem~2167\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2168\,
	regout => \z8|mem~361_regout\);

\z8|mem~2171\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2171_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~2168\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & \z8|mem~2170_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2170_combout\,
	datad => \z8|mem~2168\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2171_combout\);

\z8|mem~233\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~233_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~233_regout\);

\z8|mem~265\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~265_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~265_regout\);

\z8|mem~169\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~169_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~169_regout\);

\z8|mem~2165\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2165_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # !\z8|mem~169_regout\) # !\z13|mem_initial~64_combout\ & (!\z8|mem~201_regout\ & !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa27",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~169_regout\,
	datac => \z8|mem~201_regout\,
	datad => \z13|mem_initial~66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2165_combout\);

\z8|mem~2166\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2166_combout\ = \z13|mem_initial~66\ & (\z8|mem~2165_combout\ & !\z8|mem~233_regout\ # !\z8|mem~2165_combout\ & (!\z8|mem~265_regout\)) # !\z13|mem_initial~66\ & (\z8|mem~2165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~233_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~265_regout\,
	datad => \z8|mem~2165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2166_combout\);

\z8|mem~2174\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2174_combout\ = \z13|mem_initial~68\ & (\z8|mem~2171_combout\ & \z8|mem~2173\ # !\z8|mem~2171_combout\ & (\z8|mem~2166_combout\)) # !\z13|mem_initial~68\ & (\z8|mem~2171_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2173\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2171_combout\,
	datad => \z8|mem~2166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2174_combout\);

\z8|mem~2383\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2383_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2174_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2174_combout\) # !\z12|pc_out\(4) & \z8|mem~2182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2182_combout\,
	datad => \z8|mem~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2383_combout\);

\z8|mem~2362\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2362_combout\ = \z12|pc_out\(4) & (\z8|mem~1201_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & (\z8|mem~1201_combout\) # !\z13|mem_initial~71_combout\ & \z8|mem~1209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~1209_combout\,
	datad => \z8|mem~1201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2362_combout\);

\z16|ShiftLeft0~30\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~30_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2362_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2383_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2383_combout\,
	datad => \z8|mem~2362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~30_combout\);

\z8|mem~746\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2090\ = \z13|mem_initial~68\ & (F1L681Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~618_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~746_regout\ = DFFEAS(\z8|mem~2090\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~618_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2090\,
	regout => \z8|mem~746_regout\);

\z8|mem~874\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2091\ = \z13|mem_initial~70\ & (\z8|mem~2090\ & \z8|mem~1002_regout\ # !\z8|mem~2090\ & (F1L777Q)) # !\z13|mem_initial~70\ & (\z8|mem~2090\)
-- \z8|mem~874_regout\ = DFFEAS(\z8|mem~2091\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1002_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2090\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2091\,
	regout => \z8|mem~874_regout\);

\z8|mem~618\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1302\ = \z13|mem_initial~61\ & (\z8|mem~874_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L553Q & !\z13|mem_initial~59\)
-- \z8|mem~618_regout\ = DFFEAS(\z8|mem~1302\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~874_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1302\,
	regout => \z8|mem~618_regout\);

\z8|mem~1002\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1303\ = \z13|mem_initial~59\ & (\z8|mem~1302\ & (F1L873Q) # !\z8|mem~1302\ & \z8|mem~746_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1302\)
-- \z8|mem~1002_regout\ = DFFEAS(\z8|mem~1303\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~746_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~1302\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1303\,
	regout => \z8|mem~1002_regout\);

\z8|mem~650\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2409\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~778_regout\ # !\z13|mem_initial~68\ & (F1L585Q))
-- \z8|mem~650_regout\ = DFFEAS(\z8|mem~2409\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~778_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2409\,
	regout => \z8|mem~650_regout\);

\z8|mem~778\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2452\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L713Q) # !\z13|mem_initial~59\ & \z8|mem~650_regout\)
-- \z8|mem~778_regout\ = DFFEAS(\z8|mem~2452\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~650_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2452\,
	regout => \z8|mem~778_regout\);

\z8|mem~554\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1300\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & F1L489Q & !\z13|mem_initial~59\
-- \z8|mem~554_regout\ = DFFEAS(\z8|mem~1300\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1300\,
	regout => \z8|mem~554_regout\);

\z8|mem~682\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2085\ = \z13|mem_initial~68\ & (F1L617Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~554_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~682_regout\ = DFFEAS(\z8|mem~2085\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~554_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2085\,
	regout => \z8|mem~682_regout\);

\z8|mem~938\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2086\ = \z8|mem~2085\ & (F1L809Q # !\z13|mem_initial~70\)
-- \z8|mem~938_regout\ = DFFEAS(\z8|mem~2086\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2085\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2086\,
	regout => \z8|mem~938_regout\);

\z8|mem~842\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2087\ = \z13|mem_initial~70\ & (F1L745Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~586_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~842_regout\ = DFFEAS(\z8|mem~2087\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~586_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2087\,
	regout => \z8|mem~842_regout\);

\z8|mem~714\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2088\ = \z13|mem_initial~68\ & (\z8|mem~2087\ & \z8|mem~970_regout\ # !\z8|mem~2087\ & (F1L649Q)) # !\z13|mem_initial~68\ & (\z8|mem~2087\)
-- \z8|mem~714_regout\ = DFFEAS(\z8|mem~2088\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~970_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2087\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2088\,
	regout => \z8|mem~714_regout\);

\z8|mem~586\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1305\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~714_regout\) # !\z13|mem_initial~59\ & F1L521Q)
-- \z8|mem~586_regout\ = DFFEAS(\z8|mem~1305\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~714_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1305\,
	regout => \z8|mem~586_regout\);

\z8|mem~970\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1306\ = \z13|mem_initial~61\ & (\z8|mem~1305\ & (F1L841Q) # !\z8|mem~1305\ & \z8|mem~842_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1305\)
-- \z8|mem~970_regout\ = DFFEAS(\z8|mem~1306\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~842_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~1305\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1306\,
	regout => \z8|mem~970_regout\);

\z8|mem~2089\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2089_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~2086\) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~2088\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2086\,
	datad => \z8|mem~2088\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2089_combout\);

\z8|mem~2092\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2092_combout\ = \z13|mem_initial~66\ & (\z8|mem~2089_combout\ & \z8|mem~2091\ # !\z8|mem~2089_combout\ & (\z8|mem~2409\)) # !\z13|mem_initial~66\ & (\z8|mem~2089_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2091\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2409\,
	datad => \z8|mem~2089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2092_combout\);

\z8|mem~2378\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2378_combout\ = \z12|pc_out\(4) & (\z8|mem~2084_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & (\z8|mem~2084_combout\) # !\z13|mem_initial~71_combout\ & \z8|mem~2092_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2092_combout\,
	datad => \z8|mem~2084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2378_combout\);

\z16|ShiftLeft0~26\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~26_combout\ = !\z4|y1[1]~41_combout\ & \z8|mem~2378_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~26_combout\);

\z16|ShiftLeft0~32\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~32_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~30_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~31_combout\ # \z16|ShiftLeft0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftLeft0~31_combout\,
	datac => \z16|ShiftLeft0~30_combout\,
	datad => \z16|ShiftLeft0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~32_combout\);

\z16|ShiftLeft0~50\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~50_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~32_combout\) # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~32_combout\,
	datad => \z16|ShiftLeft0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~50_combout\);

\z16|ShiftLeft0~51\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~51_combout\ = \z16|ShiftLeft0~24_combout\ & (\z16|ShiftLeft0~50_combout\ # \z8|mem~2361_combout\ & \z16|ShiftLeft0~48_combout\) # !\z16|ShiftLeft0~24_combout\ & \z8|mem~2361_combout\ & \z16|ShiftLeft0~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~24_combout\,
	datab => \z8|mem~2361_combout\,
	datac => \z16|ShiftLeft0~48_combout\,
	datad => \z16|ShiftLeft0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~51_combout\);

\z8|mem~654\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2406\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~782_regout\ # !\z13|mem_initial~68\ & (F1L589Q))
-- \z8|mem~654_regout\ = DFFEAS(\z8|mem~2406\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~782_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2406\,
	regout => \z8|mem~654_regout\);

\z8|mem~782\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2425\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L717Q) # !\z13|mem_initial~59\ & \z8|mem~654_regout\)
-- \z8|mem~782_regout\ = DFFEAS(\z8|mem~2425\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~654_regout\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2425\,
	regout => \z8|mem~782_regout\);

\z8|mem~750\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2144\ = \z13|mem_initial~68\ & (F1L685Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~622_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~750_regout\ = DFFEAS(\z8|mem~2144\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~622_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2144\,
	regout => \z8|mem~750_regout\);

\z8|mem~878\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2145\ = \z13|mem_initial~70\ & (\z8|mem~2144\ & \z8|mem~1006_regout\ # !\z8|mem~2144\ & (F1L781Q)) # !\z13|mem_initial~70\ & (\z8|mem~2144\)
-- \z8|mem~878_regout\ = DFFEAS(\z8|mem~2145\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1006_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2144\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2145\,
	regout => \z8|mem~878_regout\);

\z8|mem~622\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1798\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~878_regout\ # !\z13|mem_initial~61\ & (F1L557Q))
-- \z8|mem~622_regout\ = DFFEAS(\z8|mem~1798\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~878_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1798\,
	regout => \z8|mem~622_regout\);

\z8|mem~1006\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1799\ = \z13|mem_initial~59\ & (\z8|mem~1798\ & (F1L877Q) # !\z8|mem~1798\ & \z8|mem~750_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1798\)
-- \z8|mem~1006_regout\ = DFFEAS(\z8|mem~1799\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~750_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1798\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1799\,
	regout => \z8|mem~1006_regout\);

\z8|mem~846\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2141\ = \z13|mem_initial~68\ & \z13|mem_initial~70\ # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & F1L749Q # !\z13|mem_initial~70\ & (\z8|mem~590_regout\))
-- \z8|mem~846_regout\ = DFFEAS(\z8|mem~2141\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(8),
	datad => \z8|mem~590_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2141\,
	regout => \z8|mem~846_regout\);

\z8|mem~718\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2142\ = \z13|mem_initial~68\ & (\z8|mem~2141\ & \z8|mem~974_regout\ # !\z8|mem~2141\ & (F1L653Q)) # !\z13|mem_initial~68\ & (\z8|mem~2141\)
-- \z8|mem~718_regout\ = DFFEAS(\z8|mem~2142\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~974_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2141\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2142\,
	regout => \z8|mem~718_regout\);

\z8|mem~590\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1801\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~718_regout\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & F1L525Q
-- \z8|mem~590_regout\ = DFFEAS(\z8|mem~1801\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(8),
	datad => \z8|mem~718_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1801\,
	regout => \z8|mem~590_regout\);

\z8|mem~974\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1802\ = \z13|mem_initial~61\ & (\z8|mem~1801\ & (F1L845Q) # !\z8|mem~1801\ & \z8|mem~846_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1801\)
-- \z8|mem~974_regout\ = DFFEAS(\z8|mem~1802\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~846_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1801\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1802\,
	regout => \z8|mem~974_regout\);

\z8|mem~558\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1796\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & F1L493Q & !\z13|mem_initial~59\
-- \z8|mem~558_regout\ = DFFEAS(\z8|mem~1796\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1796\,
	regout => \z8|mem~558_regout\);

\z8|mem~686\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2139\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & F1L621Q # !\z13|mem_initial~68\ & (\z8|mem~558_regout\))
-- \z8|mem~686_regout\ = DFFEAS(\z8|mem~2139\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(8),
	datad => \z8|mem~558_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2139\,
	regout => \z8|mem~686_regout\);

\z8|mem~942\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2140\ = \z8|mem~2139\ & (F1L813Q # !\z13|mem_initial~70\)
-- \z8|mem~942_regout\ = DFFEAS(\z8|mem~2140\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2139\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2140\,
	regout => \z8|mem~942_regout\);

\z8|mem~2143\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2143_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (\z8|mem~2140\) # !\z13|mem_initial~64_combout\ & \z8|mem~2142\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2142\,
	datad => \z8|mem~2140\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2143_combout\);

\z8|mem~2146\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2146_combout\ = \z13|mem_initial~66\ & (\z8|mem~2143_combout\ & (\z8|mem~2145\) # !\z8|mem~2143_combout\ & \z8|mem~2406\) # !\z13|mem_initial~66\ & (\z8|mem~2143_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2406\,
	datac => \z8|mem~2145\,
	datad => \z8|mem~2143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2146_combout\);

\z8|rd1[8]~40\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[8]~40_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2138_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2146_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2146_combout\,
	datac => \z8|mem~2138_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[8]~40_combout\);

\z4|y1[4]~72\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[4]~72_combout\ = \z8|Equal1~1_combout\ # !\z12|pc_out\(4) & (\z13|mem_initial~79_combout\ # \z13|mem_initial~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~79_combout\,
	datac => \z13|mem_initial~73_combout\,
	datad => \z8|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[4]~72_combout\);

\z8|mem~494\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1793\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~430_regout\) # !\z13|mem_initial~57_combout\ & F1L429Q)
-- \z8|mem~494_regout\ = DFFEAS(\z8|mem~1793\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~430_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1793\,
	regout => \z8|mem~494_regout\);

\z8|mem~526\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2136\ = \z13|mem_initial~66\ & (F1L461Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~462_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~526_regout\ = DFFEAS(\z8|mem~2136\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~462_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2136\,
	regout => \z8|mem~526_regout\);

\z8|mem~430\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2137\ = \z13|mem_initial~64_combout\ & (\z8|mem~2136\ & \z8|mem~494_regout\ # !\z8|mem~2136\ & (F1L365Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2136\)
-- \z8|mem~430_regout\ = DFFEAS(\z8|mem~2137\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~494_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2136\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2137\,
	regout => \z8|mem~430_regout\);

\z8|mem~462\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1794\ = \z13|mem_initial~55\ & (\z8|mem~1793\ & (F1L397Q) # !\z8|mem~1793\ & \z8|mem~526_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1793\)
-- \z8|mem~462_regout\ = DFFEAS(\z8|mem~1794\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~526_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1793\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1794\,
	regout => \z8|mem~462_regout\);

\z8|mem~366\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1786\ = \z13|mem_initial~55\ & (\z8|mem~398_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L301Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~366_regout\ = DFFEAS(\z8|mem~1786\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~398_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1786\,
	regout => \z8|mem~366_regout\);

\z8|mem~334\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1787\ = \z13|mem_initial~57_combout\ & (\z8|mem~1786\ & (F1L269Q) # !\z8|mem~1786\ & \z8|mem~302_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1786\)
-- \z8|mem~334_regout\ = DFFEAS(\z8|mem~1787\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~302_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1786\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1787\,
	regout => \z8|mem~334_regout\);

\z8|mem~302\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2129\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L237Q) # !\z13|mem_initial~64_combout\ & \z8|mem~334_regout\)
-- \z8|mem~302_regout\ = DFFEAS(\z8|mem~2129\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~334_regout\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2129\,
	regout => \z8|mem~302_regout\);

\z8|mem~46\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2133\ = \z13|mem_initial~64_combout\ & (F1L13Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~78_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~46_regout\ = DFFEAS(\z8|mem~2133\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~78_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(8),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2133\,
	regout => \z8|mem~46_regout\);

\z8|mem~110\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2134\ = \z8|mem~2133\ & (F1L77Q # !\z13|mem_initial~66\)
-- \z8|mem~110_regout\ = DFFEAS(\z8|mem~2134\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2133\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2134\,
	regout => \z8|mem~110_regout\);

\z8|mem~1790\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1790_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~110_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~110_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1790_combout\);

\z8|mem~78\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1791\ = \z13|mem_initial~57_combout\ & (\z8|mem~1790_combout\ & (F1L45Q) # !\z8|mem~1790_combout\ & \z8|mem~46_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1790_combout\)
-- \z8|mem~78_regout\ = DFFEAS(\z8|mem~1791\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~46_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1790_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1791\,
	regout => \z8|mem~78_regout\);

\z8|mem~238\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1788\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~174_regout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & F1L173Q
-- \z8|mem~238_regout\ = DFFEAS(\z8|mem~1788\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(8),
	datad => \z8|mem~174_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1788\,
	regout => \z8|mem~238_regout\);

\z8|mem~270\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2131\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & F1L205Q # !\z13|mem_initial~66\ & (\z8|mem~206_regout\))
-- \z8|mem~270_regout\ = DFFEAS(\z8|mem~2131\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(8),
	datad => \z8|mem~206_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2131\,
	regout => \z8|mem~270_regout\);

\z8|mem~174\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2132\ = \z13|mem_initial~64_combout\ & (\z8|mem~2131\ & \z8|mem~238_regout\ # !\z8|mem~2131\ & (F1L109Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2131\)
-- \z8|mem~174_regout\ = DFFEAS(\z8|mem~2132\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~238_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2131\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2132\,
	regout => \z8|mem~174_regout\);

\z8|mem~206\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1789\ = \z13|mem_initial~55\ & (\z8|mem~1788\ & (F1L141Q) # !\z8|mem~1788\ & \z8|mem~270_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1788\)
-- \z8|mem~206_regout\ = DFFEAS(\z8|mem~1789\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~270_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~1788\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1789\,
	regout => \z8|mem~206_regout\);

\z8|mem~1792\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1792_combout\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~1789\) # !\z13|mem_initial~59\ & \z8|mem~1791\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1791\,
	datad => \z8|mem~1789\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1792_combout\);

\z8|mem~1795\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1795_combout\ = \z13|mem_initial~61\ & (\z8|mem~1792_combout\ & \z8|mem~1794\ # !\z8|mem~1792_combout\ & (\z8|mem~1787\)) # !\z13|mem_initial~61\ & (\z8|mem~1792_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1794\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1787\,
	datad => \z8|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1795_combout\);

\z8|mem~1797\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1797_combout\ = \z13|mem_initial~59\ & (\z8|mem~1796\ & \z8|mem~942_regout\ # !\z8|mem~1796\ & (\z8|mem~686_regout\)) # !\z13|mem_initial~59\ & (\z8|mem~1796\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~942_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~686_regout\,
	datad => \z8|mem~1796\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1797_combout\);

\z8|mem~1800\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1800_combout\ = \z13|mem_initial~55\ & (\z8|mem~2425\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~1799\ & (!\z13|mem_initial~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1799\,
	datac => \z8|mem~2425\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1800_combout\);

\z8|mem~1803\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1803_combout\ = \z8|mem~1800_combout\ & (\z8|mem~1802\ # !\z13|mem_initial~57_combout\) # !\z8|mem~1800_combout\ & \z8|mem~1797_combout\ & (\z13|mem_initial~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1797_combout\,
	datab => \z8|mem~1800_combout\,
	datac => \z8|mem~1802\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1803_combout\);

\z4|y1[8]~71\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[8]~71_combout\ = \z4|y1[4]~72_combout\ # \z8|rd2[0]~32\ & (!\z8|mem~1803_combout\) # !\z8|rd2[0]~32\ & !\z8|mem~1795_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "abef",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~72_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1795_combout\,
	datad => \z8|mem~1803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[8]~71_combout\);

\z16|result~40\ : cyclone_lcell
-- Equation(s):
-- \z16|result~40_combout\ = \z8|rd1[8]~40_combout\ # !\z4|y1[8]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfcf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|rd1[8]~40_combout\,
	datac => \z4|y1[8]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~40_combout\);

\z8|mem~1301\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1301_combout\ = \z13|mem_initial~59\ & (\z8|mem~1300\ & \z8|mem~938_regout\ # !\z8|mem~1300\ & (\z8|mem~682_regout\)) # !\z13|mem_initial~59\ & (\z8|mem~1300\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~938_regout\,
	datab => \z8|mem~682_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1300\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1301_combout\);

\z8|mem~1304\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1304_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~2452\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~1303\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~2452\,
	datad => \z8|mem~1303\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1304_combout\);

\z8|mem~1307\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1307_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1304_combout\ & (\z8|mem~1306\) # !\z8|mem~1304_combout\ & \z8|mem~1301_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1301_combout\,
	datac => \z8|mem~1306\,
	datad => \z8|mem~1304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1307_combout\);

\z8|mem~490\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1315\ = \z13|mem_initial~57_combout\ & (\z8|mem~426_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L425Q & !\z13|mem_initial~55\)
-- \z8|mem~490_regout\ = DFFEAS(\z8|mem~1315\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~426_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1315\,
	regout => \z8|mem~490_regout\);

\z8|mem~522\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2082\ = \z13|mem_initial~66\ & (F1L457Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~458_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~522_regout\ = DFFEAS(\z8|mem~2082\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~458_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2082\,
	regout => \z8|mem~522_regout\);

\z8|mem~426\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2083\ = \z13|mem_initial~64_combout\ & (\z8|mem~2082\ & \z8|mem~490_regout\ # !\z8|mem~2082\ & (F1L361Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2082\)
-- \z8|mem~426_regout\ = DFFEAS(\z8|mem~2083\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~490_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2082\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2083\,
	regout => \z8|mem~426_regout\);

\z8|mem~458\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1316\ = \z13|mem_initial~55\ & (\z8|mem~1315\ & (F1L393Q) # !\z8|mem~1315\ & \z8|mem~522_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1315\)
-- \z8|mem~458_regout\ = DFFEAS(\z8|mem~1316\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~522_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~1315\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1316\,
	regout => \z8|mem~458_regout\);

\z8|mem~362\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1308\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~394_regout\ # !\z13|mem_initial~55\ & (F1L297Q))
-- \z8|mem~362_regout\ = DFFEAS(\z8|mem~1308\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~394_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1308\,
	regout => \z8|mem~362_regout\);

\z8|mem~330\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1309\ = \z8|mem~1308\ & (F1L265Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1308\ & \z8|mem~298_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~330_regout\ = DFFEAS(\z8|mem~1309\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~298_regout\,
	datab => \z8|mem~1308\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1309\,
	regout => \z8|mem~330_regout\);

\z8|mem~298\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2075\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L233Q) # !\z13|mem_initial~64_combout\ & \z8|mem~330_regout\)
-- \z8|mem~298_regout\ = DFFEAS(\z8|mem~2075\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~330_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2075\,
	regout => \z8|mem~298_regout\);

\z8|mem~234\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1310\ = \z13|mem_initial~57_combout\ & (\z8|mem~170_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L169Q & !\z13|mem_initial~55\)
-- \z8|mem~234_regout\ = DFFEAS(\z8|mem~1310\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~170_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1310\,
	regout => \z8|mem~234_regout\);

\z8|mem~266\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2077\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L201Q) # !\z13|mem_initial~66\ & \z8|mem~202_regout\)
-- \z8|mem~266_regout\ = DFFEAS(\z8|mem~2077\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~202_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2077\,
	regout => \z8|mem~266_regout\);

\z8|mem~170\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2078\ = \z13|mem_initial~64_combout\ & (\z8|mem~2077\ & \z8|mem~234_regout\ # !\z8|mem~2077\ & (F1L105Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2077\)
-- \z8|mem~170_regout\ = DFFEAS(\z8|mem~2078\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~234_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2077\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2078\,
	regout => \z8|mem~170_regout\);

\z8|mem~202\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1311\ = \z8|mem~1310\ & (F1L137Q # !\z13|mem_initial~55\) # !\z8|mem~1310\ & \z8|mem~266_regout\ & (\z13|mem_initial~55\)
-- \z8|mem~202_regout\ = DFFEAS(\z8|mem~1311\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~266_regout\,
	datab => \z8|mem~1310\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1311\,
	regout => \z8|mem~202_regout\);

\z8|mem~42\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2079\ = \z13|mem_initial~64_combout\ & (F1L9Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~74_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~42_regout\ = DFFEAS(\z8|mem~2079\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~74_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2079\,
	regout => \z8|mem~42_regout\);

\z8|mem~106\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2080\ = \z8|mem~2079\ & (F1L73Q # !\z13|mem_initial~66\)
-- \z8|mem~106_regout\ = DFFEAS(\z8|mem~2080\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2079\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2080\,
	regout => \z8|mem~106_regout\);

\z8|mem~1312\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1312_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~106_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~106_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1312_combout\);

\z8|mem~74\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1313\ = \z13|mem_initial~57_combout\ & (\z8|mem~1312_combout\ & (F1L41Q) # !\z8|mem~1312_combout\ & \z8|mem~42_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1312_combout\)
-- \z8|mem~74_regout\ = DFFEAS(\z8|mem~1313\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~42_regout\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~1312_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1313\,
	regout => \z8|mem~74_regout\);

\z8|mem~1314\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1314_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1311\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~1313\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1311\,
	datad => \z8|mem~1313\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1314_combout\);

\z8|mem~1317\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1317_combout\ = \z13|mem_initial~61\ & (\z8|mem~1314_combout\ & \z8|mem~1316\ # !\z8|mem~1314_combout\ & (\z8|mem~1309\)) # !\z13|mem_initial~61\ & (\z8|mem~1314_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1316\,
	datab => \z8|mem~1309\,
	datac => \z13|mem_initial~61\,
	datad => \z8|mem~1314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1317_combout\);

\z4|y1[4]~44\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[4]~44_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1307_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z4|y1[4]~72_combout\,
	datac => \z8|mem~1307_combout\,
	datad => \z8|mem~1317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[4]~44_combout\);

\z5|y1[10]~107\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~107_combout\ = \z4|y1[4]~44_combout\ # \z16|ShiftLeft0~17_combout\ # !\z17|aluoper[3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fdfd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z4|y1[4]~44_combout\,
	datac => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~107_combout\);

\z8|mem~791\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2430\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L726Q) # !\z13|mem_initial~59\ & \z8|mem~663_regout\)
-- \z8|mem~791_regout\ = DFFEAS(\z8|mem~2430\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~663_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2430\,
	regout => \z8|mem~791_regout\);

\z8|mem~663\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2403\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~791_regout\ # !\z13|mem_initial~68\ & (F1L598Q))
-- \z8|mem~663_regout\ = DFFEAS(\z8|mem~2403\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~791_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2403\,
	regout => \z8|mem~663_regout\);

\z8|mem~599\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1701\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~855_regout\ # !\z13|mem_initial~61\ & (F1L534Q))
-- \z8|mem~599_regout\ = DFFEAS(\z8|mem~1701\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~855_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1701\,
	regout => \z8|mem~599_regout\);

\z8|mem~983\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1702\ = \z13|mem_initial~59\ & (\z8|mem~1701\ & (F1L854Q) # !\z8|mem~1701\ & \z8|mem~727_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1701\)
-- \z8|mem~983_regout\ = DFFEAS(\z8|mem~1702\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~727_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(17),
	datad => \z8|mem~1701\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1702\,
	regout => \z8|mem~983_regout\);

\z8|mem~727\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2195\ = \z13|mem_initial~68\ & (F1L662Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~599_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~727_regout\ = DFFEAS(\z8|mem~2195\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~599_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2195\,
	regout => \z8|mem~727_regout\);

\z8|mem~855\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2196\ = \z8|mem~2195\ & (\z8|mem~983_regout\ # !\z13|mem_initial~70\) # !\z8|mem~2195\ & (F1L758Q & \z13|mem_initial~70\)
-- \z8|mem~855_regout\ = DFFEAS(\z8|mem~2196\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~983_regout\,
	datab => \z8|mem~2195\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2196\,
	regout => \z8|mem~855_regout\);

\z8|mem~631\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~631_regout\ = DFFEAS(\z5|y1\(17), GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1\(17),
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~631_regout\);

\z8|mem~887\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2198\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L790Q) # !\z13|mem_initial~70\ & \z8|mem~631_regout\)
-- \z8|mem~887_regout\ = DFFEAS(\z8|mem~2198\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~631_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2198\,
	regout => \z8|mem~887_regout\);

\z8|mem~759\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1698\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L694Q) # !\z13|mem_initial~59\ & \z8|mem~631_regout\)
-- \z8|mem~759_regout\ = DFFEAS(\z8|mem~1698\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~631_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1698\,
	regout => \z8|mem~759_regout\);

\z8|mem~1015\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2199\ = \z13|mem_initial~68\ & (\z8|mem~2198\ & (F1L886Q) # !\z8|mem~2198\ & \z8|mem~759_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2198\)
-- \z8|mem~1015_regout\ = DFFEAS(\z8|mem~2199\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~759_regout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~2198\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2199\,
	regout => \z8|mem~1015_regout\);

\z8|mem~1699\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1699_combout\ = \z13|mem_initial~61\ & (\z8|mem~1698\ & (\z8|mem~1015_regout\) # !\z8|mem~1698\ & \z8|mem~887_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1698\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~887_regout\,
	datac => \z8|mem~1015_regout\,
	datad => \z8|mem~1698\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1699_combout\);

\z8|mem~567\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2193\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L502Q & !\z13|mem_initial~70\
-- \z8|mem~567_regout\ = DFFEAS(\z8|mem~2193\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2193\,
	regout => \z8|mem~567_regout\);

\z8|mem~695\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1696\ = \z13|mem_initial~59\ & (F1L630Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~567_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~695_regout\ = DFFEAS(\z8|mem~1696\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~567_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1696\,
	regout => \z8|mem~695_regout\);

\z8|mem~951\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2194\ = \z13|mem_initial~68\ & (\z8|mem~2193\ & (F1L822Q) # !\z8|mem~2193\ & \z8|mem~695_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2193\)
-- \z8|mem~951_regout\ = DFFEAS(\z8|mem~2194\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~695_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(17),
	datad => \z8|mem~2193\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2194\,
	regout => \z8|mem~951_regout\);

\z8|mem~1697\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1697_combout\ = \z8|mem~1696\ & (\z8|mem~951_regout\ # !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~951_regout\,
	datad => \z8|mem~1696\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1697_combout\);

\z8|mem~1700\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1700_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~1697_combout\) # !\z13|mem_initial~57_combout\ & \z8|mem~1699_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~1699_combout\,
	datad => \z8|mem~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1700_combout\);

\z8|mem~1703\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1703_combout\ = \z13|mem_initial~55\ & (\z8|mem~1700_combout\ & (\z8|mem~1702\) # !\z8|mem~1700_combout\ & \z8|mem~2430\) # !\z13|mem_initial~55\ & (\z8|mem~1700_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2430\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1702\,
	datad => \z8|mem~1700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1703_combout\);

\z8|mem~183\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2183\ = \z13|mem_initial~64_combout\ & (F1L118Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~215_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~183_regout\ = DFFEAS(\z8|mem~2183\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~215_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2183\,
	regout => \z8|mem~183_regout\);

\z8|mem~247\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1704\ = \z13|mem_initial~55\ & (\z8|mem~279_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L182Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~247_regout\ = DFFEAS(\z8|mem~1704\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~279_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1704\,
	regout => \z8|mem~247_regout\);

\z8|mem~279\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2184\ = \z8|mem~2183\ & (\z8|mem~247_regout\ # !\z13|mem_initial~66\) # !\z8|mem~2183\ & (F1L214Q & \z13|mem_initial~66\)
-- \z8|mem~279_regout\ = DFFEAS(\z8|mem~2184\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2183\,
	datab => \z8|mem~247_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2184\,
	regout => \z8|mem~279_regout\);

\z8|mem~215\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1705\ = \z13|mem_initial~57_combout\ & (\z8|mem~1704\ & (F1L150Q) # !\z8|mem~1704\ & \z8|mem~183_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1704\)
-- \z8|mem~215_regout\ = DFFEAS(\z8|mem~1705\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~183_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~1704\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1705\,
	regout => \z8|mem~215_regout\);

\z8|mem~503\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1711\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~535_regout\ # !\z13|mem_initial~55\ & (F1L438Q))
-- \z8|mem~503_regout\ = DFFEAS(\z8|mem~1711\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~535_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1711\,
	regout => \z8|mem~503_regout\);

\z8|mem~471\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1712\ = \z13|mem_initial~57_combout\ & (\z8|mem~1711\ & (F1L406Q) # !\z8|mem~1711\ & \z8|mem~439_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1711\)
-- \z8|mem~471_regout\ = DFFEAS(\z8|mem~1712\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~439_regout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~1711\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1712\,
	regout => \z8|mem~471_regout\);

\z8|mem~439\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2190\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L374Q) # !\z13|mem_initial~64_combout\ & \z8|mem~471_regout\)
-- \z8|mem~439_regout\ = DFFEAS(\z8|mem~2190\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~471_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2190\,
	regout => \z8|mem~439_regout\);

\z8|mem~375\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1706\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~311_regout\) # !\z13|mem_initial~57_combout\ & F1L310Q)
-- \z8|mem~375_regout\ = DFFEAS(\z8|mem~1706\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~311_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1706\,
	regout => \z8|mem~375_regout\);

\z8|mem~407\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2185\ = \z13|mem_initial~66\ & (F1L342Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~343_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~407_regout\ = DFFEAS(\z8|mem~2185\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~343_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2185\,
	regout => \z8|mem~407_regout\);

\z8|mem~343\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1707\ = \z8|mem~1706\ & (F1L278Q # !\z13|mem_initial~55\) # !\z8|mem~1706\ & \z8|mem~407_regout\ & (\z13|mem_initial~55\)
-- \z8|mem~343_regout\ = DFFEAS(\z8|mem~1707\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1706\,
	datab => \z8|mem~407_regout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1707\,
	regout => \z8|mem~343_regout\);

\z8|mem~311\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2186\ = \z13|mem_initial~64_combout\ & (\z8|mem~2185\ & \z8|mem~375_regout\ # !\z8|mem~2185\ & (F1L246Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2185\)
-- \z8|mem~311_regout\ = DFFEAS(\z8|mem~2186\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~375_regout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~2185\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2186\,
	regout => \z8|mem~311_regout\);

\z8|mem~87\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2187\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (F1L54Q & !\z13|mem_initial~66\)
-- \z8|mem~87_regout\ = DFFEAS(\z8|mem~2187\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2187\,
	regout => \z8|mem~87_regout\);

\z8|mem~119\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1708\ = \z13|mem_initial~57_combout\ & (\z8|mem~55_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L86Q & !\z13|mem_initial~55\)
-- \z8|mem~119_regout\ = DFFEAS(\z8|mem~1708\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~55_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(17),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1708\,
	regout => \z8|mem~119_regout\);

\z8|mem~55\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2188\ = \z13|mem_initial~64_combout\ & (\z8|mem~2187\ & \z8|mem~119_regout\ # !\z8|mem~2187\ & (F1L22Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2187\)
-- \z8|mem~55_regout\ = DFFEAS(\z8|mem~2188\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~119_regout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~2187\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2188\,
	regout => \z8|mem~55_regout\);

\z8|mem~1709\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1709_combout\ = \z8|mem~1708\ & (\z8|mem~87_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datac => \z8|mem~87_regout\,
	datad => \z8|mem~1708\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1709_combout\);

\z8|mem~1710\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1710_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1707\ # !\z13|mem_initial~61\ & (\z8|mem~1709_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1707\,
	datad => \z8|mem~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1710_combout\);

\z8|mem~1713\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1713_combout\ = \z13|mem_initial~59\ & (\z8|mem~1710_combout\ & (\z8|mem~1712\) # !\z8|mem~1710_combout\ & \z8|mem~1705\) # !\z13|mem_initial~59\ & (\z8|mem~1710_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1705\,
	datab => \z8|mem~1712\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1713_combout\);

\z18|sram~599\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[17]~58\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1703_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1713_combout\))
-- \z18|sram~599_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1703_combout\,
	datad => \z8|mem~1713_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[17]~58\,
	regout => \z18|sram~599_regout\);

\z13|mem_initial~53\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~53_combout\ = \z13|mem_initial~52_combout\ # \z12|pc_out\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~52_combout\,
	datac => \z12|pc_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~53_combout\);

\z4|y1[17]~66\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[17]~66_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~80\ & \z8|rd2[17]~58\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "10fe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z8|rd2[17]~58\,
	datad => \z13|mem_initial~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[17]~66_combout\);

\z16|result~81\ : cyclone_lcell
-- Equation(s):
-- \z16|result~81_combout\ = \z4|y1[17]~66_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2384_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[17]~66_combout\,
	datad => \z8|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~81_combout\);

\z5|y1[5]~78\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~78_combout\ = \z15|Mux8~2_combout\ & (\z13|mem_initial~43\ # !\z17|Mux1~6_combout\ # !\z17|Mux3~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux3~23_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z13|mem_initial~43\,
	datad => \z17|Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~78_combout\);

\z5|y1[5]~77\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~77_combout\ = \z15|Mux8~2_combout\ & (\z17|Mux0~0_combout\ & !\z17|Mux3~24_combout\ # !\z17|Mux1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "22a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z17|Mux0~0_combout\,
	datad => \z17|Mux3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~77_combout\);

\z5|y1[22]~155\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~155_combout\ = !\z5|y1[5]~78_combout\ & (!\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1115",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~155_combout\);

\z16|ShiftLeft0~23\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~23_combout\ = !\z4|y1[3]~43_combout\ # !\z4|y1[1]~41_combout\ # !\z4|y1[0]~40_combout\ # !\z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~23_combout\);

\z8|mem~505\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1693\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~537_regout\ # !\z13|mem_initial~55\ & (F1L440Q))
-- \z8|mem~505_regout\ = DFFEAS(\z8|mem~1693\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~537_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1693\,
	regout => \z8|mem~505_regout\);

\z8|mem~441\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2009\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L376Q) # !\z13|mem_initial~64_combout\ & \z8|mem~473_regout\)
-- \z8|mem~441_regout\ = DFFEAS(\z8|mem~2009\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~473_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2009\,
	regout => \z8|mem~441_regout\);

\z8|mem~537\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2010\ = \z13|mem_initial~66\ & (\z8|mem~2009\ & \z8|mem~505_regout\ # !\z8|mem~2009\ & (F1L472Q)) # !\z13|mem_initial~66\ & (\z8|mem~2009\)
-- \z8|mem~537_regout\ = DFFEAS(\z8|mem~2010\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~505_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2009\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2010\,
	regout => \z8|mem~537_regout\);

\z8|mem~473\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1694\ = \z13|mem_initial~57_combout\ & (\z8|mem~1693\ & (F1L408Q) # !\z8|mem~1693\ & \z8|mem~441_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1693\)
-- \z8|mem~473_regout\ = DFFEAS(\z8|mem~1694\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~441_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~1693\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1694\,
	regout => \z8|mem~473_regout\);

\z8|mem~249\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1686\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~281_regout\ # !\z13|mem_initial~55\ & (F1L184Q))
-- \z8|mem~249_regout\ = DFFEAS(\z8|mem~1686\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~281_regout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1686\,
	regout => \z8|mem~249_regout\);

\z8|mem~217\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1687\ = \z13|mem_initial~57_combout\ & (\z8|mem~1686\ & (F1L152Q) # !\z8|mem~1686\ & \z8|mem~185_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1686\)
-- \z8|mem~217_regout\ = DFFEAS(\z8|mem~1687\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~185_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~1686\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1687\,
	regout => \z8|mem~217_regout\);

\z8|mem~185\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2002\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L120Q) # !\z13|mem_initial~64_combout\ & \z8|mem~217_regout\)
-- \z8|mem~185_regout\ = DFFEAS(\z8|mem~2002\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~217_regout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2002\,
	regout => \z8|mem~185_regout\);

\z8|mem~377\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1688\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~313_regout\ # !\z13|mem_initial~57_combout\ & (F1L312Q))
-- \z8|mem~377_regout\ = DFFEAS(\z8|mem~1688\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~313_regout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1688\,
	regout => \z8|mem~377_regout\);

\z8|mem~409\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2004\ = \z13|mem_initial~66\ & (F1L344Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~345_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~409_regout\ = DFFEAS(\z8|mem~2004\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~345_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2004\,
	regout => \z8|mem~409_regout\);

\z8|mem~313\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2005\ = \z13|mem_initial~64_combout\ & (\z8|mem~2004\ & \z8|mem~377_regout\ # !\z8|mem~2004\ & (F1L248Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2004\)
-- \z8|mem~313_regout\ = DFFEAS(\z8|mem~2005\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~377_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2004\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2005\,
	regout => \z8|mem~313_regout\);

\z8|mem~345\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1689\ = \z13|mem_initial~55\ & (\z8|mem~1688\ & (F1L280Q) # !\z8|mem~1688\ & \z8|mem~409_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1688\)
-- \z8|mem~345_regout\ = DFFEAS(\z8|mem~1689\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~409_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(19),
	datad => \z8|mem~1688\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1689\,
	regout => \z8|mem~345_regout\);

\z8|mem~89\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2006\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & F1L56Q & !\z13|mem_initial~66\
-- \z8|mem~89_regout\ = DFFEAS(\z8|mem~2006\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2006\,
	regout => \z8|mem~89_regout\);

\z8|mem~121\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1690\ = \z13|mem_initial~57_combout\ & (\z8|mem~57_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L88Q & !\z13|mem_initial~55\)
-- \z8|mem~121_regout\ = DFFEAS(\z8|mem~1690\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~57_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1690\,
	regout => \z8|mem~121_regout\);

\z8|mem~57\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2007\ = \z13|mem_initial~64_combout\ & (\z8|mem~2006\ & \z8|mem~121_regout\ # !\z8|mem~2006\ & (F1L24Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2006\)
-- \z8|mem~57_regout\ = DFFEAS(\z8|mem~2007\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~121_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2006\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2007\,
	regout => \z8|mem~57_regout\);

\z8|mem~1691\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1691_combout\ = \z8|mem~1690\ & (\z8|mem~89_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~89_regout\,
	datad => \z8|mem~1690\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1691_combout\);

\z8|mem~1692\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1692_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1689\ # !\z13|mem_initial~61\ & (\z8|mem~1691_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1689\,
	datab => \z13|mem_initial~59\,
	datac => \z13|mem_initial~61\,
	datad => \z8|mem~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1692_combout\);

\z8|mem~1695\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1695_combout\ = \z13|mem_initial~59\ & (\z8|mem~1692_combout\ & \z8|mem~1694\ # !\z8|mem~1692_combout\ & (\z8|mem~1687\)) # !\z13|mem_initial~59\ & (\z8|mem~1692_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1694\,
	datac => \z8|mem~1687\,
	datad => \z8|mem~1692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1695_combout\);

\z8|mem~793\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2431\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L728Q) # !\z13|mem_initial~59\ & \z8|mem~665_regout\)
-- \z8|mem~793_regout\ = DFFEAS(\z8|mem~2431\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~665_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2431\,
	regout => \z8|mem~793_regout\);

\z8|mem~665\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2413\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~793_regout\ # !\z13|mem_initial~68\ & (F1L600Q))
-- \z8|mem~665_regout\ = DFFEAS(\z8|mem~2413\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~793_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2413\,
	regout => \z8|mem~665_regout\);

\z8|mem~601\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1683\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~857_regout\ # !\z13|mem_initial~61\ & (F1L536Q))
-- \z8|mem~601_regout\ = DFFEAS(\z8|mem~1683\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~857_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1683\,
	regout => \z8|mem~601_regout\);

\z8|mem~985\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1684\ = \z13|mem_initial~59\ & (\z8|mem~1683\ & (F1L856Q) # !\z8|mem~1683\ & \z8|mem~729_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1683\)
-- \z8|mem~985_regout\ = DFFEAS(\z8|mem~1684\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~729_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~1683\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1684\,
	regout => \z8|mem~985_regout\);

\z8|mem~729\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2014\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L664Q) # !\z13|mem_initial~68\ & \z8|mem~601_regout\)
-- \z8|mem~729_regout\ = DFFEAS(\z8|mem~2014\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~601_regout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2014\,
	regout => \z8|mem~729_regout\);

\z8|mem~857\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2015\ = \z13|mem_initial~70\ & (\z8|mem~2014\ & \z8|mem~985_regout\ # !\z8|mem~2014\ & (F1L760Q)) # !\z13|mem_initial~70\ & (\z8|mem~2014\)
-- \z8|mem~857_regout\ = DFFEAS(\z8|mem~2015\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~985_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2014\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2015\,
	regout => \z8|mem~857_regout\);

\z8|mem~569\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2012\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (F1L504Q & !\z13|mem_initial~70\)
-- \z8|mem~569_regout\ = DFFEAS(\z8|mem~2012\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2012\,
	regout => \z8|mem~569_regout\);

\z8|mem~697\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1678\ = \z13|mem_initial~59\ & (F1L632Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~569_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~697_regout\ = DFFEAS(\z8|mem~1678\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~569_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1678\,
	regout => \z8|mem~697_regout\);

\z8|mem~953\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2013\ = \z13|mem_initial~68\ & (\z8|mem~2012\ & (F1L824Q) # !\z8|mem~2012\ & \z8|mem~697_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2012\)
-- \z8|mem~953_regout\ = DFFEAS(\z8|mem~2013\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~697_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2012\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2013\,
	regout => \z8|mem~953_regout\);

\z8|mem~1679\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1679_combout\ = \z8|mem~1678\ & (\z8|mem~953_regout\ # !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~953_regout\,
	datac => \z13|mem_initial~61\,
	datad => \z8|mem~1678\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1679_combout\);

\z8|mem~633\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~633_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(19),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~633_regout\);

\z8|mem~889\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2017\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L792Q) # !\z13|mem_initial~70\ & \z8|mem~633_regout\)
-- \z8|mem~889_regout\ = DFFEAS(\z8|mem~2017\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~633_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2017\,
	regout => \z8|mem~889_regout\);

\z8|mem~761\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1680\ = \z13|mem_initial~59\ & (F1L696Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~633_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~761_regout\ = DFFEAS(\z8|mem~1680\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~633_regout\,
	datac => \z5|y1\(19),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1680\,
	regout => \z8|mem~761_regout\);

\z8|mem~1017\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2018\ = \z13|mem_initial~68\ & (\z8|mem~2017\ & (F1L888Q) # !\z8|mem~2017\ & \z8|mem~761_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2017\)
-- \z8|mem~1017_regout\ = DFFEAS(\z8|mem~2018\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~761_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2017\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2018\,
	regout => \z8|mem~1017_regout\);

\z8|mem~1681\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1681_combout\ = \z13|mem_initial~61\ & (\z8|mem~1680\ & (\z8|mem~1017_regout\) # !\z8|mem~1680\ & \z8|mem~889_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1680\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~889_regout\,
	datac => \z8|mem~1680\,
	datad => \z8|mem~1017_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1681_combout\);

\z8|mem~1682\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1682_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1679_combout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~1681_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1679_combout\,
	datad => \z8|mem~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1682_combout\);

\z8|mem~1685\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1685_combout\ = \z13|mem_initial~55\ & (\z8|mem~1682_combout\ & (\z8|mem~1684\) # !\z8|mem~1682_combout\ & \z8|mem~2431\) # !\z13|mem_initial~55\ & (\z8|mem~1682_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2431\,
	datac => \z8|mem~1684\,
	datad => \z8|mem~1682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1685_combout\);

\z18|sram~601\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[19]~57\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1685_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1695_combout\)
-- \z18|sram~601_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|mem~1695_combout\,
	datac => \z8|mem~1685_combout\,
	datad => \z8|rd2[0]~32\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[19]~57\,
	regout => \z18|sram~601_regout\);

\z4|y1[19]~65\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[19]~65_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[19]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3732",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~53_combout\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[19]~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[19]~65_combout\);

\z16|result~83\ : cyclone_lcell
-- Equation(s):
-- \z16|result~83_combout\ = \z4|y1[19]~65_combout\ $ (\z8|mem~2375_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2375_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[19]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~83_combout\);

\z8|mem~2016\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2016_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2413\ # !\z13|mem_initial~66\ & (\z8|mem~2015\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2413\,
	datad => \z8|mem~2015\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2016_combout\);

\z8|mem~2019\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2019_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2016_combout\ & (\z8|mem~2018\) # !\z8|mem~2016_combout\ & \z8|mem~2013\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2016_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2013\,
	datac => \z8|mem~2018\,
	datad => \z8|mem~2016_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2019_combout\);

\z8|rd1[19]~59\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[19]~59_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2011_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2019_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2019_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2011_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[19]~59_combout\);

\z16|Add0~187\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~187_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[19]~65_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[19]~65_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[19]~65_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~187_combout\);

\rout1[14]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~51\ = !\z12|pc_out\(4) & (\z13|mem_initial~50_combout\)
-- \rout1[14]~reg0_regout\ = DFFEAS(\z13|mem_initial~51\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z12|pc_out\(4),
	datad => \z13|mem_initial~50_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~51\,
	regout => \rout1[14]~reg0_regout\);

\z8|mem~628\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2234\ = \z13|mem_initial~68\ & (\z8|mem~756_regout\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & (F1L563Q & !\z13|mem_initial~70\)
-- \z8|mem~628_regout\ = DFFEAS(\z8|mem~2234\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~756_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2234\,
	regout => \z8|mem~628_regout\);

\z8|mem~1012\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2235\ = \z13|mem_initial~70\ & (\z8|mem~2234\ & (F1L883Q) # !\z8|mem~2234\ & \z8|mem~884_regout\) # !\z13|mem_initial~70\ & (\z8|mem~2234\)
-- \z8|mem~1012_regout\ = DFFEAS(\z8|mem~2235\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~884_regout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~2234\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2235\,
	regout => \z8|mem~1012_regout\);

\z8|mem~884\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1356\ = \z13|mem_initial~61\ & (F1L787Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~628_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~884_regout\ = DFFEAS(\z8|mem~1356\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~628_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1356\,
	regout => \z8|mem~884_regout\);

\z8|mem~756\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1357\ = \z13|mem_initial~59\ & (\z8|mem~1356\ & \z8|mem~1012_regout\ # !\z8|mem~1356\ & (F1L691Q)) # !\z13|mem_initial~59\ & (\z8|mem~1356\)
-- \z8|mem~756_regout\ = DFFEAS(\z8|mem~1357\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1012_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1356\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1357\,
	regout => \z8|mem~756_regout\);

\z8|mem~788\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2401\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L723Q) # !\z13|mem_initial~68\ & \z8|mem~660_regout\)
-- \z8|mem~788_regout\ = DFFEAS(\z8|mem~2401\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~660_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2401\,
	regout => \z8|mem~788_regout\);

\z8|mem~660\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2449\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~788_regout\ # !\z13|mem_initial~59\ & (F1L595Q))
-- \z8|mem~660_regout\ = DFFEAS(\z8|mem~2449\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~788_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2449\,
	regout => \z8|mem~660_regout\);

\z8|mem~564\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1354\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & F1L499Q & !\z13|mem_initial~61\
-- \z8|mem~564_regout\ = DFFEAS(\z8|mem~1354\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1354\,
	regout => \z8|mem~564_regout\);

\z8|mem~692\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2229\ = \z13|mem_initial~68\ & (F1L627Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~564_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~692_regout\ = DFFEAS(\z8|mem~2229\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~564_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2229\,
	regout => \z8|mem~692_regout\);

\z8|mem~948\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1355\ = \z13|mem_initial~59\ & (\z8|mem~1354\ & (F1L819Q) # !\z8|mem~1354\ & \z8|mem~692_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1354\)
-- \z8|mem~948_regout\ = DFFEAS(\z8|mem~1355\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~692_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1354\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1355\,
	regout => \z8|mem~948_regout\);

\z8|mem~2230\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2230_combout\ = \z8|mem~2229\ & (\z8|mem~948_regout\ # !\z13|mem_initial~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~948_regout\,
	datad => \z8|mem~2229\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2230_combout\);

\z8|mem~724\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1359\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L659Q) # !\z13|mem_initial~59\ & \z8|mem~596_regout\)
-- \z8|mem~724_regout\ = DFFEAS(\z8|mem~1359\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~596_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1359\,
	regout => \z8|mem~724_regout\);

\z8|mem~980\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1360\ = \z13|mem_initial~61\ & (\z8|mem~1359\ & (F1L851Q) # !\z8|mem~1359\ & \z8|mem~852_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1359\)
-- \z8|mem~980_regout\ = DFFEAS(\z8|mem~1360\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~852_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1359\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1360\,
	regout => \z8|mem~980_regout\);

\z8|mem~852\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2231\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L755Q) # !\z13|mem_initial~70\ & \z8|mem~596_regout\)
-- \z8|mem~852_regout\ = DFFEAS(\z8|mem~2231\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~596_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2231\,
	regout => \z8|mem~852_regout\);

\z8|mem~2232\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2232_combout\ = \z13|mem_initial~68\ & (\z8|mem~2231\ & \z8|mem~980_regout\ # !\z8|mem~2231\ & (\z8|mem~724_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~2231\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~980_regout\,
	datab => \z8|mem~724_regout\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~2231\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2232_combout\);

\z8|mem~2233\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2233_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~2230_combout\) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~2232_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2230_combout\,
	datad => \z8|mem~2232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2233_combout\);

\z8|mem~2236\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2236_combout\ = \z13|mem_initial~66\ & (\z8|mem~2233_combout\ & \z8|mem~2235\ # !\z8|mem~2233_combout\ & (\z8|mem~2401\)) # !\z13|mem_initial~66\ & (\z8|mem~2233_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2235\,
	datab => \z8|mem~2401\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~2233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2236_combout\);

\z8|mem~340\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2219\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~308_regout\ # !\z13|mem_initial~64_combout\ & (F1L275Q))
-- \z8|mem~340_regout\ = DFFEAS(\z8|mem~2219\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~308_regout\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2219\,
	regout => \z8|mem~340_regout\);

\z8|mem~404\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1362\ = \z13|mem_initial~55\ & (F1L339Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~372_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~404_regout\ = DFFEAS(\z8|mem~1362\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~372_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1362\,
	regout => \z8|mem~404_regout\);

\z8|mem~308\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1363\ = \z13|mem_initial~57_combout\ & (\z8|mem~1362\ & \z8|mem~340_regout\ # !\z8|mem~1362\ & (F1L243Q)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1362\)
-- \z8|mem~308_regout\ = DFFEAS(\z8|mem~1363\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~340_regout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1362\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1363\,
	regout => \z8|mem~308_regout\);

\z8|mem~372\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2220\ = \z13|mem_initial~66\ & (\z8|mem~2219\ & (F1L307Q) # !\z8|mem~2219\ & \z8|mem~404_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2219\)
-- \z8|mem~372_regout\ = DFFEAS(\z8|mem~2220\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~404_regout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~2219\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2220\,
	regout => \z8|mem~372_regout\);

\z8|mem~468\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2226\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~532_regout\ # !\z13|mem_initial~66\ & (F1L403Q))
-- \z8|mem~468_regout\ = DFFEAS(\z8|mem~2226\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~532_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2226\,
	regout => \z8|mem~468_regout\);

\z8|mem~436\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1369\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # F1L371Q) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~500_regout\)
-- \z8|mem~436_regout\ = DFFEAS(\z8|mem~1369\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(14),
	datad => \z8|mem~500_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1369\,
	regout => \z8|mem~436_regout\);

\z8|mem~532\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1370\ = \z13|mem_initial~55\ & (\z8|mem~1369\ & \z8|mem~468_regout\ # !\z8|mem~1369\ & (F1L467Q)) # !\z13|mem_initial~55\ & (\z8|mem~1369\)
-- \z8|mem~532_regout\ = DFFEAS(\z8|mem~1370\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~468_regout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1369\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1370\,
	regout => \z8|mem~532_regout\);

\z8|mem~500\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2227\ = \z13|mem_initial~64_combout\ & (\z8|mem~2226\ & (F1L435Q) # !\z8|mem~2226\ & \z8|mem~436_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2226\)
-- \z8|mem~500_regout\ = DFFEAS(\z8|mem~2227\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~436_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~2226\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2227\,
	regout => \z8|mem~500_regout\);

\z8|mem~212\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2221\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~276_regout\ # !\z13|mem_initial~66\ & (F1L147Q))
-- \z8|mem~212_regout\ = DFFEAS(\z8|mem~2221\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~276_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2221\,
	regout => \z8|mem~212_regout\);

\z8|mem~180\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1364\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L115Q) # !\z13|mem_initial~57_combout\ & \z8|mem~244_regout\)
-- \z8|mem~180_regout\ = DFFEAS(\z8|mem~1364\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~244_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1364\,
	regout => \z8|mem~180_regout\);

\z8|mem~276\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1365\ = \z13|mem_initial~55\ & (\z8|mem~1364\ & \z8|mem~212_regout\ # !\z8|mem~1364\ & (F1L211Q)) # !\z13|mem_initial~55\ & (\z8|mem~1364\)
-- \z8|mem~276_regout\ = DFFEAS(\z8|mem~1365\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~212_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1364\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1365\,
	regout => \z8|mem~276_regout\);

\z8|mem~244\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2222\ = \z13|mem_initial~64_combout\ & (\z8|mem~2221\ & (F1L179Q) # !\z8|mem~2221\ & \z8|mem~180_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2221\)
-- \z8|mem~244_regout\ = DFFEAS(\z8|mem~2222\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~180_regout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~2221\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2222\,
	regout => \z8|mem~244_regout\);

\z8|mem~116\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1366\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & F1L83Q & !\z13|mem_initial~55\
-- \z8|mem~116_regout\ = DFFEAS(\z8|mem~1366\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1366\,
	regout => \z8|mem~116_regout\);

\z8|mem~84\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2223\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~52_regout\ # !\z13|mem_initial~64_combout\ & (F1L51Q))
-- \z8|mem~84_regout\ = DFFEAS(\z8|mem~2223\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~52_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(14),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2223\,
	regout => \z8|mem~84_regout\);

\z8|mem~52\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1367\ = \z13|mem_initial~57_combout\ & (\z8|mem~1366\ & \z8|mem~84_regout\ # !\z8|mem~1366\ & (F1L19Q)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1366\)
-- \z8|mem~52_regout\ = DFFEAS(\z8|mem~1367\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~84_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(14),
	datad => \z8|mem~1366\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1367\,
	regout => \z8|mem~52_regout\);

\z8|mem~2224\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2224_combout\ = \z8|mem~2223\ & (\z8|mem~116_regout\ # !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~116_regout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~2223\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2224_combout\);

\z8|mem~2225\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2225_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~2222\ # !\z13|mem_initial~68\ & (\z8|mem~2224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2222\,
	datad => \z8|mem~2224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2225_combout\);

\z8|mem~2228\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2228_combout\ = \z13|mem_initial~70\ & (\z8|mem~2225_combout\ & (\z8|mem~2227\) # !\z8|mem~2225_combout\ & \z8|mem~2220\) # !\z13|mem_initial~70\ & (\z8|mem~2225_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2220\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2227\,
	datad => \z8|mem~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2228_combout\);

\z8|rd1[14]~42\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[14]~42_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2228_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2236_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2236_combout\,
	datad => \z8|mem~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[14]~42_combout\);

\z16|result~78\ : cyclone_lcell
-- Equation(s):
-- \z16|result~78_combout\ = \z8|rd1[14]~42_combout\ $ (\z4|y1[14]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[14]~42_combout\,
	datac => \z4|y1[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~78_combout\);

\rout1[11]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~47\ = \z13|mem_initial~46_combout\ & !\z12|pc_out\(4)
-- \rout1[11]~reg0_regout\ = DFFEAS(\z13|mem_initial~47\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~46_combout\,
	datad => \z12|pc_out\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~47\,
	regout => \rout1[11]~reg0_regout\);

\z8|mem~785\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2446\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L720Q) # !\z13|mem_initial~59\ & \z8|mem~657_regout\)
-- \z8|mem~785_regout\ = DFFEAS(\z8|mem~2446\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~657_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2446\,
	regout => \z8|mem~785_regout\);

\z8|mem~657\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2398\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~785_regout\) # !\z13|mem_initial~68\ & F1L592Q)
-- \z8|mem~657_regout\ = DFFEAS(\z8|mem~2398\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(11),
	datad => \z8|mem~785_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2398\,
	regout => \z8|mem~657_regout\);

\z8|mem~593\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1413\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~849_regout\ # !\z13|mem_initial~61\ & (F1L528Q))
-- \z8|mem~593_regout\ = DFFEAS(\z8|mem~1413\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~849_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1413\,
	regout => \z8|mem~593_regout\);

\z8|mem~977\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1414\ = \z13|mem_initial~59\ & (\z8|mem~1413\ & (F1L848Q) # !\z8|mem~1413\ & \z8|mem~721_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1413\)
-- \z8|mem~977_regout\ = DFFEAS(\z8|mem~1414\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~721_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(11),
	datad => \z8|mem~1413\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1414\,
	regout => \z8|mem~977_regout\);

\z8|mem~721\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2285\ = \z13|mem_initial~68\ & (F1L656Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~593_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~721_regout\ = DFFEAS(\z8|mem~2285\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~593_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2285\,
	regout => \z8|mem~721_regout\);

\z8|mem~849\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2286\ = \z13|mem_initial~70\ & (\z8|mem~2285\ & \z8|mem~977_regout\ # !\z8|mem~2285\ & (F1L752Q)) # !\z13|mem_initial~70\ & (\z8|mem~2285\)
-- \z8|mem~849_regout\ = DFFEAS(\z8|mem~2286\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~977_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2285\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2286\,
	regout => \z8|mem~849_regout\);

\z8|mem~625\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~625_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(11),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~625_regout\);

\z8|mem~753\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1410\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L688Q) # !\z13|mem_initial~59\ & \z8|mem~625_regout\)
-- \z8|mem~753_regout\ = DFFEAS(\z8|mem~1410\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~625_regout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1410\,
	regout => \z8|mem~753_regout\);

\z8|mem~881\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2288\ = \z13|mem_initial~70\ & (F1L784Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~625_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~881_regout\ = DFFEAS(\z8|mem~2288\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~625_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2288\,
	regout => \z8|mem~881_regout\);

\z8|mem~1009\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2289\ = \z13|mem_initial~68\ & (\z8|mem~2288\ & (F1L880Q) # !\z8|mem~2288\ & \z8|mem~753_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2288\)
-- \z8|mem~1009_regout\ = DFFEAS(\z8|mem~2289\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~753_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2288\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2289\,
	regout => \z8|mem~1009_regout\);

\z8|mem~1411\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1411_combout\ = \z8|mem~1410\ & (\z8|mem~1009_regout\ # !\z13|mem_initial~61\) # !\z8|mem~1410\ & \z13|mem_initial~61\ & \z8|mem~881_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1410\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~881_regout\,
	datad => \z8|mem~1009_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1411_combout\);

\z8|mem~561\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2283\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L496Q & !\z13|mem_initial~70\
-- \z8|mem~561_regout\ = DFFEAS(\z8|mem~2283\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2283\,
	regout => \z8|mem~561_regout\);

\z8|mem~945\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2284\ = \z13|mem_initial~68\ & (\z8|mem~2283\ & (F1L816Q) # !\z8|mem~2283\ & \z8|mem~689_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2283\)
-- \z8|mem~945_regout\ = DFFEAS(\z8|mem~2284\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~689_regout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2283\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2284\,
	regout => \z8|mem~945_regout\);

\z8|mem~689\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1408\ = \z13|mem_initial~59\ & (F1L624Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~561_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~689_regout\ = DFFEAS(\z8|mem~1408\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~561_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1408\,
	regout => \z8|mem~689_regout\);

\z8|mem~1409\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1409_combout\ = \z8|mem~1408\ & (\z8|mem~945_regout\ # !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~945_regout\,
	datad => \z8|mem~1408\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1409_combout\);

\z8|mem~1412\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1412_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1409_combout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1411_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1411_combout\,
	datad => \z8|mem~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1412_combout\);

\z8|mem~1415\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1415_combout\ = \z13|mem_initial~55\ & (\z8|mem~1412_combout\ & (\z8|mem~1414\) # !\z8|mem~1412_combout\ & \z8|mem~2446\) # !\z13|mem_initial~55\ & (\z8|mem~1412_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2446\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1414\,
	datad => \z8|mem~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1415_combout\);

\z8|mem~497\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1423\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~529_regout\ # !\z13|mem_initial~55\ & (F1L432Q))
-- \z8|mem~497_regout\ = DFFEAS(\z8|mem~1423\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~529_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1423\,
	regout => \z8|mem~497_regout\);

\z8|mem~433\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2280\ = \z13|mem_initial~64_combout\ & (F1L368Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~465_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~433_regout\ = DFFEAS(\z8|mem~2280\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~465_regout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2280\,
	regout => \z8|mem~433_regout\);

\z8|mem~529\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2281\ = \z13|mem_initial~66\ & (\z8|mem~2280\ & \z8|mem~497_regout\ # !\z8|mem~2280\ & (F1L464Q)) # !\z13|mem_initial~66\ & (\z8|mem~2280\)
-- \z8|mem~529_regout\ = DFFEAS(\z8|mem~2281\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~497_regout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2280\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2281\,
	regout => \z8|mem~529_regout\);

\z8|mem~465\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1424\ = \z13|mem_initial~57_combout\ & (\z8|mem~1423\ & (F1L400Q) # !\z8|mem~1423\ & \z8|mem~433_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1423\)
-- \z8|mem~465_regout\ = DFFEAS(\z8|mem~1424\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~433_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~1423\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1424\,
	regout => \z8|mem~465_regout\);

\z8|mem~241\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1416\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~273_regout\ # !\z13|mem_initial~55\ & (F1L176Q))
-- \z8|mem~241_regout\ = DFFEAS(\z8|mem~1416\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~273_regout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1416\,
	regout => \z8|mem~241_regout\);

\z8|mem~177\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2273\ = \z13|mem_initial~64_combout\ & (F1L112Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~209_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~177_regout\ = DFFEAS(\z8|mem~2273\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~209_regout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2273\,
	regout => \z8|mem~177_regout\);

\z8|mem~273\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2274\ = \z13|mem_initial~66\ & (\z8|mem~2273\ & \z8|mem~241_regout\ # !\z8|mem~2273\ & (F1L208Q)) # !\z13|mem_initial~66\ & (\z8|mem~2273\)
-- \z8|mem~273_regout\ = DFFEAS(\z8|mem~2274\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~241_regout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2273\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2274\,
	regout => \z8|mem~273_regout\);

\z8|mem~209\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1417\ = \z13|mem_initial~57_combout\ & (\z8|mem~1416\ & (F1L144Q) # !\z8|mem~1416\ & \z8|mem~177_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1416\)
-- \z8|mem~209_regout\ = DFFEAS(\z8|mem~1417\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~177_regout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~1416\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1417\,
	regout => \z8|mem~209_regout\);

\z8|mem~369\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1418\ = \z13|mem_initial~57_combout\ & (\z8|mem~305_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L304Q & !\z13|mem_initial~55\)
-- \z8|mem~369_regout\ = DFFEAS(\z8|mem~1418\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~305_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1418\,
	regout => \z8|mem~369_regout\);

\z8|mem~401\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2275\ = \z13|mem_initial~66\ & (F1L336Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~337_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~401_regout\ = DFFEAS(\z8|mem~2275\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~337_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2275\,
	regout => \z8|mem~401_regout\);

\z8|mem~305\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2276\ = \z13|mem_initial~64_combout\ & (\z8|mem~2275\ & \z8|mem~369_regout\ # !\z8|mem~2275\ & (F1L240Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2275\)
-- \z8|mem~305_regout\ = DFFEAS(\z8|mem~2276\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~369_regout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2275\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2276\,
	regout => \z8|mem~305_regout\);

\z8|mem~337\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1419\ = \z13|mem_initial~55\ & (\z8|mem~1418\ & (F1L272Q) # !\z8|mem~1418\ & \z8|mem~401_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1418\)
-- \z8|mem~337_regout\ = DFFEAS(\z8|mem~1419\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~401_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(11),
	datad => \z8|mem~1418\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1419\,
	regout => \z8|mem~337_regout\);

\z8|mem~81\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2277\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L48Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~81_regout\ = DFFEAS(\z8|mem~2277\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2277\,
	regout => \z8|mem~81_regout\);

\z8|mem~113\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1420\ = \z13|mem_initial~57_combout\ & (\z8|mem~49_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L80Q & !\z13|mem_initial~55\)
-- \z8|mem~113_regout\ = DFFEAS(\z8|mem~1420\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~49_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(11),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1420\,
	regout => \z8|mem~113_regout\);

\z8|mem~49\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2278\ = \z13|mem_initial~64_combout\ & (\z8|mem~2277\ & \z8|mem~113_regout\ # !\z8|mem~2277\ & (F1L16Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2277\)
-- \z8|mem~49_regout\ = DFFEAS(\z8|mem~2278\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~113_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(11),
	datad => \z8|mem~2277\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2278\,
	regout => \z8|mem~49_regout\);

\z8|mem~1421\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1421_combout\ = \z8|mem~1420\ & (\z8|mem~81_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~81_regout\,
	datad => \z8|mem~1420\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1421_combout\);

\z8|mem~1422\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1422_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1419\ # !\z13|mem_initial~61\ & (\z8|mem~1421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1419\,
	datad => \z8|mem~1421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1422_combout\);

\z8|mem~1425\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1425_combout\ = \z13|mem_initial~59\ & (\z8|mem~1422_combout\ & \z8|mem~1424\ # !\z8|mem~1422_combout\ & (\z8|mem~1417\)) # !\z13|mem_initial~59\ & (\z8|mem~1422_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1424\,
	datac => \z8|mem~1417\,
	datad => \z8|mem~1422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1425_combout\);

\z18|sram~593\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[11]~42\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1415_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1425_combout\))
-- \z18|sram~593_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1415_combout\,
	datad => \z8|mem~1425_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[11]~42\,
	regout => \z18|sram~593_regout\);

\z4|y1[11]~50\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[11]~50_combout\ = \z13|mem_initial~74\ & (\z13|mem_initial~47\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & \z13|mem_initial~47\ # !\z13|mem_initial~80\ & (\z8|rd2[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~47\,
	datad => \z8|rd2[11]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[11]~50_combout\);

\z16|result~75\ : cyclone_lcell
-- Equation(s):
-- \z16|result~75_combout\ = \z4|y1[11]~50_combout\ $ (\z8|mem~2387_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2387_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[11]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~75_combout\);

\z5|y1[10]~106\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~106_combout\ = \z17|Mux4~0_combout\ & (!\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z17|aluoper[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "222a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~106_combout\);

\z16|ShiftRight0~127\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~127_combout\ = \z4|y1[3]~43_combout\ & (\z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[3]~43_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~127_combout\);

\z16|ShiftLeft0~19\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~19_combout\ = \z4|y1[0]~40_combout\ & (\z8|mem~2361_combout\) # !\z4|y1[0]~40_combout\ & (\z8|mem~2362_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z8|mem~2362_combout\,
	datad => \z8|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~19_combout\);

\z16|ShiftLeft0~20\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~20_combout\ = \z4|y1[0]~40_combout\ & (\z8|mem~2363_combout\) # !\z4|y1[0]~40_combout\ & (\z8|mem~2383_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z8|mem~2383_combout\,
	datad => \z8|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~20_combout\);

\z16|ShiftLeft0~21\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~21_combout\ = \z4|y1[1]~41_combout\ & \z16|ShiftLeft0~19_combout\ # !\z4|y1[1]~41_combout\ & (\z16|ShiftLeft0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z16|ShiftLeft0~19_combout\,
	datad => \z16|ShiftLeft0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~21_combout\);

\z16|ShiftRight0~123\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~123_combout\ = \z4|y1[3]~43_combout\ & (!\z4|y1[2]~42_combout\) # !\z4|y1[3]~43_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~123_combout\);

\z8|mem~556\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1778\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L491Q & !\z13|mem_initial~59\)
-- \z8|mem~556_regout\ = DFFEAS(\z8|mem~1778\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1778\,
	regout => \z8|mem~556_regout\);

\z8|mem~684\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2157\ = \z13|mem_initial~68\ & (F1L619Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~556_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~684_regout\ = DFFEAS(\z8|mem~2157\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~556_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2157\,
	regout => \z8|mem~684_regout\);

\z8|mem~940\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2158\ = \z8|mem~2157\ & (F1L811Q # !\z13|mem_initial~70\)
-- \z8|mem~940_regout\ = DFFEAS(\z8|mem~2158\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2157\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2158\,
	regout => \z8|mem~940_regout\);

\z8|mem~1779\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1779_combout\ = \z8|mem~1778\ & (\z8|mem~940_regout\ # !\z13|mem_initial~59\) # !\z8|mem~1778\ & \z8|mem~684_regout\ & \z13|mem_initial~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~684_regout\,
	datab => \z8|mem~1778\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~940_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1779_combout\);

\z8|mem~588\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1783\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~716_regout\) # !\z13|mem_initial~59\ & F1L523Q)
-- \z8|mem~588_regout\ = DFFEAS(\z8|mem~1783\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~716_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1783\,
	regout => \z8|mem~588_regout\);

\z8|mem~972\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1784\ = \z13|mem_initial~61\ & (\z8|mem~1783\ & (F1L843Q) # !\z8|mem~1783\ & \z8|mem~844_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1783\)
-- \z8|mem~972_regout\ = DFFEAS(\z8|mem~1784\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~844_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1783\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1784\,
	regout => \z8|mem~972_regout\);

\z8|mem~844\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2159\ = \z13|mem_initial~70\ & (F1L747Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~588_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~844_regout\ = DFFEAS(\z8|mem~2159\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~588_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2159\,
	regout => \z8|mem~844_regout\);

\z8|mem~716\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2160\ = \z13|mem_initial~68\ & (\z8|mem~2159\ & \z8|mem~972_regout\ # !\z8|mem~2159\ & (F1L651Q)) # !\z13|mem_initial~68\ & (\z8|mem~2159\)
-- \z8|mem~716_regout\ = DFFEAS(\z8|mem~2160\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~972_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2159\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2160\,
	regout => \z8|mem~716_regout\);

\z8|mem~780\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2426\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L715Q) # !\z13|mem_initial~59\ & \z8|mem~652_regout\)
-- \z8|mem~780_regout\ = DFFEAS(\z8|mem~2426\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~652_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2426\,
	regout => \z8|mem~780_regout\);

\z8|mem~652\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2405\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~780_regout\) # !\z13|mem_initial~68\ & F1L587Q)
-- \z8|mem~652_regout\ = DFFEAS(\z8|mem~2405\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~780_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2405\,
	regout => \z8|mem~652_regout\);

\z8|mem~620\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1780\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~876_regout\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & F1L555Q
-- \z8|mem~620_regout\ = DFFEAS(\z8|mem~1780\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~876_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1780\,
	regout => \z8|mem~620_regout\);

\z8|mem~1004\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1781\ = \z13|mem_initial~59\ & (\z8|mem~1780\ & (F1L875Q) # !\z8|mem~1780\ & \z8|mem~748_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1780\)
-- \z8|mem~1004_regout\ = DFFEAS(\z8|mem~1781\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~748_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1780\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1781\,
	regout => \z8|mem~1004_regout\);

\z8|mem~748\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2162\ = \z13|mem_initial~68\ & (F1L683Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~620_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~748_regout\ = DFFEAS(\z8|mem~2162\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~620_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2162\,
	regout => \z8|mem~748_regout\);

\z8|mem~876\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2163\ = \z13|mem_initial~70\ & (\z8|mem~2162\ & \z8|mem~1004_regout\ # !\z8|mem~2162\ & (F1L779Q)) # !\z13|mem_initial~70\ & (\z8|mem~2162\)
-- \z8|mem~876_regout\ = DFFEAS(\z8|mem~2163\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1004_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2162\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2163\,
	regout => \z8|mem~876_regout\);

\z8|mem~1782\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1782_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~2426\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~1781\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~2426\,
	datad => \z8|mem~1781\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1782_combout\);

\z8|mem~1785\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1785_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1782_combout\ & (\z8|mem~1784\) # !\z8|mem~1782_combout\ & \z8|mem~1779_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1782_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1779_combout\,
	datac => \z8|mem~1784\,
	datad => \z8|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1785_combout\);

\z8|mem~300\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2147\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L235Q) # !\z13|mem_initial~64_combout\ & \z8|mem~332_regout\)
-- \z8|mem~300_regout\ = DFFEAS(\z8|mem~2147\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~332_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2147\,
	regout => \z8|mem~300_regout\);

\z8|mem~396\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2148\ = \z13|mem_initial~66\ & (\z8|mem~2147\ & \z8|mem~364_regout\ # !\z8|mem~2147\ & (F1L331Q)) # !\z13|mem_initial~66\ & (\z8|mem~2147\)
-- \z8|mem~396_regout\ = DFFEAS(\z8|mem~2148\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~364_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2147\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2148\,
	regout => \z8|mem~396_regout\);

\z8|mem~364\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1768\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (\z8|mem~396_regout\) # !\z13|mem_initial~55\ & F1L299Q)
-- \z8|mem~364_regout\ = DFFEAS(\z8|mem~1768\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~396_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1768\,
	regout => \z8|mem~364_regout\);

\z8|mem~332\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1769\ = \z13|mem_initial~57_combout\ & (\z8|mem~1768\ & (F1L267Q) # !\z8|mem~1768\ & \z8|mem~300_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1768\)
-- \z8|mem~332_regout\ = DFFEAS(\z8|mem~1769\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~300_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1768\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1769\,
	regout => \z8|mem~332_regout\);

\z8|mem~492\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1775\ = \z13|mem_initial~57_combout\ & (\z8|mem~428_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L427Q & !\z13|mem_initial~55\)
-- \z8|mem~492_regout\ = DFFEAS(\z8|mem~1775\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~428_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1775\,
	regout => \z8|mem~492_regout\);

\z8|mem~524\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2154\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L459Q) # !\z13|mem_initial~66\ & \z8|mem~460_regout\)
-- \z8|mem~524_regout\ = DFFEAS(\z8|mem~2154\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~460_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2154\,
	regout => \z8|mem~524_regout\);

\z8|mem~428\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2155\ = \z13|mem_initial~64_combout\ & (\z8|mem~2154\ & \z8|mem~492_regout\ # !\z8|mem~2154\ & (F1L363Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2154\)
-- \z8|mem~428_regout\ = DFFEAS(\z8|mem~2155\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~492_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2154\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2155\,
	regout => \z8|mem~428_regout\);

\z8|mem~460\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1776\ = \z13|mem_initial~55\ & (\z8|mem~1775\ & (F1L395Q) # !\z8|mem~1775\ & \z8|mem~524_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1775\)
-- \z8|mem~460_regout\ = DFFEAS(\z8|mem~1776\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~524_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1775\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1776\,
	regout => \z8|mem~460_regout\);

\z8|mem~236\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1770\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~172_regout\) # !\z13|mem_initial~57_combout\ & F1L171Q)
-- \z8|mem~236_regout\ = DFFEAS(\z8|mem~1770\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~172_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1770\,
	regout => \z8|mem~236_regout\);

\z8|mem~268\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2149\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & F1L203Q # !\z13|mem_initial~66\ & (\z8|mem~204_regout\))
-- \z8|mem~268_regout\ = DFFEAS(\z8|mem~2149\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~204_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2149\,
	regout => \z8|mem~268_regout\);

\z8|mem~172\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2150\ = \z13|mem_initial~64_combout\ & (\z8|mem~2149\ & \z8|mem~236_regout\ # !\z8|mem~2149\ & (F1L107Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2149\)
-- \z8|mem~172_regout\ = DFFEAS(\z8|mem~2150\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~236_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~2149\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2150\,
	regout => \z8|mem~172_regout\);

\z8|mem~204\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1771\ = \z13|mem_initial~55\ & (\z8|mem~1770\ & (F1L139Q) # !\z8|mem~1770\ & \z8|mem~268_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1770\)
-- \z8|mem~204_regout\ = DFFEAS(\z8|mem~1771\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~268_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1770\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1771\,
	regout => \z8|mem~204_regout\);

\z8|mem~44\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2151\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L11Q) # !\z13|mem_initial~64_combout\ & \z8|mem~76_regout\)
-- \z8|mem~44_regout\ = DFFEAS(\z8|mem~2151\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~76_regout\,
	datac => \z5|y1[6]~96\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2151\,
	regout => \z8|mem~44_regout\);

\z8|mem~108\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2152\ = \z8|mem~2151\ & (F1L75Q # !\z13|mem_initial~66\)
-- \z8|mem~108_regout\ = DFFEAS(\z8|mem~2152\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2151\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[6]~96\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2152\,
	regout => \z8|mem~108_regout\);

\z8|mem~1772\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1772_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~108_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~108_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1772_combout\);

\z8|mem~76\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1773\ = \z13|mem_initial~57_combout\ & (\z8|mem~1772_combout\ & (F1L43Q) # !\z8|mem~1772_combout\ & \z8|mem~44_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1772_combout\)
-- \z8|mem~76_regout\ = DFFEAS(\z8|mem~1773\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[6]~96\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~44_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[6]~96\,
	datad => \z8|mem~1772_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1773\,
	regout => \z8|mem~76_regout\);

\z8|mem~1774\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1774_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1771\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~1773\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1771\,
	datad => \z8|mem~1773\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1774_combout\);

\z8|mem~1777\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1777_combout\ = \z13|mem_initial~61\ & (\z8|mem~1774_combout\ & (\z8|mem~1776\) # !\z8|mem~1774_combout\ & \z8|mem~1769\) # !\z13|mem_initial~61\ & (\z8|mem~1774_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1769\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1776\,
	datad => \z8|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1777_combout\);

\z18|sram~620\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[6]~60\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1785_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1777_combout\))
-- \z18|sram~620_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1785_combout\,
	datac => \z8|mem~1777_combout\,
	datad => \z8|Equal1~1_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[6]~60\,
	regout => \z18|sram~620_regout\);

\z18|sram~1004\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1004_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1004_regout\);

\z18|sram~876\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1182\ = \z16|Mux28~11_combout\ & (P1L839Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~620_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~620_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1182\,
	regout => \z18|sram~876_regout\);

\z18|sram~748\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1183\ = \z16|Mux29~19_combout\ & (\z18|sram~1182\ & \z18|sram~1004_regout\ # !\z18|sram~1182\ & (P1L711Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1182\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1004_regout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1182\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1183\,
	regout => \z18|sram~748_regout\);

\z18|sram~940\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~940_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~940_regout\);

\z18|sram~556\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~556_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~556_regout\);

\z18|sram~812\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1186\ = \z16|Mux28~11_combout\ & (P1L775Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~556_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~556_regout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1186\,
	regout => \z18|sram~812_regout\);

\z18|sram~684\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1187\ = \z16|Mux29~19_combout\ & (\z18|sram~1186\ & \z18|sram~940_regout\ # !\z18|sram~1186\ & (P1L647Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1186\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~940_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1186\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1187\,
	regout => \z18|sram~684_regout\);

\z18|sram~972\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~972_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~972_regout\);

\z18|sram~588\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~588_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~588_regout\);

\z18|sram~716\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1184\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L679Q) # !\z16|Mux29~19_combout\ & \z18|sram~588_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~588_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1184\,
	regout => \z18|sram~716_regout\);

\z18|sram~844\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1185\ = \z16|Mux28~11_combout\ & (\z18|sram~1184\ & \z18|sram~972_regout\ # !\z18|sram~1184\ & (P1L807Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1184\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~972_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1184\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1185\,
	regout => \z18|sram~844_regout\);

\z18|sram~1188\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1188_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1185\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & \z18|sram~1187\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1187\,
	datad => \z18|sram~1185\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1188_combout\);

\z18|sram~1036\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1036_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1036_regout\);

\z18|sram~652\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~652_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~652_regout\);

\z18|sram~780\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1189\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L743Q) # !\z16|Mux29~19_combout\ & \z18|sram~652_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~652_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1189\,
	regout => \z18|sram~780_regout\);

\z18|sram~908\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1190\ = \z16|Mux28~11_combout\ & (\z18|sram~1189\ & \z18|sram~1036_regout\ # !\z18|sram~1189\ & (P1L871Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1189\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1036_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1189\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1190\,
	regout => \z18|sram~908_regout\);

\z18|sram~1191\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1191_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1188_combout\ & (\z18|sram~1190\) # !\z18|sram~1188_combout\ & \z18|sram~1183\) # !\z16|Mux30~12_combout\ & (\z18|sram~1188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1183\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1188_combout\,
	datad => \z18|sram~1190\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1191_combout\);

\z18|sram~396\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~396_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~396_regout\);

\z18|sram~300\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~300_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~300_regout\);

\z18|sram~332\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1192\ = \z16|Mux31~8_combout\ & (P1L295Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~300_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~300_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1192\,
	regout => \z18|sram~332_regout\);

\z18|sram~364\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1193\ = \z16|Mux30~12_combout\ & (\z18|sram~1192\ & \z18|sram~396_regout\ # !\z18|sram~1192\ & (P1L327Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1192\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~396_regout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1192\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1193\,
	regout => \z18|sram~364_regout\);

\z18|sram~524\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~524_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~524_regout\);

\z18|sram~428\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~428_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~428_regout\);

\z18|sram~492\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1199\ = \z16|Mux30~12_combout\ & (P1L455Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~428_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~428_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1199\,
	regout => \z18|sram~492_regout\);

\z18|sram~460\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1200\ = \z16|Mux31~8_combout\ & (\z18|sram~1199\ & \z18|sram~524_regout\ # !\z18|sram~1199\ & (P1L423Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1199\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~524_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1199\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1200\,
	regout => \z18|sram~460_regout\);

\z18|sram~268\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~268_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~268_regout\);

\z18|sram~172\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~172_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~172_regout\);

\z18|sram~236\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1194\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L199Q) # !\z16|Mux30~12_combout\ & \z18|sram~172_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~172_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1194\,
	regout => \z18|sram~236_regout\);

\z18|sram~204\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1195\ = \z16|Mux31~8_combout\ & (\z18|sram~1194\ & \z18|sram~268_regout\ # !\z18|sram~1194\ & (P1L167Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1194\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~268_regout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1194\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1195\,
	regout => \z18|sram~204_regout\);

\z18|sram~140\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~140_regout\ = DFFEAS(\z8|rd2[6]~60\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[6]~60\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~140_regout\);

\z18|sram~44\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~44_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[6]~60\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[6]~60\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~44_regout\);

\z18|sram~76\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1196\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L39Q) # !\z16|Mux31~8_combout\ & \z18|sram~44_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~44_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1196\,
	regout => \z18|sram~76_regout\);

\z18|sram~108\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1197\ = \z16|Mux30~12_combout\ & (\z18|sram~1196\ & \z18|sram~140_regout\ # !\z18|sram~1196\ & (P1L71Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1196\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~140_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[6]~60\,
	datad => \z18|sram~1196\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1197\,
	regout => \z18|sram~108_regout\);

\z18|sram~1198\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1198_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1195\ # !\z16|Mux29~19_combout\ & (\z18|sram~1197\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1195\,
	datad => \z18|sram~1197\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1198_combout\);

\z18|sram~1201\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1201_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1198_combout\ & (\z18|sram~1200\) # !\z18|sram~1198_combout\ & \z18|sram~1193\) # !\z16|Mux28~11_combout\ & (\z18|sram~1198_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1193\,
	datab => \z18|sram~1200\,
	datac => \z16|Mux28~11_combout\,
	datad => \z18|sram~1198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1201_combout\);

\z5|y1[6]~88\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~88_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1191_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1191_combout\,
	datad => \z18|sram~1201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~88_combout\);

\z5|y1[5]~82\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~82_combout\ = \z17|Mux1~6_combout\ & \z17|Mux3~24_combout\ & \z17|Mux0~0_combout\ # !\z5|y1[29]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "80ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z17|Mux3~24_combout\,
	datac => \z17|Mux0~0_combout\,
	datad => \z5|y1[29]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~82_combout\);

\z5|y1[5]~62\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~62_combout\ = \z12|pc_out\(1) & (\z12|pc_out\(0) & \z12|pc_out\(2) # !\z12|pc_out\(0) & (\z12|pc_out\(3))) # !\z12|pc_out\(1) & (\z12|pc_out\(3) # !\z12|pc_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8f5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(2),
	datab => \z12|pc_out\(0),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~62_combout\);

\z5|y1[5]~297\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~297_combout\ = \z12|pc_out\(4) # \z5|y1[5]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datac => \z5|y1[5]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~297_combout\);

\z8|mem~2161\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2161_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~2158\ # !\z13|mem_initial~64_combout\ & (\z8|mem~2160\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2158\,
	datad => \z8|mem~2160\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2161_combout\);

\z8|mem~2164\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2164_combout\ = \z8|mem~2161_combout\ & (\z8|mem~2163\ # !\z13|mem_initial~66\) # !\z8|mem~2161_combout\ & \z13|mem_initial~66\ & \z8|mem~2405\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2161_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2405\,
	datad => \z8|mem~2163\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2164_combout\);

\z8|rd1[6]~38\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[6]~38_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2156_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2156_combout\,
	datad => \z8|mem~2164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[6]~38_combout\);

\z16|Add0~169\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~169_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1785_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1777_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1777_combout\,
	datac => \z4|y1[4]~72_combout\,
	datad => \z8|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~169_combout\);

\z16|Add0~170\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~170_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z16|Add0~169_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z16|Add0~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "030e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z16|Add0~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~170_combout\);

\z16|Add0~167\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~167_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[4]~44_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[4]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "003e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~167_combout\);

\z8|rd1[3]~33\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[3]~33_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2174_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2182_combout\,
	datad => \z8|mem~2174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[3]~33_combout\);

\z16|Add0~97\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~97_combout\ = \z8|rd1[2]~32_combout\ $ \z16|Add0~161_combout\ $ (!\z16|Add0~166_cout\ & \z16|Add0~102\) # (\z16|Add0~166_cout\ & \z16|Add0~102COUT1_229\)
-- \z16|Add0~98\ = CARRY(\z8|rd1[2]~32_combout\ & !\z16|Add0~161_combout\ & !\z16|Add0~102\ # !\z8|rd1[2]~32_combout\ & (!\z16|Add0~102\ # !\z16|Add0~161_combout\))
-- \z16|Add0~98COUT1_231\ = CARRY(\z8|rd1[2]~32_combout\ & !\z16|Add0~161_combout\ & !\z16|Add0~102COUT1_229\ # !\z8|rd1[2]~32_combout\ & (!\z16|Add0~102COUT1_229\ # !\z16|Add0~161_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[2]~32_combout\,
	datab => \z16|Add0~161_combout\,
	cin => \z16|Add0~166_cout\,
	cin0 => \z16|Add0~102\,
	cin1 => \z16|Add0~102COUT1_229\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~97_combout\,
	cout0 => \z16|Add0~98\,
	cout1 => \z16|Add0~98COUT1_231\);

\z16|Add0~99\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~99_combout\ = \z16|Add0~162_combout\ $ \z8|rd1[3]~33_combout\ $ !(!\z16|Add0~166_cout\ & \z16|Add0~98\) # (\z16|Add0~166_cout\ & \z16|Add0~98COUT1_231\)
-- \z16|Add0~100\ = CARRY(\z16|Add0~162_combout\ & (\z8|rd1[3]~33_combout\ # !\z16|Add0~98\) # !\z16|Add0~162_combout\ & \z8|rd1[3]~33_combout\ & !\z16|Add0~98\)
-- \z16|Add0~100COUT1_233\ = CARRY(\z16|Add0~162_combout\ & (\z8|rd1[3]~33_combout\ # !\z16|Add0~98COUT1_231\) # !\z16|Add0~162_combout\ & \z8|rd1[3]~33_combout\ & !\z16|Add0~98COUT1_231\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~162_combout\,
	datab => \z8|rd1[3]~33_combout\,
	cin => \z16|Add0~166_cout\,
	cin0 => \z16|Add0~98\,
	cin1 => \z16|Add0~98COUT1_231\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~99_combout\,
	cout0 => \z16|Add0~100\,
	cout1 => \z16|Add0~100COUT1_233\);

\z16|Add0~105\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~105_combout\ = \z8|rd1[4]~36_combout\ $ \z16|Add0~167_combout\ $ (!\z16|Add0~166_cout\ & \z16|Add0~100\) # (\z16|Add0~166_cout\ & \z16|Add0~100COUT1_233\)
-- \z16|Add0~106\ = CARRY(\z8|rd1[4]~36_combout\ & !\z16|Add0~167_combout\ & !\z16|Add0~100COUT1_233\ # !\z8|rd1[4]~36_combout\ & (!\z16|Add0~100COUT1_233\ # !\z16|Add0~167_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[4]~36_combout\,
	datab => \z16|Add0~167_combout\,
	cin => \z16|Add0~166_cout\,
	cin0 => \z16|Add0~100\,
	cin1 => \z16|Add0~100COUT1_233\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~105_combout\,
	cout => \z16|Add0~106\);

\z8|mem~779\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2441\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L714Q) # !\z13|mem_initial~59\ & \z8|mem~651_regout\)
-- \z8|mem~779_regout\ = DFFEAS(\z8|mem~2441\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~651_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2441\,
	regout => \z8|mem~779_regout\);

\z8|mem~651\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2410\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~779_regout\ # !\z13|mem_initial~68\ & (F1L586Q))
-- \z8|mem~651_regout\ = DFFEAS(\z8|mem~2410\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4450",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~779_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2410\,
	regout => \z8|mem~651_regout\);

\z8|mem~587\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1503\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (\z8|mem~843_regout\) # !\z13|mem_initial~61\ & F1L522Q)
-- \z8|mem~587_regout\ = DFFEAS(\z8|mem~1503\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~843_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1503\,
	regout => \z8|mem~587_regout\);

\z8|mem~971\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1504\ = \z13|mem_initial~59\ & (\z8|mem~1503\ & (F1L842Q) # !\z8|mem~1503\ & \z8|mem~715_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1503\)
-- \z8|mem~971_regout\ = DFFEAS(\z8|mem~1504\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~715_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~1503\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1504\,
	regout => \z8|mem~971_regout\);

\z8|mem~715\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2069\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & F1L650Q # !\z13|mem_initial~68\ & (\z8|mem~587_regout\))
-- \z8|mem~715_regout\ = DFFEAS(\z8|mem~2069\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~587_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2069\,
	regout => \z8|mem~715_regout\);

\z8|mem~843\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2070\ = \z13|mem_initial~70\ & (\z8|mem~2069\ & \z8|mem~971_regout\ # !\z8|mem~2069\ & (F1L746Q)) # !\z13|mem_initial~70\ & (\z8|mem~2069\)
-- \z8|mem~843_regout\ = DFFEAS(\z8|mem~2070\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~971_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~2069\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2070\,
	regout => \z8|mem~843_regout\);

\z8|mem~619\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~619_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[5]~87\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~619_regout\);

\z8|mem~875\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2072\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L778Q) # !\z13|mem_initial~70\ & \z8|mem~619_regout\)
-- \z8|mem~875_regout\ = DFFEAS(\z8|mem~2072\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~619_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2072\,
	regout => \z8|mem~875_regout\);

\z8|mem~747\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1500\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & F1L682Q # !\z13|mem_initial~59\ & (\z8|mem~619_regout\))
-- \z8|mem~747_regout\ = DFFEAS(\z8|mem~1500\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~619_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1500\,
	regout => \z8|mem~747_regout\);

\z8|mem~1003\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1501\ = \z13|mem_initial~61\ & (\z8|mem~1500\ & (F1L874Q) # !\z8|mem~1500\ & \z8|mem~875_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1500\)
-- \z8|mem~1003_regout\ = DFFEAS(\z8|mem~1501\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~875_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~1500\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1501\,
	regout => \z8|mem~1003_regout\);

\z8|mem~555\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2067\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (F1L490Q & !\z13|mem_initial~70\)
-- \z8|mem~555_regout\ = DFFEAS(\z8|mem~2067\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2067\,
	regout => \z8|mem~555_regout\);

\z8|mem~683\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1498\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L618Q) # !\z13|mem_initial~59\ & \z8|mem~555_regout\)
-- \z8|mem~683_regout\ = DFFEAS(\z8|mem~1498\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~555_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1498\,
	regout => \z8|mem~683_regout\);

\z8|mem~939\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2068\ = \z13|mem_initial~68\ & (\z8|mem~2067\ & (F1L810Q) # !\z8|mem~2067\ & \z8|mem~683_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2067\)
-- \z8|mem~939_regout\ = DFFEAS(\z8|mem~2068\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~683_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~2067\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2068\,
	regout => \z8|mem~939_regout\);

\z8|mem~1499\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1499_combout\ = \z8|mem~1498\ & (\z8|mem~939_regout\ # !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1498\,
	datad => \z8|mem~939_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1499_combout\);

\z8|mem~1502\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1502_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~1499_combout\) # !\z13|mem_initial~57_combout\ & \z8|mem~1501\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~1501\,
	datad => \z8|mem~1499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1502_combout\);

\z8|mem~1505\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1505_combout\ = \z13|mem_initial~55\ & (\z8|mem~1502_combout\ & (\z8|mem~1504\) # !\z8|mem~1502_combout\ & \z8|mem~2441\) # !\z13|mem_initial~55\ & (\z8|mem~1502_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2441\,
	datac => \z8|mem~1504\,
	datad => \z8|mem~1502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1505_combout\);

\z8|mem~491\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1513\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~523_regout\ # !\z13|mem_initial~55\ & (F1L426Q))
-- \z8|mem~491_regout\ = DFFEAS(\z8|mem~1513\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~523_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1513\,
	regout => \z8|mem~491_regout\);

\z8|mem~427\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2064\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & F1L362Q # !\z13|mem_initial~64_combout\ & (\z8|mem~459_regout\))
-- \z8|mem~427_regout\ = DFFEAS(\z8|mem~2064\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~459_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2064\,
	regout => \z8|mem~427_regout\);

\z8|mem~523\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2065\ = \z13|mem_initial~66\ & (\z8|mem~2064\ & \z8|mem~491_regout\ # !\z8|mem~2064\ & (F1L458Q)) # !\z13|mem_initial~66\ & (\z8|mem~2064\)
-- \z8|mem~523_regout\ = DFFEAS(\z8|mem~2065\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~491_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~2064\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2065\,
	regout => \z8|mem~523_regout\);

\z8|mem~459\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1514\ = \z13|mem_initial~57_combout\ & (\z8|mem~1513\ & (F1L394Q) # !\z8|mem~1513\ & \z8|mem~427_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1513\)
-- \z8|mem~459_regout\ = DFFEAS(\z8|mem~1514\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~427_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~1513\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1514\,
	regout => \z8|mem~459_regout\);

\z8|mem~171\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2057\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L106Q) # !\z13|mem_initial~64_combout\ & \z8|mem~203_regout\)
-- \z8|mem~171_regout\ = DFFEAS(\z8|mem~2057\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~203_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2057\,
	regout => \z8|mem~171_regout\);

\z8|mem~203\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1507\ = \z8|mem~1506\ & (F1L138Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1506\ & \z8|mem~171_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~203_regout\ = DFFEAS(\z8|mem~1507\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1506\,
	datab => \z8|mem~171_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1507\,
	regout => \z8|mem~203_regout\);

\z8|mem~235\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1506\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (\z8|mem~267_regout\) # !\z13|mem_initial~55\ & F1L170Q)
-- \z8|mem~235_regout\ = DFFEAS(\z8|mem~1506\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~267_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1506\,
	regout => \z8|mem~235_regout\);

\z8|mem~267\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2058\ = \z8|mem~2057\ & (\z8|mem~235_regout\ # !\z13|mem_initial~66\) # !\z8|mem~2057\ & (F1L202Q & \z13|mem_initial~66\)
-- \z8|mem~267_regout\ = DFFEAS(\z8|mem~2058\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2057\,
	datab => \z8|mem~235_regout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2058\,
	regout => \z8|mem~267_regout\);

\z8|mem~75\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2061\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L42Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~75_regout\ = DFFEAS(\z8|mem~2061\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2061\,
	regout => \z8|mem~75_regout\);

\z8|mem~107\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1510\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~43_regout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & F1L74Q
-- \z8|mem~107_regout\ = DFFEAS(\z8|mem~1510\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~43_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1510\,
	regout => \z8|mem~107_regout\);

\z8|mem~43\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2062\ = \z13|mem_initial~64_combout\ & (\z8|mem~2061\ & \z8|mem~107_regout\ # !\z8|mem~2061\ & (F1L10Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2061\)
-- \z8|mem~43_regout\ = DFFEAS(\z8|mem~2062\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~107_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~2061\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2062\,
	regout => \z8|mem~43_regout\);

\z8|mem~1511\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1511_combout\ = \z8|mem~1510\ & (\z8|mem~75_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~75_regout\,
	datad => \z8|mem~1510\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1511_combout\);

\z8|mem~363\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1508\ = \z13|mem_initial~57_combout\ & (\z8|mem~299_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L298Q & !\z13|mem_initial~55\)
-- \z8|mem~363_regout\ = DFFEAS(\z8|mem~1508\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~299_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1508\,
	regout => \z8|mem~363_regout\);

\z8|mem~395\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2059\ = \z13|mem_initial~66\ & (F1L330Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~331_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~395_regout\ = DFFEAS(\z8|mem~2059\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~331_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2059\,
	regout => \z8|mem~395_regout\);

\z8|mem~299\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2060\ = \z8|mem~2059\ & (\z8|mem~363_regout\ # !\z13|mem_initial~64_combout\) # !\z8|mem~2059\ & (F1L234Q & \z13|mem_initial~64_combout\)
-- \z8|mem~299_regout\ = DFFEAS(\z8|mem~2060\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~363_regout\,
	datab => \z8|mem~2059\,
	datac => \z5|y1[5]~87\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2060\,
	regout => \z8|mem~299_regout\);

\z8|mem~331\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1509\ = \z13|mem_initial~55\ & (\z8|mem~1508\ & (F1L266Q) # !\z8|mem~1508\ & \z8|mem~395_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1508\)
-- \z8|mem~331_regout\ = DFFEAS(\z8|mem~1509\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[5]~87\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~395_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[5]~87\,
	datad => \z8|mem~1508\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1509\,
	regout => \z8|mem~331_regout\);

\z8|mem~1512\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1512_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (\z8|mem~1509\) # !\z13|mem_initial~61\ & \z8|mem~1511_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1511_combout\,
	datad => \z8|mem~1509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1512_combout\);

\z8|mem~1515\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1515_combout\ = \z13|mem_initial~59\ & (\z8|mem~1512_combout\ & \z8|mem~1514\ # !\z8|mem~1512_combout\ & (\z8|mem~1507\)) # !\z13|mem_initial~59\ & (\z8|mem~1512_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1514\,
	datac => \z8|mem~1507\,
	datad => \z8|mem~1512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1515_combout\);

\z18|sram~587\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[5]~47\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1505_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1515_combout\))
-- \z18|sram~587_regout\ = DFFEAS(\z8|rd2[5]~47\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1505_combout\,
	datad => \z8|mem~1515_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[5]~47\,
	regout => \z18|sram~587_regout\);

\z4|y1[5]~55\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[5]~55_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~45_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~45_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[5]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~45_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[5]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[5]~55_combout\);

\z5|y1[5]~84\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~84_combout\ = \z8|rd1[5]~37_combout\ $ !\z4|y1[5]~55_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f77f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z8|rd1[5]~37_combout\,
	datad => \z4|y1[5]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~84_combout\);

\z16|Add0~168\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~168_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[5]~55_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[5]~55_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0706",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z4|y1[5]~55_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~168_combout\);

\z16|Add0~107\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~107_combout\ = \z8|rd1[5]~37_combout\ $ \z16|Add0~168_combout\ $ !\z16|Add0~106\
-- \z16|Add0~108\ = CARRY(\z8|rd1[5]~37_combout\ & (\z16|Add0~168_combout\ # !\z16|Add0~106\) # !\z8|rd1[5]~37_combout\ & \z16|Add0~168_combout\ & !\z16|Add0~106\)
-- \z16|Add0~108COUT1_235\ = CARRY(\z8|rd1[5]~37_combout\ & (\z16|Add0~168_combout\ # !\z16|Add0~106\) # !\z8|rd1[5]~37_combout\ & \z16|Add0~168_combout\ & !\z16|Add0~106\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[5]~37_combout\,
	datab => \z16|Add0~168_combout\,
	cin => \z16|Add0~106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~107_combout\,
	cout0 => \z16|Add0~108\,
	cout1 => \z16|Add0~108COUT1_235\);

\z5|y1[5]~85\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~85_combout\ = \z5|y1[5]~82_combout\ & (\z5|y1[5]~297_combout\ & (\z16|Add0~107_combout\) # !\z5|y1[5]~297_combout\ & !\z5|y1[5]~84_combout\) # !\z5|y1[5]~82_combout\ & !\z5|y1[5]~297_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9b13",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~82_combout\,
	datab => \z5|y1[5]~297_combout\,
	datac => \z5|y1[5]~84_combout\,
	datad => \z16|Add0~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~85_combout\);

\z16|ShiftLeft0~39\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~39_combout\ = !\z4|y1[3]~43_combout\ & (\z4|y1[2]~42_combout\ & (!\z4|y1[1]~41_combout\) # !\z4|y1[2]~42_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "003a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~39_combout\);

\z8|mem~2063\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2063_combout\ = \z13|mem_initial~70\ & (\z8|mem~2060\ # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & (!\z13|mem_initial~68\ & \z8|mem~2062\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~2060\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~2062\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2063_combout\);

\z8|mem~2066\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2066_combout\ = \z13|mem_initial~68\ & (\z8|mem~2063_combout\ & (\z8|mem~2065\) # !\z8|mem~2063_combout\ & \z8|mem~2058\) # !\z13|mem_initial~68\ & (\z8|mem~2063_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2058\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2065\,
	datad => \z8|mem~2063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2066_combout\);

\z8|mem~2377\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2377_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2066_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2066_combout\) # !\z12|pc_out\(4) & \z8|mem~2074_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2074_combout\,
	datad => \z8|mem~2066_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2377_combout\);

\z16|ShiftLeft0~36\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~36_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2383_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2383_combout\,
	datac => \z8|mem~2377_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~36_combout\);

\z16|ShiftLeft0~37\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~37_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~26_combout\ # \z16|ShiftLeft0~31_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efe0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~26_combout\,
	datab => \z16|ShiftLeft0~31_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftLeft0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~37_combout\);

\z16|ShiftLeft0~38\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~38_combout\ = \z4|y1[2]~42_combout\ & \z8|Equal0~1_combout\ & (\z16|ShiftLeft0~19_combout\) # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~37_combout\,
	datad => \z16|ShiftLeft0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~38_combout\);

\z16|ShiftLeft0~40\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~40_combout\ = \z16|ShiftLeft0~39_combout\ & \z16|ShiftLeft0~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z16|ShiftLeft0~39_combout\,
	datad => \z16|ShiftLeft0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~40_combout\);

\z5|y1[5]~83\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~83_combout\ = !\z5|y1[5]~82_combout\ & (!\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z5|y1[5]~297_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "010f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~44_combout\,
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z5|y1[5]~82_combout\,
	datad => \z5|y1[5]~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~83_combout\);

\z16|result~5\ : cyclone_lcell
-- Equation(s):
-- \z16|result~5_combout\ = \z4|y1[5]~55_combout\ & (\z8|rd1[5]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[5]~55_combout\,
	datad => \z8|rd1[5]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~5_combout\);

\z16|result~37\ : cyclone_lcell
-- Equation(s):
-- \z16|result~37_combout\ = \z4|y1[5]~55_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2377_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2377_combout\,
	datad => \z4|y1[5]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~37_combout\);

\z5|y1[5]~80\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~80_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & !\z16|result~37_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~37_combout\)) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3319",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z16|result~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~80_combout\);

\z5|y1[5]~79\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~79_combout\ = !\z5|y1[5]~78_combout\ & (!\z16|ShiftLeft0~17_combout\ # !\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1155",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~79_combout\);

\z16|ShiftRight0~42\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~42_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2318_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2326_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2326_combout\,
	datad => \z8|mem~2318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~42_combout\);

\z8|mem~368\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1714\ = \z13|mem_initial~55\ & (\z8|mem~400_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L303Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~368_regout\ = DFFEAS(\z8|mem~1714\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~400_regout\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1714\,
	regout => \z8|mem~368_regout\);

\z8|mem~304\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2291\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L239Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~336_regout\)
-- \z8|mem~304_regout\ = DFFEAS(\z8|mem~2291\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(10),
	datad => \z8|mem~336_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2291\,
	regout => \z8|mem~304_regout\);

\z8|mem~400\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2292\ = \z13|mem_initial~66\ & (\z8|mem~2291\ & \z8|mem~368_regout\ # !\z8|mem~2291\ & (F1L335Q)) # !\z13|mem_initial~66\ & (\z8|mem~2291\)
-- \z8|mem~400_regout\ = DFFEAS(\z8|mem~2292\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~368_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2291\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2292\,
	regout => \z8|mem~400_regout\);

\z8|mem~336\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1715\ = \z13|mem_initial~57_combout\ & (\z8|mem~1714\ & (F1L271Q) # !\z8|mem~1714\ & \z8|mem~304_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1714\)
-- \z8|mem~336_regout\ = DFFEAS(\z8|mem~1715\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~304_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1714\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1715\,
	regout => \z8|mem~336_regout\);

\z8|mem~48\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2295\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L15Q) # !\z13|mem_initial~64_combout\ & \z8|mem~80_regout\)
-- \z8|mem~48_regout\ = DFFEAS(\z8|mem~2295\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~80_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2295\,
	regout => \z8|mem~48_regout\);

\z8|mem~112\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2296\ = \z8|mem~2295\ & (F1L79Q # !\z13|mem_initial~66\)
-- \z8|mem~112_regout\ = DFFEAS(\z8|mem~2296\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2295\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2296\,
	regout => \z8|mem~112_regout\);

\z8|mem~1718\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1718_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & \z8|mem~112_regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z8|mem~112_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1718_combout\);

\z8|mem~80\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1719\ = \z13|mem_initial~57_combout\ & (\z8|mem~1718_combout\ & (F1L47Q) # !\z8|mem~1718_combout\ & \z8|mem~48_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1718_combout\)
-- \z8|mem~80_regout\ = DFFEAS(\z8|mem~1719\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~48_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1718_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1719\,
	regout => \z8|mem~80_regout\);

\z8|mem~240\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1716\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~176_regout\) # !\z13|mem_initial~57_combout\ & F1L175Q)
-- \z8|mem~240_regout\ = DFFEAS(\z8|mem~1716\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~176_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1716\,
	regout => \z8|mem~240_regout\);

\z8|mem~272\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2293\ = \z13|mem_initial~66\ & (F1L207Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~208_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~272_regout\ = DFFEAS(\z8|mem~2293\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~208_regout\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2293\,
	regout => \z8|mem~272_regout\);

\z8|mem~176\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2294\ = \z13|mem_initial~64_combout\ & (\z8|mem~2293\ & \z8|mem~240_regout\ # !\z8|mem~2293\ & (F1L111Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2293\)
-- \z8|mem~176_regout\ = DFFEAS(\z8|mem~2294\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~240_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2293\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2294\,
	regout => \z8|mem~176_regout\);

\z8|mem~208\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1717\ = \z13|mem_initial~55\ & (\z8|mem~1716\ & (F1L143Q) # !\z8|mem~1716\ & \z8|mem~272_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1716\)
-- \z8|mem~208_regout\ = DFFEAS(\z8|mem~1717\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~272_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1716\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1717\,
	regout => \z8|mem~208_regout\);

\z8|mem~1720\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1720_combout\ = \z13|mem_initial~59\ & (\z8|mem~1717\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~1719\ & (!\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1719\,
	datab => \z8|mem~1717\,
	datac => \z13|mem_initial~59\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1720_combout\);

\z8|mem~496\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1721\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~432_regout\ # !\z13|mem_initial~57_combout\ & (F1L431Q))
-- \z8|mem~496_regout\ = DFFEAS(\z8|mem~1721\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~432_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1721\,
	regout => \z8|mem~496_regout\);

\z8|mem~464\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1722\ = \z13|mem_initial~55\ & (\z8|mem~1721\ & (F1L399Q) # !\z8|mem~1721\ & \z8|mem~528_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1721\)
-- \z8|mem~464_regout\ = DFFEAS(\z8|mem~1722\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~528_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1721\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1722\,
	regout => \z8|mem~464_regout\);

\z8|mem~1723\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1723_combout\ = \z13|mem_initial~61\ & (\z8|mem~1720_combout\ & (\z8|mem~1722\) # !\z8|mem~1720_combout\ & \z8|mem~1715\) # !\z13|mem_initial~61\ & (\z8|mem~1720_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1715\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1720_combout\,
	datad => \z8|mem~1722\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1723_combout\);

\z8|mem~592\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1729\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~720_regout\ # !\z13|mem_initial~59\ & (F1L527Q))
-- \z8|mem~592_regout\ = DFFEAS(\z8|mem~1729\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~720_regout\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1729\,
	regout => \z8|mem~592_regout\);

\z8|mem~976\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1730\ = \z13|mem_initial~61\ & (\z8|mem~1729\ & (F1L847Q) # !\z8|mem~1729\ & \z8|mem~848_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1729\)
-- \z8|mem~976_regout\ = DFFEAS(\z8|mem~1730\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~848_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1729\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1730\,
	regout => \z8|mem~976_regout\);

\z8|mem~848\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2303\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L751Q) # !\z13|mem_initial~70\ & \z8|mem~592_regout\)
-- \z8|mem~848_regout\ = DFFEAS(\z8|mem~2303\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~592_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2303\,
	regout => \z8|mem~848_regout\);

\z8|mem~720\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2304\ = \z13|mem_initial~68\ & (\z8|mem~2303\ & \z8|mem~976_regout\ # !\z8|mem~2303\ & (F1L655Q)) # !\z13|mem_initial~68\ & (\z8|mem~2303\)
-- \z8|mem~720_regout\ = DFFEAS(\z8|mem~2304\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~976_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2303\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2304\,
	regout => \z8|mem~720_regout\);

\z8|mem~560\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1724\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & F1L495Q & !\z13|mem_initial~61\
-- \z8|mem~560_regout\ = DFFEAS(\z8|mem~1724\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1724\,
	regout => \z8|mem~560_regout\);

\z8|mem~688\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2301\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L623Q) # !\z13|mem_initial~68\ & \z8|mem~560_regout\)
-- \z8|mem~688_regout\ = DFFEAS(\z8|mem~2301\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~560_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2301\,
	regout => \z8|mem~688_regout\);

\z8|mem~944\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2302\ = \z8|mem~2301\ & (F1L815Q # !\z13|mem_initial~70\)
-- \z8|mem~944_regout\ = DFFEAS(\z8|mem~2302\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2301\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2302\,
	regout => \z8|mem~944_regout\);

\z8|mem~1725\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1725_combout\ = \z13|mem_initial~59\ & (\z8|mem~1724\ & (\z8|mem~944_regout\) # !\z8|mem~1724\ & \z8|mem~688_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1724\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~688_regout\,
	datab => \z8|mem~944_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1724\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1725_combout\);

\z8|mem~784\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2429\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L719Q) # !\z13|mem_initial~59\ & \z8|mem~656_regout\)
-- \z8|mem~784_regout\ = DFFEAS(\z8|mem~2429\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~656_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2429\,
	regout => \z8|mem~784_regout\);

\z8|mem~656\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2397\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~784_regout\ # !\z13|mem_initial~68\ & (F1L591Q))
-- \z8|mem~656_regout\ = DFFEAS(\z8|mem~2397\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~784_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2397\,
	regout => \z8|mem~656_regout\);

\z8|mem~624\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1726\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~880_regout\ # !\z13|mem_initial~61\ & (F1L559Q))
-- \z8|mem~624_regout\ = DFFEAS(\z8|mem~1726\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~880_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1726\,
	regout => \z8|mem~624_regout\);

\z8|mem~1008\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1727\ = \z13|mem_initial~59\ & (\z8|mem~1726\ & (F1L879Q) # !\z8|mem~1726\ & \z8|mem~752_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1726\)
-- \z8|mem~1008_regout\ = DFFEAS(\z8|mem~1727\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~752_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~1726\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1727\,
	regout => \z8|mem~1008_regout\);

\z8|mem~752\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2306\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L687Q) # !\z13|mem_initial~68\ & \z8|mem~624_regout\)
-- \z8|mem~752_regout\ = DFFEAS(\z8|mem~2306\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~624_regout\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2306\,
	regout => \z8|mem~752_regout\);

\z8|mem~880\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2307\ = \z13|mem_initial~70\ & (\z8|mem~2306\ & \z8|mem~1008_regout\ # !\z8|mem~2306\ & (F1L783Q)) # !\z13|mem_initial~70\ & (\z8|mem~2306\)
-- \z8|mem~880_regout\ = DFFEAS(\z8|mem~2307\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1008_regout\,
	datac => \z5|y1\(10),
	datad => \z8|mem~2306\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2307\,
	regout => \z8|mem~880_regout\);

\z8|mem~1728\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1728_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2429\ # !\z13|mem_initial~55\ & (\z8|mem~1727\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2429\,
	datad => \z8|mem~1727\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1728_combout\);

\z8|mem~1731\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1731_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1728_combout\ & \z8|mem~1730\ # !\z8|mem~1728_combout\ & (\z8|mem~1725_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1728_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1730\,
	datac => \z8|mem~1725_combout\,
	datad => \z8|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1731_combout\);

\z4|y1[10]~67\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[10]~67_combout\ = \z4|y1[4]~72_combout\ # \z8|rd2[0]~32\ & (!\z8|mem~1731_combout\) # !\z8|rd2[0]~32\ & !\z8|mem~1723_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "abef",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~72_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1723_combout\,
	datad => \z8|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[10]~67_combout\);

\z8|mem~2305\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2305_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~2302\ # !\z13|mem_initial~64_combout\ & (\z8|mem~2304\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2302\,
	datad => \z8|mem~2304\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2305_combout\);

\z8|mem~2308\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2308_combout\ = \z13|mem_initial~66\ & (\z8|mem~2305_combout\ & (\z8|mem~2307\) # !\z8|mem~2305_combout\ & \z8|mem~2397\) # !\z13|mem_initial~66\ & (\z8|mem~2305_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2397\,
	datac => \z8|mem~2307\,
	datad => \z8|mem~2305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2308_combout\);

\z8|mem~2388\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2388_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2300_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2300_combout\) # !\z12|pc_out\(4) & \z8|mem~2308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2308_combout\,
	datad => \z8|mem~2300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2388_combout\);

\z16|result~74\ : cyclone_lcell
-- Equation(s):
-- \z16|result~74_combout\ = \z4|y1[10]~67_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3cf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[10]~67_combout\,
	datad => \z8|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~74_combout\);

\z16|result~42\ : cyclone_lcell
-- Equation(s):
-- \z16|result~42_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2388_combout\ # !\z4|y1[10]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[10]~67_combout\,
	datad => \z8|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~42_combout\);

\z16|ShiftLeft0~6\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~6_combout\ = \z8|Equal0~1_combout\ & (!\z4|y1[1]~41_combout\ # !\z4|y1[0]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~6_combout\);

\z16|ShiftLeft0~4\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~4_combout\ = \z4|y1[0]~40_combout\ & (\z8|mem~2362_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2363_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2363_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z8|mem~2362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~4_combout\);

\z16|ShiftLeft0~57\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~57_combout\ = \z16|ShiftLeft0~6_combout\ & (\z4|y1[1]~41_combout\ & \z8|mem~2361_combout\ # !\z4|y1[1]~41_combout\ & (\z16|ShiftLeft0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8a80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~6_combout\,
	datab => \z8|mem~2361_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z16|ShiftLeft0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~57_combout\);

\z16|ShiftLeft0~42\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~42_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2378_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~42_combout\);

\z16|ShiftLeft0~43\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~43_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~36_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~42_combout\ # \z16|ShiftRight0~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~42_combout\,
	datab => \z16|ShiftRight0~107_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftLeft0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~43_combout\);

\z16|ShiftRight0~124\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~124_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2138_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2138_combout\,
	datad => \z8|mem~2146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~124_combout\);

\z16|ShiftLeft0~47\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~47_combout\ = \z16|ShiftLeft0~24_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~21_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~21_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~46_combout\,
	datad => \z16|ShiftLeft0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~47_combout\);

\z8|mem~557\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2121\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L492Q & !\z13|mem_initial~70\
-- \z8|mem~557_regout\ = DFFEAS(\z8|mem~2121\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2121\,
	regout => \z8|mem~557_regout\);

\z8|mem~685\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2122\ = \z13|mem_initial~68\ & (\z8|mem~2121\ & \z8|mem~941_regout\ # !\z8|mem~2121\ & (F1L620Q)) # !\z13|mem_initial~68\ & (\z8|mem~2121\)
-- \z8|mem~685_regout\ = DFFEAS(\z8|mem~2122\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~941_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2121\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2122\,
	regout => \z8|mem~685_regout\);

\z8|mem~1742\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1742_combout\ = \z13|mem_initial~59\ & (\z8|mem~685_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z8|mem~557_regout\ & !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~685_regout\,
	datab => \z8|mem~557_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1742_combout\);

\z8|mem~941\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1743\ = \z8|mem~1742_combout\ & (F1L812Q # !\z13|mem_initial~61\)
-- \z8|mem~941_regout\ = DFFEAS(\z8|mem~1743\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~1742_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1743\,
	regout => \z8|mem~941_regout\);

\z8|mem~877\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2126\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L780Q) # !\z13|mem_initial~70\ & \z8|mem~621_regout\)
-- \z8|mem~877_regout\ = DFFEAS(\z8|mem~2126\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~621_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2126\,
	regout => \z8|mem~877_regout\);

\z8|mem~749\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2127\ = \z13|mem_initial~68\ & (\z8|mem~2126\ & \z8|mem~1005_regout\ # !\z8|mem~2126\ & (F1L684Q)) # !\z13|mem_initial~68\ & (\z8|mem~2126\)
-- \z8|mem~749_regout\ = DFFEAS(\z8|mem~2127\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1005_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2126\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2127\,
	regout => \z8|mem~749_regout\);

\z8|mem~621\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1744\ = \z13|mem_initial~59\ & (\z8|mem~749_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L556Q & !\z13|mem_initial~61\)
-- \z8|mem~621_regout\ = DFFEAS(\z8|mem~1744\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~749_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1744\,
	regout => \z8|mem~621_regout\);

\z8|mem~1005\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1745\ = \z13|mem_initial~61\ & (\z8|mem~1744\ & (F1L876Q) # !\z8|mem~1744\ & \z8|mem~877_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1744\)
-- \z8|mem~1005_regout\ = DFFEAS(\z8|mem~1745\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~877_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~1744\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1745\,
	regout => \z8|mem~1005_regout\);

\z8|mem~653\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2407\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~781_regout\ # !\z13|mem_initial~68\ & (F1L588Q))
-- \z8|mem~653_regout\ = DFFEAS(\z8|mem~2407\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~781_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2407\,
	regout => \z8|mem~653_regout\);

\z8|mem~781\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2428\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L716Q) # !\z13|mem_initial~59\ & \z8|mem~653_regout\)
-- \z8|mem~781_regout\ = DFFEAS(\z8|mem~2428\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~653_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2428\,
	regout => \z8|mem~781_regout\);

\z8|mem~717\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2123\ = \z13|mem_initial~68\ & (F1L652Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~589_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~717_regout\ = DFFEAS(\z8|mem~2123\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~589_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2123\,
	regout => \z8|mem~717_regout\);

\z8|mem~845\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2124\ = \z13|mem_initial~70\ & (\z8|mem~2123\ & \z8|mem~973_regout\ # !\z8|mem~2123\ & (F1L748Q)) # !\z13|mem_initial~70\ & (\z8|mem~2123\)
-- \z8|mem~845_regout\ = DFFEAS(\z8|mem~2124\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~973_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2123\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2124\,
	regout => \z8|mem~845_regout\);

\z8|mem~589\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1747\ = \z13|mem_initial~61\ & (\z8|mem~845_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L524Q & !\z13|mem_initial~59\)
-- \z8|mem~589_regout\ = DFFEAS(\z8|mem~1747\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~845_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1747\,
	regout => \z8|mem~589_regout\);

\z8|mem~973\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1748\ = \z13|mem_initial~59\ & (\z8|mem~1747\ & (F1L844Q) # !\z8|mem~1747\ & \z8|mem~717_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1747\)
-- \z8|mem~973_regout\ = DFFEAS(\z8|mem~1748\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~717_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~1747\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1748\,
	regout => \z8|mem~973_regout\);

\z8|mem~2125\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2125_combout\ = \z13|mem_initial~66\ & (\z8|mem~2407\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (!\z13|mem_initial~64_combout\ & \z8|mem~2124\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2407\,
	datab => \z13|mem_initial~66\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~2124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2125_combout\);

\z8|mem~2128\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2128_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2125_combout\ & (\z8|mem~2127\) # !\z8|mem~2125_combout\ & \z8|mem~2122\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2125_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2122\,
	datab => \z8|mem~2127\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~2125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2128_combout\);

\z8|rd1[7]~39\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[7]~39_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2120_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2120_combout\,
	datad => \z8|mem~2128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[7]~39_combout\);

\z8|mem~1746\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1746_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~1743\) # !\z13|mem_initial~57_combout\ & \z8|mem~1745\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~1745\,
	datad => \z8|mem~1743\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1746_combout\);

\z8|mem~1749\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1749_combout\ = \z13|mem_initial~55\ & (\z8|mem~1746_combout\ & (\z8|mem~1748\) # !\z8|mem~1746_combout\ & \z8|mem~2428\) # !\z13|mem_initial~55\ & (\z8|mem~1746_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2428\,
	datac => \z8|mem~1748\,
	datad => \z8|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1749_combout\);

\z8|mem~493\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1739\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~525_regout\ # !\z13|mem_initial~55\ & (F1L428Q))
-- \z8|mem~493_regout\ = DFFEAS(\z8|mem~1739\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~525_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1739\,
	regout => \z8|mem~493_regout\);

\z8|mem~461\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1740\ = \z13|mem_initial~57_combout\ & (\z8|mem~1739\ & F1L396Q # !\z8|mem~1739\ & (\z8|mem~429_regout\)) # !\z13|mem_initial~57_combout\ & \z8|mem~1739\
-- \z8|mem~461_regout\ = DFFEAS(\z8|mem~1740\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1739\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~429_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1740\,
	regout => \z8|mem~461_regout\);

\z8|mem~429\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2118\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L364Q) # !\z13|mem_initial~64_combout\ & \z8|mem~461_regout\)
-- \z8|mem~429_regout\ = DFFEAS(\z8|mem~2118\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~461_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2118\,
	regout => \z8|mem~429_regout\);

\z8|mem~237\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1732\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~269_regout\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & F1L172Q
-- \z8|mem~237_regout\ = DFFEAS(\z8|mem~1732\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~269_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1732\,
	regout => \z8|mem~237_regout\);

\z8|mem~173\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2111\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L108Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~205_regout\)
-- \z8|mem~173_regout\ = DFFEAS(\z8|mem~2111\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~205_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2111\,
	regout => \z8|mem~173_regout\);

\z8|mem~269\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2112\ = \z13|mem_initial~66\ & (\z8|mem~2111\ & \z8|mem~237_regout\ # !\z8|mem~2111\ & (F1L204Q)) # !\z13|mem_initial~66\ & (\z8|mem~2111\)
-- \z8|mem~269_regout\ = DFFEAS(\z8|mem~2112\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~237_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2111\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2112\,
	regout => \z8|mem~269_regout\);

\z8|mem~205\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1733\ = \z13|mem_initial~57_combout\ & (\z8|mem~1732\ & (F1L140Q) # !\z8|mem~1732\ & \z8|mem~173_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1732\)
-- \z8|mem~205_regout\ = DFFEAS(\z8|mem~1733\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~173_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~1732\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1733\,
	regout => \z8|mem~205_regout\);

\z8|mem~397\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2113\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L332Q) # !\z13|mem_initial~66\ & \z8|mem~333_regout\)
-- \z8|mem~397_regout\ = DFFEAS(\z8|mem~2113\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~333_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2113\,
	regout => \z8|mem~397_regout\);

\z8|mem~365\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1734\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~301_regout\ # !\z13|mem_initial~57_combout\ & (F1L300Q))
-- \z8|mem~365_regout\ = DFFEAS(\z8|mem~1734\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~301_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1734\,
	regout => \z8|mem~365_regout\);

\z8|mem~301\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2114\ = \z8|mem~2113\ & (\z8|mem~365_regout\ # !\z13|mem_initial~64_combout\) # !\z8|mem~2113\ & \z13|mem_initial~64_combout\ & F1L236Q
-- \z8|mem~301_regout\ = DFFEAS(\z8|mem~2114\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2113\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~365_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2114\,
	regout => \z8|mem~301_regout\);

\z8|mem~333\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1735\ = \z13|mem_initial~55\ & (\z8|mem~1734\ & (F1L268Q) # !\z8|mem~1734\ & \z8|mem~397_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1734\)
-- \z8|mem~333_regout\ = DFFEAS(\z8|mem~1735\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~397_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~1734\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1735\,
	regout => \z8|mem~333_regout\);

\z8|mem~77\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2115\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (F1L44Q & !\z13|mem_initial~66\)
-- \z8|mem~77_regout\ = DFFEAS(\z8|mem~2115\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2115\,
	regout => \z8|mem~77_regout\);

\z8|mem~109\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1736\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~45_regout\ # !\z13|mem_initial~57_combout\ & (F1L76Q))
-- \z8|mem~109_regout\ = DFFEAS(\z8|mem~1736\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~45_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[7]~105\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1736\,
	regout => \z8|mem~109_regout\);

\z8|mem~45\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2116\ = \z13|mem_initial~64_combout\ & (\z8|mem~2115\ & \z8|mem~109_regout\ # !\z8|mem~2115\ & (F1L12Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2115\)
-- \z8|mem~45_regout\ = DFFEAS(\z8|mem~2116\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~109_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2115\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2116\,
	regout => \z8|mem~45_regout\);

\z8|mem~1737\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1737_combout\ = \z8|mem~1736\ & (\z8|mem~77_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datac => \z8|mem~77_regout\,
	datad => \z8|mem~1736\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1737_combout\);

\z8|mem~1738\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1738_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1735\ # !\z13|mem_initial~61\ & (\z8|mem~1737_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1735\,
	datad => \z8|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1738_combout\);

\z8|mem~1741\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1741_combout\ = \z13|mem_initial~59\ & (\z8|mem~1738_combout\ & \z8|mem~1740\ # !\z8|mem~1738_combout\ & (\z8|mem~1733\)) # !\z13|mem_initial~59\ & (\z8|mem~1738_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1740\,
	datac => \z8|mem~1733\,
	datad => \z8|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1741_combout\);

\z4|y1[7]~68\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[7]~68_combout\ = \z4|y1[4]~72_combout\ # \z8|rd2[0]~32\ & !\z8|mem~1749_combout\ # !\z8|rd2[0]~32\ & (!\z8|mem~1741_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cedf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z4|y1[4]~72_combout\,
	datac => \z8|mem~1749_combout\,
	datad => \z8|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[7]~68_combout\);

\z5|y1[7]~102\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~102_combout\ = \z8|rd1[7]~39_combout\ $ \z4|y1[7]~68_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7ff7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z8|rd1[7]~39_combout\,
	datad => \z4|y1[7]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~102_combout\);

\z16|Add0~171\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~171_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1749_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1741_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1741_combout\,
	datac => \z8|mem~1749_combout\,
	datad => \z4|y1[4]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~171_combout\);

\z16|Add0~172\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~172_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z16|Add0~171_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z16|Add0~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "050e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z16|Add0~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~172_combout\);

\z16|Add0~109\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~109_combout\ = \z8|rd1[6]~38_combout\ $ \z16|Add0~170_combout\ $ (!\z16|Add0~106\ & \z16|Add0~108\) # (\z16|Add0~106\ & \z16|Add0~108COUT1_235\)
-- \z16|Add0~110\ = CARRY(\z8|rd1[6]~38_combout\ & !\z16|Add0~170_combout\ & !\z16|Add0~108\ # !\z8|rd1[6]~38_combout\ & (!\z16|Add0~108\ # !\z16|Add0~170_combout\))
-- \z16|Add0~110COUT1_237\ = CARRY(\z8|rd1[6]~38_combout\ & !\z16|Add0~170_combout\ & !\z16|Add0~108COUT1_235\ # !\z8|rd1[6]~38_combout\ & (!\z16|Add0~108COUT1_235\ # !\z16|Add0~170_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[6]~38_combout\,
	datab => \z16|Add0~170_combout\,
	cin => \z16|Add0~106\,
	cin0 => \z16|Add0~108\,
	cin1 => \z16|Add0~108COUT1_235\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~109_combout\,
	cout0 => \z16|Add0~110\,
	cout1 => \z16|Add0~110COUT1_237\);

\z16|Add0~111\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~111_combout\ = \z8|rd1[7]~39_combout\ $ \z16|Add0~172_combout\ $ !(!\z16|Add0~106\ & \z16|Add0~110\) # (\z16|Add0~106\ & \z16|Add0~110COUT1_237\)
-- \z16|Add0~112\ = CARRY(\z8|rd1[7]~39_combout\ & (\z16|Add0~172_combout\ # !\z16|Add0~110\) # !\z8|rd1[7]~39_combout\ & \z16|Add0~172_combout\ & !\z16|Add0~110\)
-- \z16|Add0~112COUT1_239\ = CARRY(\z8|rd1[7]~39_combout\ & (\z16|Add0~172_combout\ # !\z16|Add0~110COUT1_237\) # !\z8|rd1[7]~39_combout\ & \z16|Add0~172_combout\ & !\z16|Add0~110COUT1_237\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[7]~39_combout\,
	datab => \z16|Add0~172_combout\,
	cin => \z16|Add0~106\,
	cin0 => \z16|Add0~110\,
	cin1 => \z16|Add0~110COUT1_237\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~111_combout\,
	cout0 => \z16|Add0~112\,
	cout1 => \z16|Add0~112COUT1_239\);

\z5|y1[7]~103\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~103_combout\ = \z5|y1[5]~297_combout\ & (\z5|y1[5]~82_combout\ & \z16|Add0~111_combout\) # !\z5|y1[5]~297_combout\ & (!\z5|y1[5]~82_combout\ # !\z5|y1[7]~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d313",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[7]~102_combout\,
	datab => \z5|y1[5]~297_combout\,
	datac => \z5|y1[5]~82_combout\,
	datad => \z16|Add0~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~103_combout\);

\z16|result~7\ : cyclone_lcell
-- Equation(s):
-- \z16|result~7_combout\ = \z8|rd1[7]~39_combout\ & !\z4|y1[7]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[7]~39_combout\,
	datad => \z4|y1[7]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~7_combout\);

\z16|result~39\ : cyclone_lcell
-- Equation(s):
-- \z16|result~39_combout\ = \z4|y1[7]~68_combout\ & (!\z8|mem~2380_combout\ # !\z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2380_combout\,
	datad => \z4|y1[7]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~39_combout\);

\z5|y1[7]~100\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~100_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & \z16|result~39_combout\ # !\z5|y1[5]~77_combout\ & (!\z16|result~39_combout\)) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1933",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z16|result~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~100_combout\);

\z8|mem~197\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1804\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L132Q) # !\z13|mem_initial~64_combout\ & \z8|mem~229_regout\)
-- \z8|mem~197_regout\ = DFFEAS(\z8|mem~1804\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~229_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1804\,
	regout => \z8|mem~197_regout\);

\z8|mem~293\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1380\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L228Q) # !\z13|mem_initial~55\ & \z8|mem~261_regout\)
-- \z8|mem~293_regout\ = DFFEAS(\z8|mem~1380\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~261_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1380\,
	regout => \z8|mem~293_regout\);

\z8|mem~229\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1381\ = \z13|mem_initial~57_combout\ & (\z8|mem~1380\ & (F1L164Q) # !\z8|mem~1380\ & \z8|mem~197_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1380\)
-- \z8|mem~229_regout\ = DFFEAS(\z8|mem~1381\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~197_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1380\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1381\,
	regout => \z8|mem~229_regout\);

\z8|mem~261\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1805\ = \z13|mem_initial~66\ & (\z8|mem~1804\ & (F1L196Q) # !\z8|mem~1804\ & \z8|mem~293_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1804\)
-- \z8|mem~261_regout\ = DFFEAS(\z8|mem~1805\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~293_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1804\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1805\,
	regout => \z8|mem~261_regout\);

\z8|mem~453\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1811\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L388Q) # !\z13|mem_initial~64_combout\ & \z8|mem~485_regout\)
-- \z8|mem~453_regout\ = DFFEAS(\z8|mem~1811\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~485_regout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1811\,
	regout => \z8|mem~453_regout\);

\z8|mem~549\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1387\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L484Q) # !\z13|mem_initial~55\ & \z8|mem~517_regout\)
-- \z8|mem~549_regout\ = DFFEAS(\z8|mem~1387\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~517_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1387\,
	regout => \z8|mem~549_regout\);

\z8|mem~485\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1388\ = \z13|mem_initial~57_combout\ & (\z8|mem~1387\ & (F1L420Q) # !\z8|mem~1387\ & \z8|mem~453_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1387\)
-- \z8|mem~485_regout\ = DFFEAS(\z8|mem~1388\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~453_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1387\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1388\,
	regout => \z8|mem~485_regout\);

\z8|mem~517\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1812\ = \z13|mem_initial~66\ & (\z8|mem~1811\ & (F1L452Q) # !\z8|mem~1811\ & \z8|mem~549_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1811\)
-- \z8|mem~517_regout\ = DFFEAS(\z8|mem~1812\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~549_regout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1811\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1812\,
	regout => \z8|mem~517_regout\);

\z8|mem~421\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1806\ = \z13|mem_initial~66\ & (F1L356Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~357_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~421_regout\ = DFFEAS(\z8|mem~1806\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~357_regout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1806\,
	regout => \z8|mem~421_regout\);

\z8|mem~325\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1382\ = \z13|mem_initial~57_combout\ & (F1L260Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~389_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~325_regout\ = DFFEAS(\z8|mem~1382\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~389_regout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1382\,
	regout => \z8|mem~325_regout\);

\z8|mem~357\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1383\ = \z13|mem_initial~55\ & (\z8|mem~1382\ & (F1L292Q) # !\z8|mem~1382\ & \z8|mem~421_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1382\)
-- \z8|mem~357_regout\ = DFFEAS(\z8|mem~1383\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~421_regout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1382\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1383\,
	regout => \z8|mem~357_regout\);

\z8|mem~389\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1807\ = \z13|mem_initial~64_combout\ & (\z8|mem~1806\ & (F1L324Q) # !\z8|mem~1806\ & \z8|mem~325_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1806\)
-- \z8|mem~389_regout\ = DFFEAS(\z8|mem~1807\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~325_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1806\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1807\,
	regout => \z8|mem~389_regout\);

\z8|mem~101\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1808\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & F1L68Q & !\z13|mem_initial~64_combout\
-- \z8|mem~101_regout\ = DFFEAS(\z8|mem~1808\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1808\,
	regout => \z8|mem~101_regout\);

\z8|mem~133\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1809\ = \z13|mem_initial~64_combout\ & (\z8|mem~1808\ & (F1L100Q) # !\z8|mem~1808\ & \z8|mem~69_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1808\)
-- \z8|mem~133_regout\ = DFFEAS(\z8|mem~1809\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~69_regout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1808\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1809\,
	regout => \z8|mem~133_regout\);

\z8|mem~69\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1384\ = \z13|mem_initial~57_combout\ & (F1L36Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~133_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~69_regout\ = DFFEAS(\z8|mem~1384\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~133_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1384\,
	regout => \z8|mem~69_regout\);

\z8|mem~1810\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1810_combout\ = \z13|mem_initial~68\ & \z13|mem_initial~70\ # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~1807\ # !\z13|mem_initial~70\ & (\z8|mem~1809\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~1807\,
	datad => \z8|mem~1809\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1810_combout\);

\z8|mem~1813\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1813_combout\ = \z13|mem_initial~68\ & (\z8|mem~1810_combout\ & (\z8|mem~1812\) # !\z8|mem~1810_combout\ & \z8|mem~1805\) # !\z13|mem_initial~68\ & (\z8|mem~1810_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1805\,
	datac => \z8|mem~1812\,
	datad => \z8|mem~1810_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1813_combout\);

\z8|rd1[31]~51\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[31]~51_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1813_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1821_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1813_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~1821_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[31]~51_combout\);

\z8|mem~805\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2448\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L740Q) # !\z13|mem_initial~59\ & \z8|mem~677_regout\)
-- \z8|mem~805_regout\ = DFFEAS(\z8|mem~2448\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~677_regout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2448\,
	regout => \z8|mem~805_regout\);

\z8|mem~677\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2424\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~805_regout\ # !\z13|mem_initial~68\ & (F1L612Q))
-- \z8|mem~677_regout\ = DFFEAS(\z8|mem~2424\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~805_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2424\,
	regout => \z8|mem~677_regout\);

\z8|mem~613\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1377\ = \z13|mem_initial~61\ & (\z8|mem~869_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L548Q & !\z13|mem_initial~59\)
-- \z8|mem~613_regout\ = DFFEAS(\z8|mem~1377\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~869_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1377\,
	regout => \z8|mem~613_regout\);

\z8|mem~997\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1378\ = \z13|mem_initial~59\ & (\z8|mem~1377\ & (F1L868Q) # !\z8|mem~1377\ & \z8|mem~741_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1377\)
-- \z8|mem~997_regout\ = DFFEAS(\z8|mem~1378\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~741_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1377\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1378\,
	regout => \z8|mem~997_regout\);

\z8|mem~741\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1816\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L676Q) # !\z13|mem_initial~68\ & \z8|mem~613_regout\)
-- \z8|mem~741_regout\ = DFFEAS(\z8|mem~1816\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~613_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1816\,
	regout => \z8|mem~741_regout\);

\z8|mem~869\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1817\ = \z13|mem_initial~70\ & (\z8|mem~1816\ & \z8|mem~997_regout\ # !\z8|mem~1816\ & (F1L772Q)) # !\z13|mem_initial~70\ & (\z8|mem~1816\)
-- \z8|mem~869_regout\ = DFFEAS(\z8|mem~1817\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~997_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1816\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1817\,
	regout => \z8|mem~869_regout\);

\z8|mem~709\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1372\ = \z13|mem_initial~59\ & (F1L644Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~581_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~709_regout\ = DFFEAS(\z8|mem~1372\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~581_regout\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1372\,
	regout => \z8|mem~709_regout\);

\z8|mem~965\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1373\ = \z8|mem~1372\ & (F1L836Q # !\z13|mem_initial~61\)
-- \z8|mem~965_regout\ = DFFEAS(\z8|mem~1373\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1372\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1373\,
	regout => \z8|mem~965_regout\);

\z8|mem~773\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1374\ = \z13|mem_initial~59\ & (F1L708Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~645_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~773_regout\ = DFFEAS(\z8|mem~1374\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~645_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1374\,
	regout => \z8|mem~773_regout\);

\z8|mem~901\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1375\ = \z13|mem_initial~61\ & (\z8|mem~1374\ & \z8|mem~1029_regout\ # !\z8|mem~1374\ & (F1L804Q)) # !\z13|mem_initial~61\ & (\z8|mem~1374\)
-- \z8|mem~901_regout\ = DFFEAS(\z8|mem~1375\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1029_regout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1374\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1375\,
	regout => \z8|mem~901_regout\);

\z8|mem~645\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1819\ = \z13|mem_initial~70\ & (\z8|mem~901_regout\ # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & (F1L580Q & !\z13|mem_initial~68\)
-- \z8|mem~645_regout\ = DFFEAS(\z8|mem~1819\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~901_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1819\,
	regout => \z8|mem~645_regout\);

\z8|mem~1029\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1820\ = \z13|mem_initial~68\ & (\z8|mem~1819\ & (F1L900Q) # !\z8|mem~1819\ & \z8|mem~773_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1819\)
-- \z8|mem~1029_regout\ = DFFEAS(\z8|mem~1820\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~773_regout\,
	datac => \z5|y1\(31),
	datad => \z8|mem~1819\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1820\,
	regout => \z8|mem~1029_regout\);

\z8|mem~1376\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1376_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1373\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~1375\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1373\,
	datad => \z8|mem~1375\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1376_combout\);

\z8|mem~1379\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1379_combout\ = \z13|mem_initial~55\ & (\z8|mem~1376_combout\ & (\z8|mem~1378\) # !\z8|mem~1376_combout\ & \z8|mem~2448\) # !\z13|mem_initial~55\ & (\z8|mem~1376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2448\,
	datac => \z8|mem~1378\,
	datad => \z8|mem~1376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1379_combout\);

\z8|mem~1385\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1385_combout\ = \z8|mem~1384\ & (\z8|mem~101_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~101_regout\,
	datad => \z8|mem~1384\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1385_combout\);

\z8|mem~1386\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1386_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1383\ # !\z13|mem_initial~61\ & (\z8|mem~1385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1383\,
	datad => \z8|mem~1385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1386_combout\);

\z8|mem~1389\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1389_combout\ = \z13|mem_initial~59\ & (\z8|mem~1386_combout\ & (\z8|mem~1388\) # !\z8|mem~1386_combout\ & \z8|mem~1381\) # !\z13|mem_initial~59\ & (\z8|mem~1386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1381\,
	datac => \z8|mem~1388\,
	datad => \z8|mem~1386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1389_combout\);

\z18|sram~613\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[31]~40\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1379_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1389_combout\))
-- \z18|sram~613_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1379_combout\,
	datad => \z8|mem~1389_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[31]~40\,
	regout => \z18|sram~613_regout\);

\z4|y1[31]~48\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[31]~48_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[31]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[31]~40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[31]~48_combout\);

\z16|result~95\ : cyclone_lcell
-- Equation(s):
-- \z16|result~95_combout\ = \z8|rd1[31]~51_combout\ $ (\z4|y1[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[31]~51_combout\,
	datad => \z4|y1[31]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~95_combout\);

\z16|ShiftRight0~137\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~137_combout\ = \z16|ShiftLeft0~22_combout\ & \z8|mem~2364_combout\ & !\z4|y1[3]~43_combout\ & !\z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~22_combout\,
	datab => \z8|mem~2364_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~137_combout\);

\z16|result~31\ : cyclone_lcell
-- Equation(s):
-- \z16|result~31_combout\ = \z8|rd1[31]~51_combout\ & (\z4|y1[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[31]~51_combout\,
	datad => \z4|y1[31]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~31_combout\);

\z16|result~63\ : cyclone_lcell
-- Equation(s):
-- \z16|result~63_combout\ = \z4|y1[31]~48_combout\ # \z8|rd1[31]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[31]~48_combout\,
	datad => \z8|rd1[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~63_combout\);

\z8|mem~566\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1390\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & F1L501Q & !\z13|mem_initial~61\
-- \z8|mem~566_regout\ = DFFEAS(\z8|mem~1390\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1390\,
	regout => \z8|mem~566_regout\);

\z8|mem~694\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2247\ = \z13|mem_initial~68\ & (F1L629Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~566_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~694_regout\ = DFFEAS(\z8|mem~2247\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~566_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2247\,
	regout => \z8|mem~694_regout\);

\z8|mem~950\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2248\ = \z8|mem~2247\ & (F1L821Q # !\z13|mem_initial~70\)
-- \z8|mem~950_regout\ = DFFEAS(\z8|mem~2248\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2247\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2248\,
	regout => \z8|mem~950_regout\);

\z8|mem~1391\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1391_combout\ = \z13|mem_initial~59\ & (\z8|mem~1390\ & (\z8|mem~950_regout\) # !\z8|mem~1390\ & \z8|mem~694_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1390\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~694_regout\,
	datab => \z8|mem~950_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1390\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1391_combout\);

\z8|mem~854\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2249\ = \z13|mem_initial~68\ & \z13|mem_initial~70\ # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & F1L757Q # !\z13|mem_initial~70\ & (\z8|mem~598_regout\))
-- \z8|mem~854_regout\ = DFFEAS(\z8|mem~2249\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(16),
	datad => \z8|mem~598_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2249\,
	regout => \z8|mem~854_regout\);

\z8|mem~598\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1395\ = \z13|mem_initial~59\ & (\z8|mem~726_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L533Q & !\z13|mem_initial~61\)
-- \z8|mem~598_regout\ = DFFEAS(\z8|mem~1395\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~726_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1395\,
	regout => \z8|mem~598_regout\);

\z8|mem~982\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1396\ = \z13|mem_initial~61\ & (\z8|mem~1395\ & (F1L853Q) # !\z8|mem~1395\ & \z8|mem~854_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1395\)
-- \z8|mem~982_regout\ = DFFEAS(\z8|mem~1396\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~854_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(16),
	datad => \z8|mem~1395\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1396\,
	regout => \z8|mem~982_regout\);

\z8|mem~726\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2250\ = \z8|mem~2249\ & (\z8|mem~982_regout\ # !\z13|mem_initial~68\) # !\z8|mem~2249\ & \z13|mem_initial~68\ & F1L661Q
-- \z8|mem~726_regout\ = DFFEAS(\z8|mem~2250\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~2249\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(16),
	datad => \z8|mem~982_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2250\,
	regout => \z8|mem~726_regout\);

\z8|mem~790\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2447\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L725Q) # !\z13|mem_initial~59\ & \z8|mem~662_regout\)
-- \z8|mem~790_regout\ = DFFEAS(\z8|mem~2447\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~662_regout\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2447\,
	regout => \z8|mem~790_regout\);

\z8|mem~662\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2400\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~790_regout\ # !\z13|mem_initial~68\ & (F1L597Q))
-- \z8|mem~662_regout\ = DFFEAS(\z8|mem~2400\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~790_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2400\,
	regout => \z8|mem~662_regout\);

\z8|mem~630\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~630_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(16),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~630_regout\);

\z8|mem~758\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2252\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L693Q) # !\z13|mem_initial~68\ & \z8|mem~630_regout\)
-- \z8|mem~758_regout\ = DFFEAS(\z8|mem~2252\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~630_regout\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2252\,
	regout => \z8|mem~758_regout\);

\z8|mem~886\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1392\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (F1L789Q) # !\z13|mem_initial~61\ & \z8|mem~630_regout\)
-- \z8|mem~886_regout\ = DFFEAS(\z8|mem~1392\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~630_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1392\,
	regout => \z8|mem~886_regout\);

\z8|mem~1014\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2253\ = \z13|mem_initial~70\ & (\z8|mem~2252\ & (F1L885Q) # !\z8|mem~2252\ & \z8|mem~886_regout\) # !\z13|mem_initial~70\ & (\z8|mem~2252\)
-- \z8|mem~1014_regout\ = DFFEAS(\z8|mem~2253\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~886_regout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2252\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2253\,
	regout => \z8|mem~1014_regout\);

\z8|mem~1393\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1393_combout\ = \z13|mem_initial~59\ & (\z8|mem~1392\ & (\z8|mem~1014_regout\) # !\z8|mem~1392\ & \z8|mem~758_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1392\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~758_regout\,
	datab => \z8|mem~1014_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1392\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1393_combout\);

\z8|mem~1394\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1394_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2447\ # !\z13|mem_initial~55\ & (\z8|mem~1393_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2447\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1394_combout\);

\z8|mem~1397\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1397_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1394_combout\ & (\z8|mem~1396\) # !\z8|mem~1394_combout\ & \z8|mem~1391_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1394_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1391_combout\,
	datac => \z8|mem~1396\,
	datad => \z8|mem~1394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1397_combout\);

\z8|mem~534\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2244\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & F1L469Q # !\z13|mem_initial~66\ & (\z8|mem~470_regout\))
-- \z8|mem~534_regout\ = DFFEAS(\z8|mem~2244\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(16),
	datad => \z8|mem~470_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2244\,
	regout => \z8|mem~534_regout\);

\z8|mem~438\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2245\ = \z13|mem_initial~64_combout\ & (\z8|mem~2244\ & \z8|mem~502_regout\ # !\z8|mem~2244\ & (F1L373Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2244\)
-- \z8|mem~438_regout\ = DFFEAS(\z8|mem~2245\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~502_regout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2244\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2245\,
	regout => \z8|mem~438_regout\);

\z8|mem~502\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1405\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~438_regout\) # !\z13|mem_initial~57_combout\ & F1L437Q)
-- \z8|mem~502_regout\ = DFFEAS(\z8|mem~1405\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~438_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1405\,
	regout => \z8|mem~502_regout\);

\z8|mem~470\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1406\ = \z13|mem_initial~55\ & (\z8|mem~1405\ & (F1L405Q) # !\z8|mem~1405\ & \z8|mem~534_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1405\)
-- \z8|mem~470_regout\ = DFFEAS(\z8|mem~1406\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~534_regout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~1405\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1406\,
	regout => \z8|mem~470_regout\);

\z8|mem~374\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1398\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~406_regout\ # !\z13|mem_initial~55\ & (F1L309Q))
-- \z8|mem~374_regout\ = DFFEAS(\z8|mem~1398\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~406_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1398\,
	regout => \z8|mem~374_regout\);

\z8|mem~310\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2237\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L245Q) # !\z13|mem_initial~64_combout\ & \z8|mem~342_regout\)
-- \z8|mem~310_regout\ = DFFEAS(\z8|mem~2237\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~342_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2237\,
	regout => \z8|mem~310_regout\);

\z8|mem~406\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2238\ = \z13|mem_initial~66\ & (\z8|mem~2237\ & \z8|mem~374_regout\ # !\z8|mem~2237\ & (F1L341Q)) # !\z13|mem_initial~66\ & (\z8|mem~2237\)
-- \z8|mem~406_regout\ = DFFEAS(\z8|mem~2238\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~374_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2237\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2238\,
	regout => \z8|mem~406_regout\);

\z8|mem~342\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1399\ = \z13|mem_initial~57_combout\ & (\z8|mem~1398\ & (F1L277Q) # !\z8|mem~1398\ & \z8|mem~310_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1398\)
-- \z8|mem~342_regout\ = DFFEAS(\z8|mem~1399\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~310_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~1398\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1399\,
	regout => \z8|mem~342_regout\);

\z8|mem~54\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2241\ = \z13|mem_initial~64_combout\ & (F1L21Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~86_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~54_regout\ = DFFEAS(\z8|mem~2241\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~86_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2241\,
	regout => \z8|mem~54_regout\);

\z8|mem~118\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2242\ = \z8|mem~2241\ & (F1L85Q # !\z13|mem_initial~66\)
-- \z8|mem~118_regout\ = DFFEAS(\z8|mem~2242\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2241\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2242\,
	regout => \z8|mem~118_regout\);

\z8|mem~1402\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1402_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~118_regout\ & !\z13|mem_initial~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~118_regout\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1402_combout\);

\z8|mem~86\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1403\ = \z13|mem_initial~57_combout\ & (\z8|mem~1402_combout\ & (F1L53Q) # !\z8|mem~1402_combout\ & \z8|mem~54_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1402_combout\)
-- \z8|mem~86_regout\ = DFFEAS(\z8|mem~1403\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~54_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~1402_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1403\,
	regout => \z8|mem~86_regout\);

\z8|mem~246\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1400\ = \z13|mem_initial~57_combout\ & (\z8|mem~182_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L181Q & !\z13|mem_initial~55\)
-- \z8|mem~246_regout\ = DFFEAS(\z8|mem~1400\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~182_regout\,
	datac => \z5|y1\(16),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1400\,
	regout => \z8|mem~246_regout\);

\z8|mem~278\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2239\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # F1L213Q) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & (\z8|mem~214_regout\)
-- \z8|mem~278_regout\ = DFFEAS(\z8|mem~2239\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~214_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2239\,
	regout => \z8|mem~278_regout\);

\z8|mem~182\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2240\ = \z13|mem_initial~64_combout\ & (\z8|mem~2239\ & \z8|mem~246_regout\ # !\z8|mem~2239\ & (F1L117Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2239\)
-- \z8|mem~182_regout\ = DFFEAS(\z8|mem~2240\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~246_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~2239\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2240\,
	regout => \z8|mem~182_regout\);

\z8|mem~214\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1401\ = \z13|mem_initial~55\ & (\z8|mem~1400\ & (F1L149Q) # !\z8|mem~1400\ & \z8|mem~278_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1400\)
-- \z8|mem~214_regout\ = DFFEAS(\z8|mem~1401\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(16), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~278_regout\,
	datac => \z5|y1\(16),
	datad => \z8|mem~1400\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1401\,
	regout => \z8|mem~214_regout\);

\z8|mem~1404\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1404_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1401\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & \z8|mem~1403\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1403\,
	datad => \z8|mem~1401\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1404_combout\);

\z8|mem~1407\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1407_combout\ = \z13|mem_initial~61\ & (\z8|mem~1404_combout\ & \z8|mem~1406\ # !\z8|mem~1404_combout\ & (\z8|mem~1399\)) # !\z13|mem_initial~61\ & (\z8|mem~1404_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1406\,
	datac => \z8|mem~1399\,
	datad => \z8|mem~1404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1407_combout\);

\z18|sram~630\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[16]~41\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1397_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1407_combout\))
-- \z18|sram~630_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1397_combout\,
	datad => \z8|mem~1407_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[16]~41\,
	regout => \z18|sram~630_regout\);

\z4|y1[16]~49\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[16]~49_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~80\ & \z8|rd2[16]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "10fe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z8|rd2[16]~41\,
	datad => \z13|mem_initial~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[16]~49_combout\);

\z8|mem~2251\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2251_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (\z8|mem~2248\) # !\z13|mem_initial~64_combout\ & \z8|mem~2250\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2250\,
	datac => \z8|mem~2248\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2251_combout\);

\z8|mem~2254\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2254_combout\ = \z13|mem_initial~66\ & (\z8|mem~2251_combout\ & (\z8|mem~2253\) # !\z8|mem~2251_combout\ & \z8|mem~2400\) # !\z13|mem_initial~66\ & (\z8|mem~2251_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2400\,
	datac => \z8|mem~2253\,
	datad => \z8|mem~2251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2254_combout\);

\z8|mem~2327\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2327_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2246_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2246_combout\) # !\z12|pc_out\(4) & \z8|mem~2254_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2254_combout\,
	datad => \z8|mem~2246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2327_combout\);

\z16|result~80\ : cyclone_lcell
-- Equation(s):
-- \z16|result~80_combout\ = \z4|y1[16]~49_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[16]~49_combout\,
	datad => \z8|mem~2327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~80_combout\);

\z16|result~16\ : cyclone_lcell
-- Equation(s):
-- \z16|result~16_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[16]~49_combout\ & \z8|mem~2327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[16]~49_combout\,
	datad => \z8|mem~2327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~16_combout\);

\z8|mem~324\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1822\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L259Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~356_regout\)
-- \z8|mem~324_regout\ = DFFEAS(\z8|mem~1822\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(30),
	datad => \z8|mem~356_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1822\,
	regout => \z8|mem~324_regout\);

\z8|mem~420\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1542\ = \z13|mem_initial~55\ & (F1L355Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~388_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~420_regout\ = DFFEAS(\z8|mem~1542\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~388_regout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1542\,
	regout => \z8|mem~420_regout\);

\z8|mem~356\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1543\ = \z8|mem~1542\ & (F1L291Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1542\ & \z8|mem~324_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~356_regout\ = DFFEAS(\z8|mem~1543\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~324_regout\,
	datab => \z8|mem~1542\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1543\,
	regout => \z8|mem~356_regout\);

\z8|mem~388\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1823\ = \z13|mem_initial~66\ & (\z8|mem~1822\ & (F1L323Q) # !\z8|mem~1822\ & \z8|mem~420_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1822\)
-- \z8|mem~388_regout\ = DFFEAS(\z8|mem~1823\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~420_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1822\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1823\,
	regout => \z8|mem~388_regout\);

\z8|mem~548\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1829\ = \z13|mem_initial~66\ & (F1L483Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~484_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~548_regout\ = DFFEAS(\z8|mem~1829\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~484_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1829\,
	regout => \z8|mem~548_regout\);

\z8|mem~452\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1549\ = \z13|mem_initial~57_combout\ & (F1L387Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~516_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~452_regout\ = DFFEAS(\z8|mem~1549\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~516_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1549\,
	regout => \z8|mem~452_regout\);

\z8|mem~484\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1550\ = \z13|mem_initial~55\ & (\z8|mem~1549\ & (F1L419Q) # !\z8|mem~1549\ & \z8|mem~548_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1549\)
-- \z8|mem~484_regout\ = DFFEAS(\z8|mem~1550\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~548_regout\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1549\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1550\,
	regout => \z8|mem~484_regout\);

\z8|mem~516\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1830\ = \z13|mem_initial~64_combout\ & (\z8|mem~1829\ & (F1L451Q) # !\z8|mem~1829\ & \z8|mem~452_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1829\)
-- \z8|mem~516_regout\ = DFFEAS(\z8|mem~1830\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~452_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1829\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1830\,
	regout => \z8|mem~516_regout\);

\z8|mem~196\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1544\ = \z13|mem_initial~57_combout\ & (F1L131Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~260_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~196_regout\ = DFFEAS(\z8|mem~1544\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~260_regout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1544\,
	regout => \z8|mem~196_regout\);

\z8|mem~292\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1824\ = \z13|mem_initial~66\ & (F1L227Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~228_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~292_regout\ = DFFEAS(\z8|mem~1824\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~228_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1824\,
	regout => \z8|mem~292_regout\);

\z8|mem~228\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1545\ = \z13|mem_initial~55\ & (\z8|mem~1544\ & F1L163Q # !\z8|mem~1544\ & (\z8|mem~292_regout\)) # !\z13|mem_initial~55\ & \z8|mem~1544\
-- \z8|mem~228_regout\ = DFFEAS(\z8|mem~1545\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1544\,
	datac => \z5|y1\(30),
	datad => \z8|mem~292_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1545\,
	regout => \z8|mem~228_regout\);

\z8|mem~260\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1825\ = \z13|mem_initial~64_combout\ & (\z8|mem~1824\ & (F1L195Q) # !\z8|mem~1824\ & \z8|mem~196_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1824\)
-- \z8|mem~260_regout\ = DFFEAS(\z8|mem~1825\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~196_regout\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1824\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1825\,
	regout => \z8|mem~260_regout\);

\z8|mem~132\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1546\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & F1L99Q & !\z13|mem_initial~55\
-- \z8|mem~132_regout\ = DFFEAS(\z8|mem~1546\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1546\,
	regout => \z8|mem~132_regout\);

\z8|mem~68\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1826\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L35Q) # !\z13|mem_initial~64_combout\ & \z8|mem~100_regout\)
-- \z8|mem~68_regout\ = DFFEAS(\z8|mem~1826\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~100_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1826\,
	regout => \z8|mem~68_regout\);

\z8|mem~100\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1547\ = \z13|mem_initial~57_combout\ & (\z8|mem~1546\ & (F1L67Q) # !\z8|mem~1546\ & \z8|mem~68_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1546\)
-- \z8|mem~100_regout\ = DFFEAS(\z8|mem~1547\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~68_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1546\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1547\,
	regout => \z8|mem~100_regout\);

\z8|mem~1827\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1827_combout\ = \z8|mem~1826\ & (\z8|mem~132_regout\ # !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~132_regout\,
	datad => \z8|mem~1826\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1827_combout\);

\z8|mem~1828\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1828_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~1825\) # !\z13|mem_initial~68\ & !\z13|mem_initial~70\ & (\z8|mem~1827_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~1825\,
	datad => \z8|mem~1827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1828_combout\);

\z8|mem~1831\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1831_combout\ = \z13|mem_initial~70\ & (\z8|mem~1828_combout\ & (\z8|mem~1830\) # !\z8|mem~1828_combout\ & \z8|mem~1823\) # !\z13|mem_initial~70\ & (\z8|mem~1828_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1823\,
	datac => \z8|mem~1830\,
	datad => \z8|mem~1828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1831_combout\);

\z8|rd1[30]~50\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[30]~50_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1831_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1839_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~1839_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[30]~50_combout\);

\z8|mem~612\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1539\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~740_regout\ # !\z13|mem_initial~59\ & (F1L547Q))
-- \z8|mem~612_regout\ = DFFEAS(\z8|mem~1539\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~740_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1539\,
	regout => \z8|mem~612_regout\);

\z8|mem~996\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1540\ = \z13|mem_initial~61\ & (\z8|mem~1539\ & (F1L867Q) # !\z8|mem~1539\ & \z8|mem~868_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1539\)
-- \z8|mem~996_regout\ = DFFEAS(\z8|mem~1540\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~868_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1539\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1540\,
	regout => \z8|mem~996_regout\);

\z8|mem~868\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1834\ = \z13|mem_initial~70\ & (F1L771Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~612_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~868_regout\ = DFFEAS(\z8|mem~1834\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~612_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1834\,
	regout => \z8|mem~868_regout\);

\z8|mem~740\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1835\ = \z13|mem_initial~68\ & (\z8|mem~1834\ & \z8|mem~996_regout\ # !\z8|mem~1834\ & (F1L675Q)) # !\z13|mem_initial~68\ & (\z8|mem~1834\)
-- \z8|mem~740_regout\ = DFFEAS(\z8|mem~1835\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~996_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1834\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1835\,
	regout => \z8|mem~740_regout\);

\z8|mem~580\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1534\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & F1L515Q & !\z13|mem_initial~59\
-- \z8|mem~580_regout\ = DFFEAS(\z8|mem~1534\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1534\,
	regout => \z8|mem~580_regout\);

\z8|mem~708\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1832\ = \z13|mem_initial~68\ & (F1L643Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~580_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~708_regout\ = DFFEAS(\z8|mem~1832\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~580_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1832\,
	regout => \z8|mem~708_regout\);

\z8|mem~964\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1833\ = \z8|mem~1832\ & (F1L835Q # !\z13|mem_initial~70\)
-- \z8|mem~964_regout\ = DFFEAS(\z8|mem~1833\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1832\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1833\,
	regout => \z8|mem~964_regout\);

\z8|mem~1535\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1535_combout\ = \z13|mem_initial~59\ & (\z8|mem~1534\ & \z8|mem~964_regout\ # !\z8|mem~1534\ & (\z8|mem~708_regout\)) # !\z13|mem_initial~59\ & (\z8|mem~1534\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~964_regout\,
	datab => \z8|mem~708_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1534\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1535_combout\);

\z8|mem~676\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2439\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~804_regout\ # !\z13|mem_initial~59\ & (F1L611Q))
-- \z8|mem~676_regout\ = DFFEAS(\z8|mem~2439\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~804_regout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2439\,
	regout => \z8|mem~676_regout\);

\z8|mem~804\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2423\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L739Q) # !\z13|mem_initial~68\ & \z8|mem~676_regout\)
-- \z8|mem~804_regout\ = DFFEAS(\z8|mem~2423\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~676_regout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2423\,
	regout => \z8|mem~804_regout\);

\z8|mem~900\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1536\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (F1L803Q) # !\z13|mem_initial~61\ & \z8|mem~644_regout\)
-- \z8|mem~900_regout\ = DFFEAS(\z8|mem~1536\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~644_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1536\,
	regout => \z8|mem~900_regout\);

\z8|mem~1028\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1537\ = \z13|mem_initial~59\ & (\z8|mem~1536\ & (F1L899Q) # !\z8|mem~1536\ & \z8|mem~772_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1536\)
-- \z8|mem~1028_regout\ = DFFEAS(\z8|mem~1537\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~772_regout\,
	datac => \z5|y1\(30),
	datad => \z8|mem~1536\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1537\,
	regout => \z8|mem~1028_regout\);

\z8|mem~1538\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1538_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~2439\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~1537\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~2439\,
	datad => \z8|mem~1537\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1538_combout\);

\z8|mem~1541\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1541_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1538_combout\ & \z8|mem~1540\ # !\z8|mem~1538_combout\ & (\z8|mem~1535_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1538_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1540\,
	datac => \z8|mem~1535_combout\,
	datad => \z8|mem~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1541_combout\);

\z8|mem~1548\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1548_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1545\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~1547\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1545\,
	datad => \z8|mem~1547\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1548_combout\);

\z8|mem~1551\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1551_combout\ = \z13|mem_initial~61\ & (\z8|mem~1548_combout\ & \z8|mem~1550\ # !\z8|mem~1548_combout\ & (\z8|mem~1543\)) # !\z13|mem_initial~61\ & (\z8|mem~1548_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1550\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1543\,
	datad => \z8|mem~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1551_combout\);

\z18|sram~644\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[30]~49\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1541_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1551_combout\))
-- \z18|sram~644_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1541_combout\,
	datad => \z8|mem~1551_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[30]~49\,
	regout => \z18|sram~644_regout\);

\z4|y1[30]~57\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[30]~57_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[30]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~53_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[30]~49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[30]~57_combout\);

\z16|result~30\ : cyclone_lcell
-- Equation(s):
-- \z16|result~30_combout\ = \z8|rd1[30]~50_combout\ & \z4|y1[30]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[30]~50_combout\,
	datad => \z4|y1[30]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~30_combout\);

\z16|ShiftLeft0~25\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~25_combout\ = \z4|y1[2]~42_combout\ # \z4|y1[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[2]~42_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~25_combout\);

\z16|ShiftRight0~135\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~135_combout\ = !\z4|y1[3]~43_combout\ & !\z16|ShiftLeft0~25_combout\ & \z8|Equal0~1_combout\ & \z16|ShiftRight0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftLeft0~25_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~135_combout\);

\z16|result~62\ : cyclone_lcell
-- Equation(s):
-- \z16|result~62_combout\ = \z8|rd1[30]~50_combout\ # \z4|y1[30]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[30]~50_combout\,
	datad => \z4|y1[30]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~62_combout\);

\z16|Mux30~8\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~8_combout\ = \z17|aluoper[0]~6_combout\ & !\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~8_combout\);

\z8|mem~604\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1467\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~732_regout\ # !\z13|mem_initial~59\ & (F1L539Q))
-- \z8|mem~604_regout\ = DFFEAS(\z8|mem~1467\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~732_regout\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1467\,
	regout => \z8|mem~604_regout\);

\z8|mem~988\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1468\ = \z13|mem_initial~61\ & (\z8|mem~1467\ & (F1L859Q) # !\z8|mem~1467\ & \z8|mem~860_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1467\)
-- \z8|mem~988_regout\ = DFFEAS(\z8|mem~1468\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~860_regout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1467\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1468\,
	regout => \z8|mem~988_regout\);

\z8|mem~860\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1978\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L763Q) # !\z13|mem_initial~70\ & \z8|mem~604_regout\)
-- \z8|mem~860_regout\ = DFFEAS(\z8|mem~1978\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~604_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1978\,
	regout => \z8|mem~860_regout\);

\z8|mem~732\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1979\ = \z13|mem_initial~68\ & (\z8|mem~1978\ & \z8|mem~988_regout\ # !\z8|mem~1978\ & (F1L667Q)) # !\z13|mem_initial~68\ & (\z8|mem~1978\)
-- \z8|mem~732_regout\ = DFFEAS(\z8|mem~1979\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~988_regout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1978\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1979\,
	regout => \z8|mem~732_regout\);

\z8|mem~572\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1462\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & F1L507Q & !\z13|mem_initial~59\
-- \z8|mem~572_regout\ = DFFEAS(\z8|mem~1462\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1462\,
	regout => \z8|mem~572_regout\);

\z8|mem~700\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1976\ = \z13|mem_initial~68\ & (F1L635Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~572_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~700_regout\ = DFFEAS(\z8|mem~1976\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~572_regout\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1976\,
	regout => \z8|mem~700_regout\);

\z8|mem~956\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1977\ = \z8|mem~1976\ & (F1L827Q # !\z13|mem_initial~70\)
-- \z8|mem~956_regout\ = DFFEAS(\z8|mem~1977\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1976\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1977\,
	regout => \z8|mem~956_regout\);

\z8|mem~1463\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1463_combout\ = \z13|mem_initial~59\ & (\z8|mem~1462\ & (\z8|mem~956_regout\) # !\z8|mem~1462\ & \z8|mem~700_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1462\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~700_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~956_regout\,
	datad => \z8|mem~1462\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1463_combout\);

\z8|mem~668\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2443\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~796_regout\ # !\z13|mem_initial~59\ & (F1L603Q))
-- \z8|mem~668_regout\ = DFFEAS(\z8|mem~2443\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~796_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2443\,
	regout => \z8|mem~668_regout\);

\z8|mem~796\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2415\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L731Q) # !\z13|mem_initial~68\ & \z8|mem~668_regout\)
-- \z8|mem~796_regout\ = DFFEAS(\z8|mem~2415\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~668_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2415\,
	regout => \z8|mem~796_regout\);

\z8|mem~636\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~636_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(22),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~636_regout\);

\z8|mem~764\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1981\ = \z13|mem_initial~68\ & (F1L699Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~636_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~764_regout\ = DFFEAS(\z8|mem~1981\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~636_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1981\,
	regout => \z8|mem~764_regout\);

\z8|mem~892\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1464\ = \z13|mem_initial~61\ & (F1L795Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~636_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~892_regout\ = DFFEAS(\z8|mem~1464\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~636_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1464\,
	regout => \z8|mem~892_regout\);

\z8|mem~1020\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1465\ = \z13|mem_initial~59\ & (\z8|mem~1464\ & (F1L891Q) # !\z8|mem~1464\ & \z8|mem~764_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1464\)
-- \z8|mem~1020_regout\ = DFFEAS(\z8|mem~1465\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~764_regout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1464\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1465\,
	regout => \z8|mem~1020_regout\);

\z8|mem~1466\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1466_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~2443\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~1465\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~2443\,
	datad => \z8|mem~1465\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1466_combout\);

\z8|mem~1469\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1469_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1466_combout\ & \z8|mem~1468\ # !\z8|mem~1466_combout\ & (\z8|mem~1463_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1466_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1468\,
	datac => \z8|mem~1463_combout\,
	datad => \z8|mem~1466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1469_combout\);

\z8|mem~444\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1477\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L379Q) # !\z13|mem_initial~57_combout\ & \z8|mem~508_regout\)
-- \z8|mem~444_regout\ = DFFEAS(\z8|mem~1477\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~508_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1477\,
	regout => \z8|mem~444_regout\);

\z8|mem~476\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1478\ = \z13|mem_initial~55\ & (\z8|mem~1477\ & (F1L411Q) # !\z8|mem~1477\ & \z8|mem~540_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1477\)
-- \z8|mem~476_regout\ = DFFEAS(\z8|mem~1478\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~540_regout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1477\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1478\,
	regout => \z8|mem~476_regout\);

\z8|mem~540\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1973\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L475Q) # !\z13|mem_initial~66\ & \z8|mem~476_regout\)
-- \z8|mem~540_regout\ = DFFEAS(\z8|mem~1973\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~476_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1973\,
	regout => \z8|mem~540_regout\);

\z8|mem~412\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1470\ = \z13|mem_initial~55\ & (F1L347Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~380_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~412_regout\ = DFFEAS(\z8|mem~1470\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~380_regout\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1470\,
	regout => \z8|mem~412_regout\);

\z8|mem~316\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1966\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L251Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~348_regout\)
-- \z8|mem~316_regout\ = DFFEAS(\z8|mem~1966\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(22),
	datad => \z8|mem~348_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1966\,
	regout => \z8|mem~316_regout\);

\z8|mem~380\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1967\ = \z13|mem_initial~66\ & (\z8|mem~1966\ & (F1L315Q) # !\z8|mem~1966\ & \z8|mem~412_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1966\)
-- \z8|mem~380_regout\ = DFFEAS(\z8|mem~1967\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~412_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1966\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1967\,
	regout => \z8|mem~380_regout\);

\z8|mem~348\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1471\ = \z13|mem_initial~57_combout\ & (\z8|mem~1470\ & (F1L283Q) # !\z8|mem~1470\ & \z8|mem~316_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1470\)
-- \z8|mem~348_regout\ = DFFEAS(\z8|mem~1471\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~316_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1470\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1471\,
	regout => \z8|mem~348_regout\);

\z8|mem~188\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1472\ = \z13|mem_initial~57_combout\ & (F1L123Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~252_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~188_regout\ = DFFEAS(\z8|mem~1472\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~252_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1472\,
	regout => \z8|mem~188_regout\);

\z8|mem~284\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1968\ = \z13|mem_initial~66\ & (F1L219Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~220_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~284_regout\ = DFFEAS(\z8|mem~1968\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~220_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1968\,
	regout => \z8|mem~284_regout\);

\z8|mem~252\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1969\ = \z13|mem_initial~64_combout\ & (\z8|mem~1968\ & (F1L187Q) # !\z8|mem~1968\ & \z8|mem~188_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1968\)
-- \z8|mem~252_regout\ = DFFEAS(\z8|mem~1969\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~188_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1968\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1969\,
	regout => \z8|mem~252_regout\);

\z8|mem~220\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1473\ = \z13|mem_initial~55\ & (\z8|mem~1472\ & (F1L155Q) # !\z8|mem~1472\ & \z8|mem~284_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1472\)
-- \z8|mem~220_regout\ = DFFEAS(\z8|mem~1473\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~284_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1472\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1473\,
	regout => \z8|mem~220_regout\);

\z8|mem~124\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1474\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & F1L91Q & !\z13|mem_initial~57_combout\
-- \z8|mem~124_regout\ = DFFEAS(\z8|mem~1474\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1474\,
	regout => \z8|mem~124_regout\);

\z8|mem~92\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1475\ = \z13|mem_initial~57_combout\ & (\z8|mem~1474\ & (F1L59Q) # !\z8|mem~1474\ & \z8|mem~60_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1474\)
-- \z8|mem~92_regout\ = DFFEAS(\z8|mem~1475\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~60_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1474\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1475\,
	regout => \z8|mem~92_regout\);

\z8|mem~60\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1970\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L27Q) # !\z13|mem_initial~64_combout\ & \z8|mem~92_regout\)
-- \z8|mem~60_regout\ = DFFEAS(\z8|mem~1970\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~92_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(22),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1970\,
	regout => \z8|mem~60_regout\);

\z8|mem~1476\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1476_combout\ = \z13|mem_initial~59\ & (\z8|mem~1473\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (!\z13|mem_initial~61\ & \z8|mem~1475\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1473\,
	datac => \z13|mem_initial~61\,
	datad => \z8|mem~1475\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1476_combout\);

\z8|mem~1479\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1479_combout\ = \z13|mem_initial~61\ & (\z8|mem~1476_combout\ & \z8|mem~1478\ # !\z8|mem~1476_combout\ & (\z8|mem~1471\)) # !\z13|mem_initial~61\ & (\z8|mem~1476_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1478\,
	datac => \z8|mem~1471\,
	datad => \z8|mem~1476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1479_combout\);

\z18|sram~636\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[22]~45\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1469_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1479_combout\))
-- \z18|sram~636_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1469_combout\,
	datad => \z8|mem~1479_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[22]~45\,
	regout => \z18|sram~636_regout\);

\z4|y1[22]~53\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[22]~53_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[22]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[22]~53_combout\);

\z16|result~86\ : cyclone_lcell
-- Equation(s):
-- \z16|result~86_combout\ = \z4|y1[22]~53_combout\ $ (\z8|mem~2373_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2373_combout\,
	datac => \z4|y1[22]~53_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~86_combout\);

\z16|result~22\ : cyclone_lcell
-- Equation(s):
-- \z16|result~22_combout\ = \z4|y1[22]~53_combout\ & (\z8|Equal0~1_combout\ & \z8|mem~2373_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[22]~53_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~22_combout\);

\z8|mem~797\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2434\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L732Q) # !\z13|mem_initial~59\ & \z8|mem~669_regout\)
-- \z8|mem~797_regout\ = DFFEAS(\z8|mem~2434\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~669_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2434\,
	regout => \z8|mem~797_regout\);

\z8|mem~669\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2417\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~797_regout\ # !\z13|mem_initial~68\ & (F1L604Q))
-- \z8|mem~669_regout\ = DFFEAS(\z8|mem~2417\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~797_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2417\,
	regout => \z8|mem~669_regout\);

\z8|mem~605\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1629\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~861_regout\ # !\z13|mem_initial~61\ & (F1L540Q))
-- \z8|mem~605_regout\ = DFFEAS(\z8|mem~1629\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~861_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1629\,
	regout => \z8|mem~605_regout\);

\z8|mem~989\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1630\ = \z13|mem_initial~59\ & (\z8|mem~1629\ & (F1L860Q) # !\z8|mem~1629\ & \z8|mem~733_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1629\)
-- \z8|mem~989_regout\ = DFFEAS(\z8|mem~1630\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~733_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1629\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1630\,
	regout => \z8|mem~989_regout\);

\z8|mem~733\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1942\ = \z13|mem_initial~68\ & (F1L668Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~605_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~733_regout\ = DFFEAS(\z8|mem~1942\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~605_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1942\,
	regout => \z8|mem~733_regout\);

\z8|mem~861\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1943\ = \z13|mem_initial~70\ & (\z8|mem~1942\ & \z8|mem~989_regout\ # !\z8|mem~1942\ & (F1L764Q)) # !\z13|mem_initial~70\ & (\z8|mem~1942\)
-- \z8|mem~861_regout\ = DFFEAS(\z8|mem~1943\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~989_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1942\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1943\,
	regout => \z8|mem~861_regout\);

\z8|mem~637\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~637_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(23),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~637_regout\);

\z8|mem~893\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1945\ = \z13|mem_initial~70\ & (F1L796Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~637_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~893_regout\ = DFFEAS(\z8|mem~1945\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~637_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1945\,
	regout => \z8|mem~893_regout\);

\z8|mem~765\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1626\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L700Q) # !\z13|mem_initial~59\ & \z8|mem~637_regout\)
-- \z8|mem~765_regout\ = DFFEAS(\z8|mem~1626\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~637_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1626\,
	regout => \z8|mem~765_regout\);

\z8|mem~1021\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1627\ = \z13|mem_initial~61\ & (\z8|mem~1626\ & (F1L892Q) # !\z8|mem~1626\ & \z8|mem~893_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1626\)
-- \z8|mem~1021_regout\ = DFFEAS(\z8|mem~1627\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~893_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1626\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1627\,
	regout => \z8|mem~1021_regout\);

\z8|mem~573\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1940\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & F1L508Q & !\z13|mem_initial~68\
-- \z8|mem~573_regout\ = DFFEAS(\z8|mem~1940\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1940\,
	regout => \z8|mem~573_regout\);

\z8|mem~701\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1624\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L636Q) # !\z13|mem_initial~59\ & \z8|mem~573_regout\)
-- \z8|mem~701_regout\ = DFFEAS(\z8|mem~1624\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~573_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1624\,
	regout => \z8|mem~701_regout\);

\z8|mem~957\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1625\ = \z8|mem~1624\ & (F1L828Q # !\z13|mem_initial~61\)
-- \z8|mem~957_regout\ = DFFEAS(\z8|mem~1625\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1624\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1625\,
	regout => \z8|mem~957_regout\);

\z8|mem~1628\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1628_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1625\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1627\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1627\,
	datad => \z8|mem~1625\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1628_combout\);

\z8|mem~1631\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1631_combout\ = \z13|mem_initial~55\ & (\z8|mem~1628_combout\ & (\z8|mem~1630\) # !\z8|mem~1628_combout\ & \z8|mem~2434\) # !\z13|mem_initial~55\ & (\z8|mem~1628_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2434\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1630\,
	datad => \z8|mem~1628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1631_combout\);

\z8|mem~285\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1632\ = \z13|mem_initial~55\ & (F1L220Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~253_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~285_regout\ = DFFEAS(\z8|mem~1632\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~253_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1632\,
	regout => \z8|mem~285_regout\);

\z8|mem~221\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1633\ = \z13|mem_initial~57_combout\ & (\z8|mem~1632\ & (F1L156Q) # !\z8|mem~1632\ & \z8|mem~189_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1632\)
-- \z8|mem~221_regout\ = DFFEAS(\z8|mem~1633\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~189_regout\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1632\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1633\,
	regout => \z8|mem~221_regout\);

\z8|mem~189\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1930\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L124Q) # !\z13|mem_initial~64_combout\ & \z8|mem~221_regout\)
-- \z8|mem~189_regout\ = DFFEAS(\z8|mem~1930\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~221_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1930\,
	regout => \z8|mem~189_regout\);

\z8|mem~541\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1639\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L476Q) # !\z13|mem_initial~55\ & \z8|mem~509_regout\)
-- \z8|mem~541_regout\ = DFFEAS(\z8|mem~1639\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~509_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1639\,
	regout => \z8|mem~541_regout\);

\z8|mem~445\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1937\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L380Q) # !\z13|mem_initial~64_combout\ & \z8|mem~477_regout\)
-- \z8|mem~445_regout\ = DFFEAS(\z8|mem~1937\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~477_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1937\,
	regout => \z8|mem~445_regout\);

\z8|mem~509\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1938\ = \z13|mem_initial~66\ & (\z8|mem~1937\ & (F1L444Q) # !\z8|mem~1937\ & \z8|mem~541_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1937\)
-- \z8|mem~509_regout\ = DFFEAS(\z8|mem~1938\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~541_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1937\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1938\,
	regout => \z8|mem~509_regout\);

\z8|mem~477\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1640\ = \z13|mem_initial~57_combout\ & (\z8|mem~1639\ & (F1L412Q) # !\z8|mem~1639\ & \z8|mem~445_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1639\)
-- \z8|mem~477_regout\ = DFFEAS(\z8|mem~1640\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~445_regout\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1639\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1640\,
	regout => \z8|mem~477_regout\);

\z8|mem~317\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1634\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # F1L252Q) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~381_regout\)
-- \z8|mem~317_regout\ = DFFEAS(\z8|mem~1634\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(23),
	datad => \z8|mem~381_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1634\,
	regout => \z8|mem~317_regout\);

\z8|mem~413\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1932\ = \z13|mem_initial~66\ & (F1L348Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~349_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~413_regout\ = DFFEAS(\z8|mem~1932\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~349_regout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1932\,
	regout => \z8|mem~413_regout\);

\z8|mem~381\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1933\ = \z13|mem_initial~64_combout\ & (\z8|mem~1932\ & (F1L316Q) # !\z8|mem~1932\ & \z8|mem~317_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1932\)
-- \z8|mem~381_regout\ = DFFEAS(\z8|mem~1933\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~317_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1932\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1933\,
	regout => \z8|mem~381_regout\);

\z8|mem~349\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1635\ = \z13|mem_initial~55\ & (\z8|mem~1634\ & (F1L284Q) # !\z8|mem~1634\ & \z8|mem~413_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1634\)
-- \z8|mem~349_regout\ = DFFEAS(\z8|mem~1635\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~413_regout\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1634\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1635\,
	regout => \z8|mem~349_regout\);

\z8|mem~93\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1934\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & F1L60Q & !\z13|mem_initial~64_combout\
-- \z8|mem~93_regout\ = DFFEAS(\z8|mem~1934\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1934\,
	regout => \z8|mem~93_regout\);

\z8|mem~61\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1636\ = \z13|mem_initial~57_combout\ & (F1L28Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~125_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~61_regout\ = DFFEAS(\z8|mem~1636\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~125_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(23),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1636\,
	regout => \z8|mem~61_regout\);

\z8|mem~125\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1935\ = \z13|mem_initial~64_combout\ & (\z8|mem~1934\ & (F1L92Q) # !\z8|mem~1934\ & \z8|mem~61_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1934\)
-- \z8|mem~125_regout\ = DFFEAS(\z8|mem~1935\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~61_regout\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1934\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1935\,
	regout => \z8|mem~125_regout\);

\z8|mem~1637\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1637_combout\ = \z8|mem~1636\ & (\z8|mem~93_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~93_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1636\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1637_combout\);

\z8|mem~1638\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1638_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~1635\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & (\z8|mem~1637_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1635\,
	datad => \z8|mem~1637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1638_combout\);

\z8|mem~1641\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1641_combout\ = \z13|mem_initial~59\ & (\z8|mem~1638_combout\ & (\z8|mem~1640\) # !\z8|mem~1638_combout\ & \z8|mem~1633\) # !\z13|mem_initial~59\ & (\z8|mem~1638_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1633\,
	datac => \z8|mem~1640\,
	datad => \z8|mem~1638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1641_combout\);

\z18|sram~605\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[23]~54\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1631_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1641_combout\))
-- \z18|sram~605_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1631_combout\,
	datad => \z8|mem~1641_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[23]~54\,
	regout => \z18|sram~605_regout\);

\z4|y1[23]~62\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[23]~62_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[23]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[23]~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[23]~62_combout\);

\z16|result~87\ : cyclone_lcell
-- Equation(s):
-- \z16|result~87_combout\ = \z4|y1[23]~62_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2371_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7788",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2371_combout\,
	datad => \z4|y1[23]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~87_combout\);

\z8|mem~1941\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1941_combout\ = \z13|mem_initial~68\ & (\z8|mem~1940\ & \z8|mem~957_regout\ # !\z8|mem~1940\ & (\z8|mem~701_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~1940\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~957_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~701_regout\,
	datad => \z8|mem~1940\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1941_combout\);

\z8|mem~1946\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1946_combout\ = \z8|mem~1945\ & (\z8|mem~1021_regout\ # !\z13|mem_initial~68\) # !\z8|mem~1945\ & \z8|mem~765_regout\ & (\z13|mem_initial~68\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~765_regout\,
	datab => \z8|mem~1021_regout\,
	datac => \z8|mem~1945\,
	datad => \z13|mem_initial~68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1946_combout\);

\z8|mem~1944\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1944_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2417\ # !\z13|mem_initial~66\ & (\z8|mem~1943\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2417\,
	datad => \z8|mem~1943\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1944_combout\);

\z8|mem~1947\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1947_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1944_combout\ & (\z8|mem~1946_combout\) # !\z8|mem~1944_combout\ & \z8|mem~1941_combout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1944_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1941_combout\,
	datac => \z8|mem~1946_combout\,
	datad => \z8|mem~1944_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1947_combout\);

\z8|rd1[23]~63\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[23]~63_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1939_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1947_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1939_combout\,
	datab => \z8|mem~1947_combout\,
	datac => \z13|mem_initial~72_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[23]~63_combout\);

\z16|Add0~191\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~191_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[23]~62_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[23]~62_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1514",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z4|y1[23]~62_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~191_combout\);

\z8|mem~568\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1570\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & F1L503Q
-- \z8|mem~568_regout\ = DFFEAS(\z8|mem~1570\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9898",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(18),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1570\,
	regout => \z8|mem~568_regout\);

\z8|mem~696\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2048\ = \z13|mem_initial~68\ & (F1L631Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~568_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~696_regout\ = DFFEAS(\z8|mem~2048\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~568_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2048\,
	regout => \z8|mem~696_regout\);

\z8|mem~952\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2049\ = \z8|mem~2048\ & (F1L823Q # !\z13|mem_initial~70\)
-- \z8|mem~952_regout\ = DFFEAS(\z8|mem~2049\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2048\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2049\,
	regout => \z8|mem~952_regout\);

\z8|mem~1571\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1571_combout\ = \z8|mem~1570\ & (\z8|mem~952_regout\ # !\z13|mem_initial~59\) # !\z8|mem~1570\ & (\z8|mem~696_regout\ & \z13|mem_initial~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~952_regout\,
	datab => \z8|mem~696_regout\,
	datac => \z8|mem~1570\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1571_combout\);

\z8|mem~600\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1575\ = \z13|mem_initial~59\ & (\z8|mem~728_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L535Q & !\z13|mem_initial~61\)
-- \z8|mem~600_regout\ = DFFEAS(\z8|mem~1575\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~728_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1575\,
	regout => \z8|mem~600_regout\);

\z8|mem~984\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1576\ = \z13|mem_initial~61\ & (\z8|mem~1575\ & (F1L855Q) # !\z8|mem~1575\ & \z8|mem~856_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1575\)
-- \z8|mem~984_regout\ = DFFEAS(\z8|mem~1576\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~856_regout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~1575\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1576\,
	regout => \z8|mem~984_regout\);

\z8|mem~856\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2050\ = \z13|mem_initial~70\ & (F1L759Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~600_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~856_regout\ = DFFEAS(\z8|mem~2050\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~600_regout\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2050\,
	regout => \z8|mem~856_regout\);

\z8|mem~728\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2051\ = \z13|mem_initial~68\ & (\z8|mem~2050\ & \z8|mem~984_regout\ # !\z8|mem~2050\ & (F1L663Q)) # !\z13|mem_initial~68\ & (\z8|mem~2050\)
-- \z8|mem~728_regout\ = DFFEAS(\z8|mem~2051\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~984_regout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2050\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2051\,
	regout => \z8|mem~728_regout\);

\z8|mem~792\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2437\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L727Q) # !\z13|mem_initial~59\ & \z8|mem~664_regout\)
-- \z8|mem~792_regout\ = DFFEAS(\z8|mem~2437\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~664_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2437\,
	regout => \z8|mem~792_regout\);

\z8|mem~632\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~632_regout\ = DFFEAS(\z5|y1\(18), GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1\(18),
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~632_regout\);

\z8|mem~760\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2053\ = \z13|mem_initial~68\ & (F1L695Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~632_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~760_regout\ = DFFEAS(\z8|mem~2053\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~632_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2053\,
	regout => \z8|mem~760_regout\);

\z8|mem~888\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1572\ = \z13|mem_initial~61\ & (F1L791Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~632_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~888_regout\ = DFFEAS(\z8|mem~1572\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~632_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1572\,
	regout => \z8|mem~888_regout\);

\z8|mem~1016\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2054\ = \z13|mem_initial~70\ & (\z8|mem~2053\ & (F1L887Q) # !\z8|mem~2053\ & \z8|mem~888_regout\) # !\z13|mem_initial~70\ & (\z8|mem~2053\)
-- \z8|mem~1016_regout\ = DFFEAS(\z8|mem~2054\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~888_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2053\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2054\,
	regout => \z8|mem~1016_regout\);

\z8|mem~1573\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1573_combout\ = \z13|mem_initial~59\ & (\z8|mem~1572\ & (\z8|mem~1016_regout\) # !\z8|mem~1572\ & \z8|mem~760_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1572\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~760_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1016_regout\,
	datad => \z8|mem~1572\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1573_combout\);

\z8|mem~1574\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1574_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # \z8|mem~2437\) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~1573_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~2437\,
	datad => \z8|mem~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1574_combout\);

\z8|mem~1577\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1577_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1574_combout\ & (\z8|mem~1576\) # !\z8|mem~1574_combout\ & \z8|mem~1571_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1574_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1571_combout\,
	datac => \z8|mem~1576\,
	datad => \z8|mem~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1577_combout\);

\z8|mem~376\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1578\ = \z13|mem_initial~55\ & (\z8|mem~408_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L311Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~376_regout\ = DFFEAS(\z8|mem~1578\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~408_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1578\,
	regout => \z8|mem~376_regout\);

\z8|mem~312\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2038\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L247Q) # !\z13|mem_initial~64_combout\ & \z8|mem~344_regout\)
-- \z8|mem~312_regout\ = DFFEAS(\z8|mem~2038\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~344_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2038\,
	regout => \z8|mem~312_regout\);

\z8|mem~408\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2039\ = \z13|mem_initial~66\ & (\z8|mem~2038\ & \z8|mem~376_regout\ # !\z8|mem~2038\ & (F1L343Q)) # !\z13|mem_initial~66\ & (\z8|mem~2038\)
-- \z8|mem~408_regout\ = DFFEAS(\z8|mem~2039\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~376_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2038\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2039\,
	regout => \z8|mem~408_regout\);

\z8|mem~344\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1579\ = \z13|mem_initial~57_combout\ & (\z8|mem~1578\ & (F1L279Q) # !\z8|mem~1578\ & \z8|mem~312_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1578\)
-- \z8|mem~344_regout\ = DFFEAS(\z8|mem~1579\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~312_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~1578\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1579\,
	regout => \z8|mem~344_regout\);

\z8|mem~504\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1585\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~440_regout\ # !\z13|mem_initial~57_combout\ & (F1L439Q))
-- \z8|mem~504_regout\ = DFFEAS(\z8|mem~1585\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~440_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1585\,
	regout => \z8|mem~504_regout\);

\z8|mem~536\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2045\ = \z13|mem_initial~66\ & (F1L471Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~472_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~536_regout\ = DFFEAS(\z8|mem~2045\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~472_regout\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2045\,
	regout => \z8|mem~536_regout\);

\z8|mem~440\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2046\ = \z13|mem_initial~64_combout\ & (\z8|mem~2045\ & \z8|mem~504_regout\ # !\z8|mem~2045\ & (F1L375Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2045\)
-- \z8|mem~440_regout\ = DFFEAS(\z8|mem~2046\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~504_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2045\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2046\,
	regout => \z8|mem~440_regout\);

\z8|mem~472\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1586\ = \z13|mem_initial~55\ & (\z8|mem~1585\ & (F1L407Q) # !\z8|mem~1585\ & \z8|mem~536_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1585\)
-- \z8|mem~472_regout\ = DFFEAS(\z8|mem~1586\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~536_regout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~1585\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1586\,
	regout => \z8|mem~472_regout\);

\z8|mem~56\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2042\ = \z13|mem_initial~64_combout\ & (F1L23Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~88_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~56_regout\ = DFFEAS(\z8|mem~2042\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~88_regout\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2042\,
	regout => \z8|mem~56_regout\);

\z8|mem~120\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2043\ = \z8|mem~2042\ & (F1L87Q # !\z13|mem_initial~66\)
-- \z8|mem~120_regout\ = DFFEAS(\z8|mem~2043\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2042\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2043\,
	regout => \z8|mem~120_regout\);

\z8|mem~1582\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1582_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~120_regout\ & !\z13|mem_initial~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~120_regout\,
	datac => \z13|mem_initial~57_combout\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1582_combout\);

\z8|mem~88\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1583\ = \z13|mem_initial~57_combout\ & (\z8|mem~1582_combout\ & (F1L55Q) # !\z8|mem~1582_combout\ & \z8|mem~56_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1582_combout\)
-- \z8|mem~88_regout\ = DFFEAS(\z8|mem~1583\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~56_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~1582_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1583\,
	regout => \z8|mem~88_regout\);

\z8|mem~248\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1580\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~184_regout\ # !\z13|mem_initial~57_combout\ & (F1L183Q))
-- \z8|mem~248_regout\ = DFFEAS(\z8|mem~1580\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~184_regout\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1580\,
	regout => \z8|mem~248_regout\);

\z8|mem~280\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2040\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L215Q) # !\z13|mem_initial~66\ & \z8|mem~216_regout\)
-- \z8|mem~280_regout\ = DFFEAS(\z8|mem~2040\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~216_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2040\,
	regout => \z8|mem~280_regout\);

\z8|mem~184\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2041\ = \z13|mem_initial~64_combout\ & (\z8|mem~2040\ & \z8|mem~248_regout\ # !\z8|mem~2040\ & (F1L119Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2040\)
-- \z8|mem~184_regout\ = DFFEAS(\z8|mem~2041\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~248_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~2040\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2041\,
	regout => \z8|mem~184_regout\);

\z8|mem~216\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1581\ = \z13|mem_initial~55\ & (\z8|mem~1580\ & (F1L151Q) # !\z8|mem~1580\ & \z8|mem~280_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1580\)
-- \z8|mem~216_regout\ = DFFEAS(\z8|mem~1581\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~280_regout\,
	datac => \z5|y1\(18),
	datad => \z8|mem~1580\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1581\,
	regout => \z8|mem~216_regout\);

\z8|mem~1584\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1584_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1581\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & \z8|mem~1583\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1583\,
	datad => \z8|mem~1581\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1584_combout\);

\z8|mem~1587\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1587_combout\ = \z13|mem_initial~61\ & (\z8|mem~1584_combout\ & (\z8|mem~1586\) # !\z8|mem~1584_combout\ & \z8|mem~1579\) # !\z13|mem_initial~61\ & (\z8|mem~1584_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1579\,
	datac => \z8|mem~1586\,
	datad => \z8|mem~1584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1587_combout\);

\z18|sram~632\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[18]~51\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1577_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1587_combout\))
-- \z18|sram~632_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1577_combout\,
	datad => \z8|mem~1587_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[18]~51\,
	regout => \z18|sram~632_regout\);

\z4|y1[18]~59\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[18]~59_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[18]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[18]~51\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[18]~59_combout\);

\z8|mem~2044\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2044_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~2041\) # !\z13|mem_initial~68\ & \z8|mem~2043\ & !\z13|mem_initial~70\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2043\,
	datab => \z13|mem_initial~68\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~2041\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2044_combout\);

\z8|mem~2047\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2047_combout\ = \z13|mem_initial~70\ & (\z8|mem~2044_combout\ & (\z8|mem~2046\) # !\z8|mem~2044_combout\ & \z8|mem~2039\) # !\z13|mem_initial~70\ & (\z8|mem~2044_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2039\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2044_combout\,
	datad => \z8|mem~2046\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2047_combout\);

\z8|mem~2056\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2056_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2047_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~2047_combout\ # !\z12|pc_out\(4) & (\z8|mem~2055_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2047_combout\,
	datad => \z8|mem~2055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2056_combout\);

\z16|result~18\ : cyclone_lcell
-- Equation(s):
-- \z16|result~18_combout\ = \z8|Equal0~1_combout\ & \z4|y1[18]~59_combout\ & (\z8|mem~2056_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[18]~59_combout\,
	datad => \z8|mem~2056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~18_combout\);

\z16|ShiftRight0~22\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~22_combout\ = \z8|Equal0~1_combout\ & (!\z4|y1[3]~43_combout\ # !\z4|y1[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~22_combout\);

\z8|mem~795\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2450\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L730Q) # !\z13|mem_initial~59\ & \z8|mem~667_regout\)
-- \z8|mem~795_regout\ = DFFEAS(\z8|mem~2450\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~667_regout\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2450\,
	regout => \z8|mem~795_regout\);

\z8|mem~667\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2414\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~795_regout\ # !\z13|mem_initial~68\ & (F1L602Q))
-- \z8|mem~667_regout\ = DFFEAS(\z8|mem~2414\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~795_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2414\,
	regout => \z8|mem~667_regout\);

\z8|mem~603\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1341\ = \z13|mem_initial~61\ & (\z8|mem~859_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L538Q & !\z13|mem_initial~59\)
-- \z8|mem~603_regout\ = DFFEAS(\z8|mem~1341\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~859_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1341\,
	regout => \z8|mem~603_regout\);

\z8|mem~987\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1342\ = \z13|mem_initial~59\ & (\z8|mem~1341\ & (F1L858Q) # !\z8|mem~1341\ & \z8|mem~731_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1341\)
-- \z8|mem~987_regout\ = DFFEAS(\z8|mem~1342\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~731_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1341\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1342\,
	regout => \z8|mem~987_regout\);

\z8|mem~731\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1996\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L666Q) # !\z13|mem_initial~68\ & \z8|mem~603_regout\)
-- \z8|mem~731_regout\ = DFFEAS(\z8|mem~1996\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~603_regout\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1996\,
	regout => \z8|mem~731_regout\);

\z8|mem~859\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1997\ = \z13|mem_initial~70\ & (\z8|mem~1996\ & \z8|mem~987_regout\ # !\z8|mem~1996\ & (F1L762Q)) # !\z13|mem_initial~70\ & (\z8|mem~1996\)
-- \z8|mem~859_regout\ = DFFEAS(\z8|mem~1997\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~987_regout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1996\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1997\,
	regout => \z8|mem~859_regout\);

\z8|mem~635\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1999\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~891_regout\ # !\z13|mem_initial~70\ & (F1L570Q))
-- \z8|mem~635_regout\ = DFFEAS(\z8|mem~1999\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~891_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1999\,
	regout => \z8|mem~635_regout\);

\z8|mem~763\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1338\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # F1L698Q) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~635_regout\)
-- \z8|mem~763_regout\ = DFFEAS(\z8|mem~1338\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(21),
	datad => \z8|mem~635_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1338\,
	regout => \z8|mem~763_regout\);

\z8|mem~891\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1339\ = \z13|mem_initial~61\ & (\z8|mem~1338\ & \z8|mem~1019_regout\ # !\z8|mem~1338\ & (F1L794Q)) # !\z13|mem_initial~61\ & (\z8|mem~1338\)
-- \z8|mem~891_regout\ = DFFEAS(\z8|mem~1339\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1019_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1338\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1339\,
	regout => \z8|mem~891_regout\);

\z8|mem~1019\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2000\ = \z13|mem_initial~68\ & (\z8|mem~1999\ & (F1L890Q) # !\z8|mem~1999\ & \z8|mem~763_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1999\)
-- \z8|mem~1019_regout\ = DFFEAS(\z8|mem~2000\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~763_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1999\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2000\,
	regout => \z8|mem~1019_regout\);

\z8|mem~571\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1994\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & F1L506Q & !\z13|mem_initial~68\
-- \z8|mem~571_regout\ = DFFEAS(\z8|mem~1994\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1994\,
	regout => \z8|mem~571_regout\);

\z8|mem~699\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1336\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L634Q) # !\z13|mem_initial~59\ & \z8|mem~571_regout\)
-- \z8|mem~699_regout\ = DFFEAS(\z8|mem~1336\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~571_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1336\,
	regout => \z8|mem~699_regout\);

\z8|mem~955\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1337\ = \z8|mem~1336\ & (F1L826Q # !\z13|mem_initial~61\)
-- \z8|mem~955_regout\ = DFFEAS(\z8|mem~1337\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1336\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1337\,
	regout => \z8|mem~955_regout\);

\z8|mem~1340\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1340_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1337\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1339\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1339\,
	datad => \z8|mem~1337\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1340_combout\);

\z8|mem~1343\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1343_combout\ = \z13|mem_initial~55\ & (\z8|mem~1340_combout\ & (\z8|mem~1342\) # !\z8|mem~1340_combout\ & \z8|mem~2450\) # !\z13|mem_initial~55\ & (\z8|mem~1340_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2450\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1342\,
	datad => \z8|mem~1340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1343_combout\);

\z8|mem~315\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1346\ = \z13|mem_initial~57_combout\ & (F1L250Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~379_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~315_regout\ = DFFEAS(\z8|mem~1346\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~379_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1346\,
	regout => \z8|mem~315_regout\);

\z8|mem~411\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1986\ = \z13|mem_initial~66\ & (F1L346Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~347_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~411_regout\ = DFFEAS(\z8|mem~1986\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~347_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1986\,
	regout => \z8|mem~411_regout\);

\z8|mem~379\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1987\ = \z13|mem_initial~64_combout\ & (\z8|mem~1986\ & (F1L314Q) # !\z8|mem~1986\ & \z8|mem~315_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1986\)
-- \z8|mem~379_regout\ = DFFEAS(\z8|mem~1987\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~315_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1986\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1987\,
	regout => \z8|mem~379_regout\);

\z8|mem~347\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1347\ = \z13|mem_initial~55\ & (\z8|mem~1346\ & (F1L282Q) # !\z8|mem~1346\ & \z8|mem~411_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1346\)
-- \z8|mem~347_regout\ = DFFEAS(\z8|mem~1347\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~411_regout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1346\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1347\,
	regout => \z8|mem~347_regout\);

\z8|mem~91\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1988\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & F1L58Q & !\z13|mem_initial~64_combout\
-- \z8|mem~91_regout\ = DFFEAS(\z8|mem~1988\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1988\,
	regout => \z8|mem~91_regout\);

\z8|mem~59\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1348\ = \z13|mem_initial~57_combout\ & (F1L26Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~123_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~59_regout\ = DFFEAS(\z8|mem~1348\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~123_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1348\,
	regout => \z8|mem~59_regout\);

\z8|mem~123\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1989\ = \z13|mem_initial~64_combout\ & (\z8|mem~1988\ & (F1L90Q) # !\z8|mem~1988\ & \z8|mem~59_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1988\)
-- \z8|mem~123_regout\ = DFFEAS(\z8|mem~1989\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~59_regout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1988\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1989\,
	regout => \z8|mem~123_regout\);

\z8|mem~1349\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1349_combout\ = \z8|mem~1348\ & (\z8|mem~91_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~91_regout\,
	datac => \z8|mem~1348\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1349_combout\);

\z8|mem~1350\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1350_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1347\ # !\z13|mem_initial~61\ & (\z8|mem~1349_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1347\,
	datad => \z8|mem~1349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1350_combout\);

\z8|mem~539\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1351\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L474Q) # !\z13|mem_initial~55\ & \z8|mem~507_regout\)
-- \z8|mem~539_regout\ = DFFEAS(\z8|mem~1351\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~507_regout\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1351\,
	regout => \z8|mem~539_regout\);

\z8|mem~443\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1991\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L378Q) # !\z13|mem_initial~64_combout\ & \z8|mem~475_regout\)
-- \z8|mem~443_regout\ = DFFEAS(\z8|mem~1991\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~475_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1991\,
	regout => \z8|mem~443_regout\);

\z8|mem~507\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1992\ = \z13|mem_initial~66\ & (\z8|mem~1991\ & (F1L442Q) # !\z8|mem~1991\ & \z8|mem~539_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1991\)
-- \z8|mem~507_regout\ = DFFEAS(\z8|mem~1992\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~539_regout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1991\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1992\,
	regout => \z8|mem~507_regout\);

\z8|mem~475\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1352\ = \z13|mem_initial~57_combout\ & (\z8|mem~1351\ & (F1L410Q) # !\z8|mem~1351\ & \z8|mem~443_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1351\)
-- \z8|mem~475_regout\ = DFFEAS(\z8|mem~1352\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~443_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1351\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1352\,
	regout => \z8|mem~475_regout\);

\z8|mem~283\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1344\ = \z13|mem_initial~55\ & (F1L218Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~251_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~283_regout\ = DFFEAS(\z8|mem~1344\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~251_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1344\,
	regout => \z8|mem~283_regout\);

\z8|mem~187\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1984\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L122Q) # !\z13|mem_initial~64_combout\ & \z8|mem~219_regout\)
-- \z8|mem~187_regout\ = DFFEAS(\z8|mem~1984\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~219_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1984\,
	regout => \z8|mem~187_regout\);

\z8|mem~251\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1985\ = \z13|mem_initial~66\ & (\z8|mem~1984\ & (F1L186Q) # !\z8|mem~1984\ & \z8|mem~283_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1984\)
-- \z8|mem~251_regout\ = DFFEAS(\z8|mem~1985\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~283_regout\,
	datac => \z5|y1\(21),
	datad => \z8|mem~1984\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1985\,
	regout => \z8|mem~251_regout\);

\z8|mem~219\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1345\ = \z8|mem~1344\ & (F1L154Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1344\ & \z8|mem~187_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~219_regout\ = DFFEAS(\z8|mem~1345\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(21), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~187_regout\,
	datab => \z8|mem~1344\,
	datac => \z5|y1\(21),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1345\,
	regout => \z8|mem~219_regout\);

\z8|mem~1353\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1353_combout\ = \z13|mem_initial~59\ & (\z8|mem~1350_combout\ & \z8|mem~1352\ # !\z8|mem~1350_combout\ & (\z8|mem~1345\)) # !\z13|mem_initial~59\ & \z8|mem~1350_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1350_combout\,
	datac => \z8|mem~1352\,
	datad => \z8|mem~1345\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1353_combout\);

\z18|sram~603\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[21]~38\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1343_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1353_combout\))
-- \z18|sram~603_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1343_combout\,
	datad => \z8|mem~1353_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[21]~38\,
	regout => \z18|sram~603_regout\);

\z4|y1[21]~46\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[21]~46_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[21]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[21]~38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[21]~46_combout\);

\z16|result~85\ : cyclone_lcell
-- Equation(s):
-- \z16|result~85_combout\ = \z4|y1[21]~46_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2374_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3ccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[21]~46_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~85_combout\);

\z16|result~21\ : cyclone_lcell
-- Equation(s):
-- \z16|result~21_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2374_combout\ & \z4|y1[21]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2374_combout\,
	datad => \z4|y1[21]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~21_combout\);

\z8|mem~803\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2433\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L738Q) # !\z13|mem_initial~59\ & \z8|mem~675_regout\)
-- \z8|mem~803_regout\ = DFFEAS(\z8|mem~2433\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~675_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2433\,
	regout => \z8|mem~803_regout\);

\z8|mem~675\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2422\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~803_regout\ # !\z13|mem_initial~68\ & (F1L610Q))
-- \z8|mem~675_regout\ = DFFEAS(\z8|mem~2422\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~803_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2422\,
	regout => \z8|mem~675_regout\);

\z8|mem~611\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1647\ = \z13|mem_initial~61\ & (\z8|mem~867_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L546Q & !\z13|mem_initial~59\)
-- \z8|mem~611_regout\ = DFFEAS(\z8|mem~1647\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~867_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1647\,
	regout => \z8|mem~611_regout\);

\z8|mem~995\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1648\ = \z13|mem_initial~59\ & (\z8|mem~1647\ & (F1L866Q) # !\z8|mem~1647\ & \z8|mem~739_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1647\)
-- \z8|mem~995_regout\ = DFFEAS(\z8|mem~1648\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~739_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1647\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1648\,
	regout => \z8|mem~995_regout\);

\z8|mem~739\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1852\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L674Q) # !\z13|mem_initial~68\ & \z8|mem~611_regout\)
-- \z8|mem~739_regout\ = DFFEAS(\z8|mem~1852\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~611_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1852\,
	regout => \z8|mem~739_regout\);

\z8|mem~867\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1853\ = \z13|mem_initial~70\ & (\z8|mem~1852\ & \z8|mem~995_regout\ # !\z8|mem~1852\ & (F1L770Q)) # !\z13|mem_initial~70\ & (\z8|mem~1852\)
-- \z8|mem~867_regout\ = DFFEAS(\z8|mem~1853\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~995_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1852\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1853\,
	regout => \z8|mem~867_regout\);

\z8|mem~643\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~643_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[29]~265\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~643_regout\);

\z8|mem~899\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1855\ = \z13|mem_initial~70\ & (F1L802Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~643_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~899_regout\ = DFFEAS(\z8|mem~1855\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~643_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1855\,
	regout => \z8|mem~899_regout\);

\z8|mem~771\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1644\ = \z13|mem_initial~59\ & (F1L706Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~643_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~771_regout\ = DFFEAS(\z8|mem~1644\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~643_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1644\,
	regout => \z8|mem~771_regout\);

\z8|mem~1027\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1645\ = \z13|mem_initial~61\ & (\z8|mem~1644\ & (F1L898Q) # !\z8|mem~1644\ & \z8|mem~899_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1644\)
-- \z8|mem~1027_regout\ = DFFEAS(\z8|mem~1645\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~899_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1644\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1645\,
	regout => \z8|mem~1027_regout\);

\z8|mem~579\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1850\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & F1L514Q & !\z13|mem_initial~68\
-- \z8|mem~579_regout\ = DFFEAS(\z8|mem~1850\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1850\,
	regout => \z8|mem~579_regout\);

\z8|mem~707\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1642\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L642Q) # !\z13|mem_initial~59\ & \z8|mem~579_regout\)
-- \z8|mem~707_regout\ = DFFEAS(\z8|mem~1642\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~579_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1642\,
	regout => \z8|mem~707_regout\);

\z8|mem~963\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1643\ = \z8|mem~1642\ & (F1L834Q # !\z13|mem_initial~61\)
-- \z8|mem~963_regout\ = DFFEAS(\z8|mem~1643\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1642\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1643\,
	regout => \z8|mem~963_regout\);

\z8|mem~1646\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1646_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1643\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1645\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1645\,
	datad => \z8|mem~1643\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1646_combout\);

\z8|mem~1649\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1649_combout\ = \z13|mem_initial~55\ & (\z8|mem~1646_combout\ & (\z8|mem~1648\) # !\z8|mem~1646_combout\ & \z8|mem~2433\) # !\z13|mem_initial~55\ & (\z8|mem~1646_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2433\,
	datac => \z8|mem~1648\,
	datad => \z8|mem~1646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1649_combout\);

\z8|mem~291\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1650\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L226Q) # !\z13|mem_initial~55\ & \z8|mem~259_regout\)
-- \z8|mem~291_regout\ = DFFEAS(\z8|mem~1650\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~259_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1650\,
	regout => \z8|mem~291_regout\);

\z8|mem~259\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1841\ = \z8|mem~1840\ & (F1L194Q # !\z13|mem_initial~66\) # !\z8|mem~1840\ & \z8|mem~291_regout\ & (\z13|mem_initial~66\)
-- \z8|mem~259_regout\ = DFFEAS(\z8|mem~1841\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1840\,
	datab => \z8|mem~291_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1841\,
	regout => \z8|mem~259_regout\);

\z8|mem~227\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1651\ = \z13|mem_initial~57_combout\ & (\z8|mem~1650\ & (F1L162Q) # !\z8|mem~1650\ & \z8|mem~195_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1650\)
-- \z8|mem~227_regout\ = DFFEAS(\z8|mem~1651\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~195_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1650\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1651\,
	regout => \z8|mem~227_regout\);

\z8|mem~547\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1657\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L482Q) # !\z13|mem_initial~55\ & \z8|mem~515_regout\)
-- \z8|mem~547_regout\ = DFFEAS(\z8|mem~1657\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~515_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1657\,
	regout => \z8|mem~547_regout\);

\z8|mem~451\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1847\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L386Q) # !\z13|mem_initial~64_combout\ & \z8|mem~483_regout\)
-- \z8|mem~451_regout\ = DFFEAS(\z8|mem~1847\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~483_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1847\,
	regout => \z8|mem~451_regout\);

\z8|mem~515\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1848\ = \z8|mem~1847\ & (F1L450Q # !\z13|mem_initial~66\) # !\z8|mem~1847\ & \z8|mem~547_regout\ & (\z13|mem_initial~66\)
-- \z8|mem~515_regout\ = DFFEAS(\z8|mem~1848\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~547_regout\,
	datab => \z8|mem~1847\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1848\,
	regout => \z8|mem~515_regout\);

\z8|mem~483\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1658\ = \z13|mem_initial~57_combout\ & (\z8|mem~1657\ & (F1L418Q) # !\z8|mem~1657\ & \z8|mem~451_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1657\)
-- \z8|mem~483_regout\ = DFFEAS(\z8|mem~1658\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~451_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1657\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1658\,
	regout => \z8|mem~483_regout\);

\z8|mem~99\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1844\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & F1L66Q & !\z13|mem_initial~64_combout\
-- \z8|mem~99_regout\ = DFFEAS(\z8|mem~1844\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1844\,
	regout => \z8|mem~99_regout\);

\z8|mem~67\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1654\ = \z13|mem_initial~57_combout\ & (F1L34Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~131_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~67_regout\ = DFFEAS(\z8|mem~1654\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~131_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1654\,
	regout => \z8|mem~67_regout\);

\z8|mem~131\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1845\ = \z8|mem~1844\ & (F1L98Q # !\z13|mem_initial~64_combout\) # !\z8|mem~1844\ & \z8|mem~67_regout\ & (\z13|mem_initial~64_combout\)
-- \z8|mem~131_regout\ = DFFEAS(\z8|mem~1845\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1844\,
	datab => \z8|mem~67_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1845\,
	regout => \z8|mem~131_regout\);

\z8|mem~1655\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1655_combout\ = \z8|mem~1654\ & (\z8|mem~99_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~99_regout\,
	datad => \z8|mem~1654\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1655_combout\);

\z8|mem~323\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1652\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L258Q) # !\z13|mem_initial~57_combout\ & \z8|mem~387_regout\)
-- \z8|mem~323_regout\ = DFFEAS(\z8|mem~1652\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~387_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1652\,
	regout => \z8|mem~323_regout\);

\z8|mem~419\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1842\ = \z13|mem_initial~66\ & (F1L354Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~355_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~419_regout\ = DFFEAS(\z8|mem~1842\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~355_regout\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1842\,
	regout => \z8|mem~419_regout\);

\z8|mem~387\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1843\ = \z13|mem_initial~64_combout\ & (\z8|mem~1842\ & (F1L322Q) # !\z8|mem~1842\ & \z8|mem~323_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1842\)
-- \z8|mem~387_regout\ = DFFEAS(\z8|mem~1843\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~323_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1842\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1843\,
	regout => \z8|mem~387_regout\);

\z8|mem~355\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1653\ = \z13|mem_initial~55\ & (\z8|mem~1652\ & (F1L290Q) # !\z8|mem~1652\ & \z8|mem~419_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1652\)
-- \z8|mem~355_regout\ = DFFEAS(\z8|mem~1653\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~419_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[29]~265\,
	datad => \z8|mem~1652\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1653\,
	regout => \z8|mem~355_regout\);

\z8|mem~1656\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1656_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~1653\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & \z8|mem~1655_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1655_combout\,
	datad => \z8|mem~1653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1656_combout\);

\z8|mem~1659\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1659_combout\ = \z13|mem_initial~59\ & (\z8|mem~1656_combout\ & (\z8|mem~1658\) # !\z8|mem~1656_combout\ & \z8|mem~1651\) # !\z13|mem_initial~59\ & (\z8|mem~1656_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1651\,
	datac => \z8|mem~1658\,
	datad => \z8|mem~1656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1659_combout\);

\z18|sram~611\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[29]~55\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1649_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1659_combout\))
-- \z18|sram~611_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1649_combout\,
	datad => \z8|mem~1659_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[29]~55\,
	regout => \z18|sram~611_regout\);

\z4|y1[29]~63\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[29]~63_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3732",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~53_combout\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[29]~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[29]~63_combout\);

\z16|Add0~197\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~197_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[29]~63_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[29]~63_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1312",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[29]~63_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~197_combout\);

\z8|mem~1851\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1851_combout\ = \z13|mem_initial~68\ & (\z8|mem~1850\ & \z8|mem~963_regout\ # !\z8|mem~1850\ & (\z8|mem~707_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~1850\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~963_regout\,
	datac => \z8|mem~707_regout\,
	datad => \z8|mem~1850\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1851_combout\);

\z8|mem~1856\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1856_combout\ = \z13|mem_initial~68\ & (\z8|mem~1855\ & \z8|mem~1027_regout\ # !\z8|mem~1855\ & (\z8|mem~771_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~1855\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1027_regout\,
	datac => \z8|mem~771_regout\,
	datad => \z8|mem~1855\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1856_combout\);

\z8|mem~1854\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1854_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2422\ # !\z13|mem_initial~66\ & (\z8|mem~1853\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2422\,
	datad => \z8|mem~1853\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1854_combout\);

\z8|mem~1857\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1857_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1854_combout\ & (\z8|mem~1856_combout\) # !\z8|mem~1854_combout\ & \z8|mem~1851_combout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1854_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1851_combout\,
	datac => \z8|mem~1856_combout\,
	datad => \z8|mem~1854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1857_combout\);

\z8|rd1[29]~49\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[29]~49_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1849_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1857_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~1849_combout\,
	datad => \z8|mem~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[29]~49_combout\);

\z16|ShiftLeft0~96\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~96_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2384_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2375_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2384_combout\,
	datad => \z8|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~96_combout\);

\z8|mem~570\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1552\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L505Q & !\z13|mem_initial~59\)
-- \z8|mem~570_regout\ = DFFEAS(\z8|mem~1552\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1552\,
	regout => \z8|mem~570_regout\);

\z8|mem~698\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2030\ = \z13|mem_initial~68\ & (F1L633Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~570_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~698_regout\ = DFFEAS(\z8|mem~2030\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~570_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2030\,
	regout => \z8|mem~698_regout\);

\z8|mem~954\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2031\ = \z8|mem~2030\ & (F1L825Q # !\z13|mem_initial~70\)
-- \z8|mem~954_regout\ = DFFEAS(\z8|mem~2031\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(20),
	datad => \z8|mem~2030\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2031\,
	regout => \z8|mem~954_regout\);

\z8|mem~1553\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1553_combout\ = \z13|mem_initial~59\ & (\z8|mem~1552\ & (\z8|mem~954_regout\) # !\z8|mem~1552\ & \z8|mem~698_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1552\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~698_regout\,
	datac => \z8|mem~954_regout\,
	datad => \z8|mem~1552\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1553_combout\);

\z8|mem~602\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1557\ = \z13|mem_initial~59\ & (\z8|mem~730_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L537Q & !\z13|mem_initial~61\)
-- \z8|mem~602_regout\ = DFFEAS(\z8|mem~1557\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~730_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1557\,
	regout => \z8|mem~602_regout\);

\z8|mem~986\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1558\ = \z13|mem_initial~61\ & (\z8|mem~1557\ & (F1L857Q) # !\z8|mem~1557\ & \z8|mem~858_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1557\)
-- \z8|mem~986_regout\ = DFFEAS(\z8|mem~1558\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~858_regout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~1557\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1558\,
	regout => \z8|mem~986_regout\);

\z8|mem~858\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2032\ = \z13|mem_initial~70\ & (F1L761Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~602_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~858_regout\ = DFFEAS(\z8|mem~2032\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~602_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2032\,
	regout => \z8|mem~858_regout\);

\z8|mem~730\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2033\ = \z13|mem_initial~68\ & (\z8|mem~2032\ & \z8|mem~986_regout\ # !\z8|mem~2032\ & (F1L665Q)) # !\z13|mem_initial~68\ & (\z8|mem~2032\)
-- \z8|mem~730_regout\ = DFFEAS(\z8|mem~2033\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~986_regout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~2032\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2033\,
	regout => \z8|mem~730_regout\);

\z8|mem~666\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2438\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~794_regout\ # !\z13|mem_initial~59\ & (F1L601Q))
-- \z8|mem~666_regout\ = DFFEAS(\z8|mem~2438\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~794_regout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2438\,
	regout => \z8|mem~666_regout\);

\z8|mem~794\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2412\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L729Q) # !\z13|mem_initial~68\ & \z8|mem~666_regout\)
-- \z8|mem~794_regout\ = DFFEAS(\z8|mem~2412\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~666_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2412\,
	regout => \z8|mem~794_regout\);

\z8|mem~634\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~634_regout\ = DFFEAS(\z5|y1\(20), GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1\(20),
	aclr => GND,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~634_regout\);

\z8|mem~762\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2035\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L697Q) # !\z13|mem_initial~68\ & \z8|mem~634_regout\)
-- \z8|mem~762_regout\ = DFFEAS(\z8|mem~2035\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~634_regout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2035\,
	regout => \z8|mem~762_regout\);

\z8|mem~890\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1554\ = \z13|mem_initial~61\ & (F1L793Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~634_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~890_regout\ = DFFEAS(\z8|mem~1554\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~634_regout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1554\,
	regout => \z8|mem~890_regout\);

\z8|mem~1018\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1555\ = \z13|mem_initial~59\ & (\z8|mem~1554\ & (F1L889Q) # !\z8|mem~1554\ & \z8|mem~762_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1554\)
-- \z8|mem~1018_regout\ = DFFEAS(\z8|mem~1555\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~762_regout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~1554\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1555\,
	regout => \z8|mem~1018_regout\);

\z8|mem~1556\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1556_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2438\ # !\z13|mem_initial~55\ & (\z8|mem~1555\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2438\,
	datad => \z8|mem~1555\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1556_combout\);

\z8|mem~1559\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1559_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1556_combout\ & (\z8|mem~1558\) # !\z8|mem~1556_combout\ & \z8|mem~1553_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1556_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1553_combout\,
	datac => \z8|mem~1558\,
	datad => \z8|mem~1556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1559_combout\);

\z8|mem~442\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1567\ = \z13|mem_initial~57_combout\ & (F1L377Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~506_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~442_regout\ = DFFEAS(\z8|mem~1567\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~506_regout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1567\,
	regout => \z8|mem~442_regout\);

\z8|mem~538\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2027\ = \z13|mem_initial~66\ & (F1L473Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~474_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~538_regout\ = DFFEAS(\z8|mem~2027\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~474_regout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2027\,
	regout => \z8|mem~538_regout\);

\z8|mem~506\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2028\ = \z13|mem_initial~64_combout\ & (\z8|mem~2027\ & (F1L441Q) # !\z8|mem~2027\ & \z8|mem~442_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2027\)
-- \z8|mem~506_regout\ = DFFEAS(\z8|mem~2028\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~442_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~2027\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2028\,
	regout => \z8|mem~506_regout\);

\z8|mem~474\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1568\ = \z13|mem_initial~55\ & (\z8|mem~1567\ & (F1L409Q) # !\z8|mem~1567\ & \z8|mem~538_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1567\)
-- \z8|mem~474_regout\ = DFFEAS(\z8|mem~1568\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~538_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(20),
	datad => \z8|mem~1567\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1568\,
	regout => \z8|mem~474_regout\);

\z8|mem~314\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2020\ = \z13|mem_initial~64_combout\ & (F1L249Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~346_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~314_regout\ = DFFEAS(\z8|mem~2020\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~346_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2020\,
	regout => \z8|mem~314_regout\);

\z8|mem~378\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2021\ = \z13|mem_initial~66\ & (\z8|mem~2020\ & (F1L313Q) # !\z8|mem~2020\ & \z8|mem~410_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2020\)
-- \z8|mem~378_regout\ = DFFEAS(\z8|mem~2021\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~410_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(20),
	datad => \z8|mem~2020\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2021\,
	regout => \z8|mem~378_regout\);

\z8|mem~410\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1560\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # F1L345Q) # !\z13|mem_initial~55\ & !\z13|mem_initial~57_combout\ & (\z8|mem~378_regout\)
-- \z8|mem~410_regout\ = DFFEAS(\z8|mem~1560\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~378_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1560\,
	regout => \z8|mem~410_regout\);

\z8|mem~346\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1561\ = \z8|mem~1560\ & (F1L281Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1560\ & \z8|mem~314_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~346_regout\ = DFFEAS(\z8|mem~1561\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~314_regout\,
	datab => \z8|mem~1560\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1561\,
	regout => \z8|mem~346_regout\);

\z8|mem~122\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1564\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & F1L89Q & !\z13|mem_initial~55\
-- \z8|mem~122_regout\ = DFFEAS(\z8|mem~1564\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1564\,
	regout => \z8|mem~122_regout\);

\z8|mem~90\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1565\ = \z13|mem_initial~57_combout\ & (\z8|mem~1564\ & (F1L57Q) # !\z8|mem~1564\ & \z8|mem~58_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1564\)
-- \z8|mem~90_regout\ = DFFEAS(\z8|mem~1565\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~58_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~1564\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1565\,
	regout => \z8|mem~90_regout\);

\z8|mem~58\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2024\ = \z13|mem_initial~64_combout\ & (F1L25Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~90_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~58_regout\ = DFFEAS(\z8|mem~2024\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~90_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2024\,
	regout => \z8|mem~58_regout\);

\z8|mem~186\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1562\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L121Q) # !\z13|mem_initial~57_combout\ & \z8|mem~250_regout\)
-- \z8|mem~186_regout\ = DFFEAS(\z8|mem~1562\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~250_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1562\,
	regout => \z8|mem~186_regout\);

\z8|mem~282\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2022\ = \z13|mem_initial~66\ & (F1L217Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~218_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~282_regout\ = DFFEAS(\z8|mem~2022\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~218_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(20),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2022\,
	regout => \z8|mem~282_regout\);

\z8|mem~250\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2023\ = \z13|mem_initial~64_combout\ & (\z8|mem~2022\ & (F1L185Q) # !\z8|mem~2022\ & \z8|mem~186_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2022\)
-- \z8|mem~250_regout\ = DFFEAS(\z8|mem~2023\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~186_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~2022\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2023\,
	regout => \z8|mem~250_regout\);

\z8|mem~218\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1563\ = \z13|mem_initial~55\ & (\z8|mem~1562\ & (F1L153Q) # !\z8|mem~1562\ & \z8|mem~282_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1562\)
-- \z8|mem~218_regout\ = DFFEAS(\z8|mem~1563\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(20), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~282_regout\,
	datac => \z5|y1\(20),
	datad => \z8|mem~1562\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1563\,
	regout => \z8|mem~218_regout\);

\z8|mem~1566\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1566_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~1563\) # !\z13|mem_initial~59\ & \z8|mem~1565\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1565\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1563\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1566_combout\);

\z8|mem~1569\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1569_combout\ = \z13|mem_initial~61\ & (\z8|mem~1566_combout\ & \z8|mem~1568\ # !\z8|mem~1566_combout\ & (\z8|mem~1561\)) # !\z13|mem_initial~61\ & (\z8|mem~1566_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1568\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1561\,
	datad => \z8|mem~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1569_combout\);

\z18|sram~634\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[20]~50\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1559_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1569_combout\))
-- \z18|sram~634_regout\ = DFFEAS(\z8|rd2[20]~50\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1559_combout\,
	datad => \z8|mem~1569_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[20]~50\,
	regout => \z18|sram~634_regout\);

\z4|y1[20]~58\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[20]~58_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[20]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~53_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[20]~50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[20]~58_combout\);

\z16|result~84\ : cyclone_lcell
-- Equation(s):
-- \z16|result~84_combout\ = \z4|y1[20]~58_combout\ $ (\z8|mem~2376_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[20]~58_combout\,
	datac => \z8|mem~2376_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~84_combout\);

\z16|result~20\ : cyclone_lcell
-- Equation(s):
-- \z16|result~20_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[20]~58_combout\ & \z8|mem~2376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[20]~58_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~20_combout\);

\z16|ShiftRight0~65\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~65_combout\ = \z8|mem~2371_combout\ & (\z4|y1[1]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2371_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~65_combout\);

\z16|ShiftRight0~64\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~64_combout\ = !\z4|y1[1]~41_combout\ & \z8|mem~2374_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~64_combout\);

\z16|ShiftRight0~50\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~50_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2373_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2376_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2373_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~50_combout\);

\z16|ShiftRight0~92\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~92_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~65_combout\ # \z16|ShiftRight0~64_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~65_combout\,
	datac => \z16|ShiftRight0~64_combout\,
	datad => \z16|ShiftRight0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~92_combout\);

\z8|mem~384\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1596\ = \z13|mem_initial~55\ & (\z8|mem~416_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L319Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~384_regout\ = DFFEAS(\z8|mem~1596\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~416_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1596\,
	regout => \z8|mem~384_regout\);

\z8|mem~320\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1894\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L255Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~352_regout\)
-- \z8|mem~320_regout\ = DFFEAS(\z8|mem~1894\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~352_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1894\,
	regout => \z8|mem~320_regout\);

\z8|mem~416\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1895\ = \z13|mem_initial~66\ & (\z8|mem~1894\ & \z8|mem~384_regout\ # !\z8|mem~1894\ & (F1L351Q)) # !\z13|mem_initial~66\ & (\z8|mem~1894\)
-- \z8|mem~416_regout\ = DFFEAS(\z8|mem~1895\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~384_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1894\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1895\,
	regout => \z8|mem~416_regout\);

\z8|mem~352\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1597\ = \z13|mem_initial~57_combout\ & (\z8|mem~1596\ & (F1L287Q) # !\z8|mem~1596\ & \z8|mem~320_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1596\)
-- \z8|mem~352_regout\ = DFFEAS(\z8|mem~1597\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~320_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1596\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1597\,
	regout => \z8|mem~352_regout\);

\z8|mem~64\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1898\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L31Q) # !\z13|mem_initial~64_combout\ & \z8|mem~96_regout\)
-- \z8|mem~64_regout\ = DFFEAS(\z8|mem~1898\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~96_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1898\,
	regout => \z8|mem~64_regout\);

\z8|mem~128\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1899\ = \z8|mem~1898\ & (F1L95Q # !\z13|mem_initial~66\)
-- \z8|mem~128_regout\ = DFFEAS(\z8|mem~1899\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1898\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1899\,
	regout => \z8|mem~128_regout\);

\z8|mem~1600\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1600_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~128_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~128_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1600_combout\);

\z8|mem~96\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1601\ = \z13|mem_initial~57_combout\ & (\z8|mem~1600_combout\ & (F1L63Q) # !\z8|mem~1600_combout\ & \z8|mem~64_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1600_combout\)
-- \z8|mem~96_regout\ = DFFEAS(\z8|mem~1601\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~64_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1600_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1601\,
	regout => \z8|mem~96_regout\);

\z8|mem~256\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1598\ = \z13|mem_initial~57_combout\ & (\z8|mem~192_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L191Q & !\z13|mem_initial~55\)
-- \z8|mem~256_regout\ = DFFEAS(\z8|mem~1598\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~192_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1598\,
	regout => \z8|mem~256_regout\);

\z8|mem~288\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1896\ = \z13|mem_initial~66\ & (F1L223Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~224_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~288_regout\ = DFFEAS(\z8|mem~1896\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~224_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1896\,
	regout => \z8|mem~288_regout\);

\z8|mem~192\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1897\ = \z13|mem_initial~64_combout\ & (\z8|mem~1896\ & \z8|mem~256_regout\ # !\z8|mem~1896\ & (F1L127Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1896\)
-- \z8|mem~192_regout\ = DFFEAS(\z8|mem~1897\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~256_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1896\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1897\,
	regout => \z8|mem~192_regout\);

\z8|mem~224\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1599\ = \z13|mem_initial~55\ & (\z8|mem~1598\ & (F1L159Q) # !\z8|mem~1598\ & \z8|mem~288_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1598\)
-- \z8|mem~224_regout\ = DFFEAS(\z8|mem~1599\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~288_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1598\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1599\,
	regout => \z8|mem~224_regout\);

\z8|mem~1602\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1602_combout\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~1599\) # !\z13|mem_initial~59\ & \z8|mem~1601\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1601\,
	datad => \z8|mem~1599\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1602_combout\);

\z8|mem~512\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1603\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~448_regout\ # !\z13|mem_initial~57_combout\ & (F1L447Q))
-- \z8|mem~512_regout\ = DFFEAS(\z8|mem~1603\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~448_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1603\,
	regout => \z8|mem~512_regout\);

\z8|mem~544\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1901\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & F1L479Q # !\z13|mem_initial~66\ & (\z8|mem~480_regout\))
-- \z8|mem~544_regout\ = DFFEAS(\z8|mem~1901\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~480_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1901\,
	regout => \z8|mem~544_regout\);

\z8|mem~448\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1902\ = \z13|mem_initial~64_combout\ & (\z8|mem~1901\ & \z8|mem~512_regout\ # !\z8|mem~1901\ & (F1L383Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1901\)
-- \z8|mem~448_regout\ = DFFEAS(\z8|mem~1902\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~512_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1901\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1902\,
	regout => \z8|mem~448_regout\);

\z8|mem~480\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1604\ = \z13|mem_initial~55\ & (\z8|mem~1603\ & (F1L415Q) # !\z8|mem~1603\ & \z8|mem~544_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1603\)
-- \z8|mem~480_regout\ = DFFEAS(\z8|mem~1604\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~544_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1603\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1604\,
	regout => \z8|mem~480_regout\);

\z8|mem~1605\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1605_combout\ = \z13|mem_initial~61\ & (\z8|mem~1602_combout\ & (\z8|mem~1604\) # !\z8|mem~1602_combout\ & \z8|mem~1597\) # !\z13|mem_initial~61\ & (\z8|mem~1602_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1597\,
	datac => \z8|mem~1602_combout\,
	datad => \z8|mem~1604\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1605_combout\);

\z8|mem~608\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1593\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~736_regout\ # !\z13|mem_initial~59\ & (F1L543Q))
-- \z8|mem~608_regout\ = DFFEAS(\z8|mem~1593\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~736_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1593\,
	regout => \z8|mem~608_regout\);

\z8|mem~992\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1594\ = \z13|mem_initial~61\ & (\z8|mem~1593\ & (F1L863Q) # !\z8|mem~1593\ & \z8|mem~864_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1593\)
-- \z8|mem~992_regout\ = DFFEAS(\z8|mem~1594\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~864_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1593\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1594\,
	regout => \z8|mem~992_regout\);

\z8|mem~864\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1906\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # F1L767Q) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~608_regout\)
-- \z8|mem~864_regout\ = DFFEAS(\z8|mem~1906\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~608_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1906\,
	regout => \z8|mem~864_regout\);

\z8|mem~736\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1907\ = \z13|mem_initial~68\ & (\z8|mem~1906\ & \z8|mem~992_regout\ # !\z8|mem~1906\ & (F1L671Q)) # !\z13|mem_initial~68\ & (\z8|mem~1906\)
-- \z8|mem~736_regout\ = DFFEAS(\z8|mem~1907\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~992_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1906\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1907\,
	regout => \z8|mem~736_regout\);

\z8|mem~576\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1588\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & F1L511Q
-- \z8|mem~576_regout\ = DFFEAS(\z8|mem~1588\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9898",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[26]~233\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1588\,
	regout => \z8|mem~576_regout\);

\z8|mem~704\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1904\ = \z13|mem_initial~68\ & (F1L639Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~576_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~704_regout\ = DFFEAS(\z8|mem~1904\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~576_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1904\,
	regout => \z8|mem~704_regout\);

\z8|mem~960\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1905\ = \z8|mem~1904\ & (F1L831Q # !\z13|mem_initial~70\)
-- \z8|mem~960_regout\ = DFFEAS(\z8|mem~1905\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1904\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1905\,
	regout => \z8|mem~960_regout\);

\z8|mem~1589\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1589_combout\ = \z13|mem_initial~59\ & (\z8|mem~1588\ & (\z8|mem~960_regout\) # !\z8|mem~1588\ & \z8|mem~704_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1588\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~704_regout\,
	datab => \z8|mem~960_regout\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1588\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1589_combout\);

\z8|mem~800\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2436\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L735Q) # !\z13|mem_initial~59\ & \z8|mem~672_regout\)
-- \z8|mem~800_regout\ = DFFEAS(\z8|mem~2436\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~672_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2436\,
	regout => \z8|mem~800_regout\);

\z8|mem~640\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~640_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[26]~233\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~640_regout\);

\z8|mem~896\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1590\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (F1L799Q) # !\z13|mem_initial~61\ & \z8|mem~640_regout\)
-- \z8|mem~896_regout\ = DFFEAS(\z8|mem~1590\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~640_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1590\,
	regout => \z8|mem~896_regout\);

\z8|mem~768\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1909\ = \z13|mem_initial~68\ & (F1L703Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~640_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~768_regout\ = DFFEAS(\z8|mem~1909\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~640_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1909\,
	regout => \z8|mem~768_regout\);

\z8|mem~1024\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1910\ = \z13|mem_initial~70\ & (\z8|mem~1909\ & (F1L895Q) # !\z8|mem~1909\ & \z8|mem~896_regout\) # !\z13|mem_initial~70\ & (\z8|mem~1909\)
-- \z8|mem~1024_regout\ = DFFEAS(\z8|mem~1910\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~896_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[26]~233\,
	datad => \z8|mem~1909\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1910\,
	regout => \z8|mem~1024_regout\);

\z8|mem~1591\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1591_combout\ = \z13|mem_initial~59\ & (\z8|mem~1590\ & \z8|mem~1024_regout\ # !\z8|mem~1590\ & (\z8|mem~768_regout\)) # !\z13|mem_initial~59\ & (\z8|mem~1590\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1024_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~768_regout\,
	datad => \z8|mem~1590\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1591_combout\);

\z8|mem~1592\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1592_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2436\ # !\z13|mem_initial~55\ & (\z8|mem~1591_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2436\,
	datad => \z8|mem~1591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1592_combout\);

\z8|mem~1595\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1595_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1592_combout\ & \z8|mem~1594\ # !\z8|mem~1592_combout\ & (\z8|mem~1589_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1592_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1594\,
	datac => \z8|mem~1589_combout\,
	datad => \z8|mem~1592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1595_combout\);

\z18|sram~640\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[26]~52\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1595_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1605_combout\)
-- \z18|sram~640_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1605_combout\,
	datad => \z8|mem~1595_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[26]~52\,
	regout => \z18|sram~640_regout\);

\z18|sram~1024\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1024_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1024_regout\);

\z18|sram~896\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1598\ = \z16|Mux28~11_combout\ & (P1L859Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~640_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~640_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1598\,
	regout => \z18|sram~896_regout\);

\z18|sram~768\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1599\ = \z16|Mux29~19_combout\ & (\z18|sram~1598\ & \z18|sram~1024_regout\ # !\z18|sram~1598\ & (P1L731Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1598\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1024_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1598\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1599\,
	regout => \z18|sram~768_regout\);

\z18|sram~1056\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1056_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1056_regout\);

\z18|sram~672\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~672_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~672_regout\);

\z18|sram~800\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1605\ = \z16|Mux29~19_combout\ & (P1L763Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~672_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~672_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1605\,
	regout => \z18|sram~800_regout\);

\z18|sram~928\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1606\ = \z16|Mux28~11_combout\ & (\z18|sram~1605\ & \z18|sram~1056_regout\ # !\z18|sram~1605\ & (P1L891Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1605\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1056_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1605\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1606\,
	regout => \z18|sram~928_regout\);

\z18|sram~992\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~992_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~992_regout\);

\z18|sram~608\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~608_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~608_regout\);

\z18|sram~736\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1600\ = \z16|Mux29~19_combout\ & (P1L699Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~608_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~608_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1600\,
	regout => \z18|sram~736_regout\);

\z18|sram~864\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1601\ = \z16|Mux28~11_combout\ & (\z18|sram~1600\ & \z18|sram~992_regout\ # !\z18|sram~1600\ & (P1L827Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1600\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~992_regout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1600\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1601\,
	regout => \z18|sram~864_regout\);

\z18|sram~960\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~960_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~960_regout\);

\z18|sram~576\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~576_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~576_regout\);

\z18|sram~832\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1602\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L795Q) # !\z16|Mux28~11_combout\ & \z18|sram~576_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~576_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1602\,
	regout => \z18|sram~832_regout\);

\z18|sram~704\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1603\ = \z16|Mux29~19_combout\ & (\z18|sram~1602\ & \z18|sram~960_regout\ # !\z18|sram~1602\ & (P1L667Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1602\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~960_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1602\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1603\,
	regout => \z18|sram~704_regout\);

\z18|sram~1604\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1604_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1601\ # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (!\z16|Mux30~12_combout\ & \z18|sram~1603\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1601\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1603\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1604_combout\);

\z18|sram~1607\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1607_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1604_combout\ & (\z18|sram~1606\) # !\z18|sram~1604_combout\ & \z18|sram~1599\) # !\z16|Mux30~12_combout\ & (\z18|sram~1604_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1599\,
	datac => \z18|sram~1606\,
	datad => \z18|sram~1604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1607_combout\);

\z18|sram~544\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~544_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~544_regout\);

\z18|sram~448\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~448_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~448_regout\);

\z18|sram~512\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1615\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L475Q) # !\z16|Mux30~12_combout\ & \z18|sram~448_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~448_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1615\,
	regout => \z18|sram~512_regout\);

\z18|sram~480\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1616\ = \z16|Mux31~8_combout\ & (\z18|sram~1615\ & \z18|sram~544_regout\ # !\z18|sram~1615\ & (P1L443Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1615\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~544_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1615\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1616\,
	regout => \z18|sram~480_regout\);

\z18|sram~416\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~416_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~416_regout\);

\z18|sram~320\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~320_regout\ = DFFEAS(\z8|rd2[26]~52\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[26]~52\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~320_regout\);

\z18|sram~352\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1608\ = \z16|Mux31~8_combout\ & (P1L315Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~320_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~320_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1608\,
	regout => \z18|sram~352_regout\);

\z18|sram~384\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1609\ = \z16|Mux30~12_combout\ & (\z18|sram~1608\ & \z18|sram~416_regout\ # !\z18|sram~1608\ & (P1L347Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1608\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~416_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1608\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1609\,
	regout => \z18|sram~384_regout\);

\z18|sram~160\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~160_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~160_regout\);

\z18|sram~64\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~64_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~64_regout\);

\z18|sram~96\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1612\ = \z16|Mux31~8_combout\ & (P1L59Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~64_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~64_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1612\,
	regout => \z18|sram~96_regout\);

\z18|sram~128\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1613\ = \z16|Mux30~12_combout\ & (\z18|sram~1612\ & \z18|sram~160_regout\ # !\z18|sram~1612\ & (P1L91Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1612\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~160_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1612\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1613\,
	regout => \z18|sram~128_regout\);

\z18|sram~288\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~288_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~288_regout\);

\z18|sram~192\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~192_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[26]~52\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[26]~52\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~192_regout\);

\z18|sram~256\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1610\ = \z16|Mux30~12_combout\ & (P1L219Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~192_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~192_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1610\,
	regout => \z18|sram~256_regout\);

\z18|sram~224\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1611\ = \z16|Mux31~8_combout\ & (\z18|sram~1610\ & \z18|sram~288_regout\ # !\z18|sram~1610\ & (P1L187Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1610\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~288_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[26]~52\,
	datad => \z18|sram~1610\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1611\,
	regout => \z18|sram~224_regout\);

\z18|sram~1614\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1614_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # \z18|sram~1611\) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & \z18|sram~1613\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1613\,
	datad => \z18|sram~1611\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1614_combout\);

\z18|sram~1617\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1617_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1614_combout\ & \z18|sram~1616\ # !\z18|sram~1614_combout\ & (\z18|sram~1609\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1614_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1616\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1609\,
	datad => \z18|sram~1614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1617_combout\);

\z5|y1[26]~225\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~225_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1607_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1607_combout\,
	datad => \z18|sram~1617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~225_combout\);

\z16|ShiftLeft0~104\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~104_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2375_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2374_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2374_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~104_combout\);

\z16|ShiftLeft0~121\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~121_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~104_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftLeft0~108_combout\,
	datac => \z16|ShiftLeft0~104_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~121_combout\);

\z5|y1[5]~74\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~74_combout\ = \z4|y1[4]~44_combout\ # !\z4|y1[3]~43_combout\ & \z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~74_combout\);

\z16|ShiftLeft0~35\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~35_combout\ = \z4|y1[4]~44_combout\ # \z4|y1[3]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[4]~44_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~35_combout\);

\z16|ShiftRight0~141\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~141_combout\ = !\z4|y1[1]~41_combout\ & \z8|mem~2056_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~141_combout\);

\z8|mem~783\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2427\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L718Q) # !\z13|mem_initial~59\ & \z8|mem~655_regout\)
-- \z8|mem~783_regout\ = DFFEAS(\z8|mem~2427\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~655_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2427\,
	regout => \z8|mem~783_regout\);

\z8|mem~655\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2408\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~783_regout\ # !\z13|mem_initial~68\ & (F1L590Q))
-- \z8|mem~655_regout\ = DFFEAS(\z8|mem~2408\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4450",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~783_regout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2408\,
	regout => \z8|mem~655_regout\);

\z8|mem~591\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1765\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~847_regout\ # !\z13|mem_initial~61\ & (F1L526Q))
-- \z8|mem~591_regout\ = DFFEAS(\z8|mem~1765\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~847_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1765\,
	regout => \z8|mem~591_regout\);

\z8|mem~975\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1766\ = \z13|mem_initial~59\ & (\z8|mem~1765\ & (F1L846Q) # !\z8|mem~1765\ & \z8|mem~719_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1765\)
-- \z8|mem~975_regout\ = DFFEAS(\z8|mem~1766\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~719_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(9),
	datad => \z8|mem~1765\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1766\,
	regout => \z8|mem~975_regout\);

\z8|mem~719\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2105\ = \z13|mem_initial~68\ & (F1L654Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~591_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~719_regout\ = DFFEAS(\z8|mem~2105\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~591_regout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2105\,
	regout => \z8|mem~719_regout\);

\z8|mem~847\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2106\ = \z13|mem_initial~70\ & (\z8|mem~2105\ & \z8|mem~975_regout\ # !\z8|mem~2105\ & (F1L750Q)) # !\z13|mem_initial~70\ & (\z8|mem~2105\)
-- \z8|mem~847_regout\ = DFFEAS(\z8|mem~2106\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~975_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2105\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2106\,
	regout => \z8|mem~847_regout\);

\z8|mem~559\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2103\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L494Q & !\z13|mem_initial~70\
-- \z8|mem~559_regout\ = DFFEAS(\z8|mem~2103\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2103\,
	regout => \z8|mem~559_regout\);

\z8|mem~687\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2104\ = \z8|mem~2103\ & (\z8|mem~943_regout\ # !\z13|mem_initial~68\) # !\z8|mem~2103\ & (F1L622Q & \z13|mem_initial~68\)
-- \z8|mem~687_regout\ = DFFEAS(\z8|mem~2104\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~943_regout\,
	datab => \z8|mem~2103\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2104\,
	regout => \z8|mem~687_regout\);

\z8|mem~1760\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1760_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~687_regout\ # !\z13|mem_initial~59\ & (\z8|mem~559_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~687_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~559_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1760_combout\);

\z8|mem~943\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1761\ = \z8|mem~1760_combout\ & (F1L814Q # !\z13|mem_initial~61\)
-- \z8|mem~943_regout\ = DFFEAS(\z8|mem~1761\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datac => \z5|y1\(9),
	datad => \z8|mem~1760_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1761\,
	regout => \z8|mem~943_regout\);

\z8|mem~623\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1762\ = \z13|mem_initial~59\ & (\z8|mem~751_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L558Q & !\z13|mem_initial~61\)
-- \z8|mem~623_regout\ = DFFEAS(\z8|mem~1762\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~751_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1762\,
	regout => \z8|mem~623_regout\);

\z8|mem~1007\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1763\ = \z13|mem_initial~61\ & (\z8|mem~1762\ & (F1L878Q) # !\z8|mem~1762\ & \z8|mem~879_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1762\)
-- \z8|mem~1007_regout\ = DFFEAS(\z8|mem~1763\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~879_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(9),
	datad => \z8|mem~1762\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1763\,
	regout => \z8|mem~1007_regout\);

\z8|mem~879\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2108\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L782Q) # !\z13|mem_initial~70\ & \z8|mem~623_regout\)
-- \z8|mem~879_regout\ = DFFEAS(\z8|mem~2108\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~623_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2108\,
	regout => \z8|mem~879_regout\);

\z8|mem~751\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2109\ = \z13|mem_initial~68\ & (\z8|mem~2108\ & \z8|mem~1007_regout\ # !\z8|mem~2108\ & (F1L686Q)) # !\z13|mem_initial~68\ & (\z8|mem~2108\)
-- \z8|mem~751_regout\ = DFFEAS(\z8|mem~2109\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1007_regout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2108\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2109\,
	regout => \z8|mem~751_regout\);

\z8|mem~1764\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1764_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1761\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (!\z13|mem_initial~55\ & \z8|mem~1763\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1761\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1763\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1764_combout\);

\z8|mem~1767\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1767_combout\ = \z13|mem_initial~55\ & (\z8|mem~1764_combout\ & (\z8|mem~1766\) # !\z8|mem~1764_combout\ & \z8|mem~2427\) # !\z13|mem_initial~55\ & (\z8|mem~1764_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2427\,
	datac => \z8|mem~1766\,
	datad => \z8|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1767_combout\);

\z8|mem~239\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1750\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~271_regout\ # !\z13|mem_initial~55\ & (F1L174Q))
-- \z8|mem~239_regout\ = DFFEAS(\z8|mem~1750\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~271_regout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1750\,
	regout => \z8|mem~239_regout\);

\z8|mem~175\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2093\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L110Q) # !\z13|mem_initial~64_combout\ & \z8|mem~207_regout\)
-- \z8|mem~175_regout\ = DFFEAS(\z8|mem~2093\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~207_regout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2093\,
	regout => \z8|mem~175_regout\);

\z8|mem~271\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2094\ = \z13|mem_initial~66\ & (\z8|mem~2093\ & \z8|mem~239_regout\ # !\z8|mem~2093\ & (F1L206Q)) # !\z13|mem_initial~66\ & (\z8|mem~2093\)
-- \z8|mem~271_regout\ = DFFEAS(\z8|mem~2094\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~239_regout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2093\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2094\,
	regout => \z8|mem~271_regout\);

\z8|mem~207\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1751\ = \z8|mem~1750\ & (F1L142Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1750\ & \z8|mem~175_regout\ & (\z13|mem_initial~57_combout\)
-- \z8|mem~207_regout\ = DFFEAS(\z8|mem~1751\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~175_regout\,
	datab => \z8|mem~1750\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1751\,
	regout => \z8|mem~207_regout\);

\z8|mem~495\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1757\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~527_regout\ # !\z13|mem_initial~55\ & (F1L430Q))
-- \z8|mem~495_regout\ = DFFEAS(\z8|mem~1757\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~527_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1757\,
	regout => \z8|mem~495_regout\);

\z8|mem~431\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2100\ = \z13|mem_initial~64_combout\ & (F1L366Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~463_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~431_regout\ = DFFEAS(\z8|mem~2100\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~463_regout\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2100\,
	regout => \z8|mem~431_regout\);

\z8|mem~527\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2101\ = \z13|mem_initial~66\ & (\z8|mem~2100\ & \z8|mem~495_regout\ # !\z8|mem~2100\ & (F1L462Q)) # !\z13|mem_initial~66\ & (\z8|mem~2100\)
-- \z8|mem~527_regout\ = DFFEAS(\z8|mem~2101\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~495_regout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2100\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2101\,
	regout => \z8|mem~527_regout\);

\z8|mem~463\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1758\ = \z13|mem_initial~57_combout\ & (\z8|mem~1757\ & (F1L398Q) # !\z8|mem~1757\ & \z8|mem~431_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1757\)
-- \z8|mem~463_regout\ = DFFEAS(\z8|mem~1758\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~431_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~1757\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1758\,
	regout => \z8|mem~463_regout\);

\z8|mem~367\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1752\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (\z8|mem~303_regout\) # !\z13|mem_initial~57_combout\ & F1L302Q)
-- \z8|mem~367_regout\ = DFFEAS(\z8|mem~1752\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~303_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1752\,
	regout => \z8|mem~367_regout\);

\z8|mem~399\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2095\ = \z13|mem_initial~66\ & (F1L334Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~335_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~399_regout\ = DFFEAS(\z8|mem~2095\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~335_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2095\,
	regout => \z8|mem~399_regout\);

\z8|mem~303\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2096\ = \z13|mem_initial~64_combout\ & (\z8|mem~2095\ & \z8|mem~367_regout\ # !\z8|mem~2095\ & (F1L238Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2095\)
-- \z8|mem~303_regout\ = DFFEAS(\z8|mem~2096\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~367_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2095\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2096\,
	regout => \z8|mem~303_regout\);

\z8|mem~335\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1753\ = \z13|mem_initial~55\ & (\z8|mem~1752\ & (F1L270Q) # !\z8|mem~1752\ & \z8|mem~399_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1752\)
-- \z8|mem~335_regout\ = DFFEAS(\z8|mem~1753\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~399_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(9),
	datad => \z8|mem~1752\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1753\,
	regout => \z8|mem~335_regout\);

\z8|mem~79\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2097\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & F1L46Q & !\z13|mem_initial~64_combout\
-- \z8|mem~79_regout\ = DFFEAS(\z8|mem~2097\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2097\,
	regout => \z8|mem~79_regout\);

\z8|mem~111\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1754\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~47_regout\ # !\z13|mem_initial~57_combout\ & (F1L78Q))
-- \z8|mem~111_regout\ = DFFEAS(\z8|mem~1754\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~47_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(9),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1754\,
	regout => \z8|mem~111_regout\);

\z8|mem~47\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2098\ = \z13|mem_initial~64_combout\ & (\z8|mem~2097\ & \z8|mem~111_regout\ # !\z8|mem~2097\ & (F1L14Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2097\)
-- \z8|mem~47_regout\ = DFFEAS(\z8|mem~2098\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~111_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(9),
	datad => \z8|mem~2097\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2098\,
	regout => \z8|mem~47_regout\);

\z8|mem~1755\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1755_combout\ = \z8|mem~1754\ & (\z8|mem~79_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~79_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1754\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1755_combout\);

\z8|mem~1756\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1756_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1753\ # !\z13|mem_initial~61\ & (\z8|mem~1755_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1753\,
	datad => \z8|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1756_combout\);

\z8|mem~1759\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1759_combout\ = \z13|mem_initial~59\ & (\z8|mem~1756_combout\ & (\z8|mem~1758\) # !\z8|mem~1756_combout\ & \z8|mem~1751\) # !\z13|mem_initial~59\ & (\z8|mem~1756_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1751\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1758\,
	datad => \z8|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1759_combout\);

\z4|y1[9]~69\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[9]~69_combout\ = \z4|y1[4]~72_combout\ # \z8|rd2[0]~32\ & !\z8|mem~1767_combout\ # !\z8|rd2[0]~32\ & (!\z8|mem~1759_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "babf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~72_combout\,
	datab => \z8|mem~1767_combout\,
	datac => \z8|rd2[0]~32\,
	datad => \z8|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[9]~69_combout\);

\z16|result~73\ : cyclone_lcell
-- Equation(s):
-- \z16|result~73_combout\ = \z4|y1[9]~69_combout\ $ (\z8|Equal0~1_combout\ & (\z8|mem~2379_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[9]~69_combout\,
	datab => \z8|Equal0~1_combout\,
	datad => \z8|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~73_combout\);

\z16|Add0~175\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~175_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1767_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1759_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1759_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z4|y1[4]~72_combout\,
	datad => \z8|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~175_combout\);

\z16|Add0~176\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~176_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z16|Add0~175_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z16|Add0~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z16|Add0~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~176_combout\);

\z8|mem~2099\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2099_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~2096\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & \z8|mem~2098\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2098\,
	datad => \z8|mem~2096\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2099_combout\);

\z8|mem~2102\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2102_combout\ = \z13|mem_initial~68\ & (\z8|mem~2099_combout\ & \z8|mem~2101\ # !\z8|mem~2099_combout\ & (\z8|mem~2094\)) # !\z13|mem_initial~68\ & (\z8|mem~2099_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2101\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2094\,
	datad => \z8|mem~2099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2102_combout\);

\z8|rd1[9]~52\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[9]~52_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2102_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~2110_combout\,
	datad => \z8|mem~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[9]~52_combout\);

\z16|Add0~173\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~173_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1803_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1795_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z4|y1[4]~72_combout\,
	datac => \z8|mem~1803_combout\,
	datad => \z8|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~173_combout\);

\z16|Add0~174\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~174_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z16|Add0~173_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z16|Add0~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z16|Add0~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~174_combout\);

\z16|Add0~113\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~113_combout\ = \z16|Add0~174_combout\ $ \z8|rd1[8]~40_combout\ $ (!\z16|Add0~106\ & \z16|Add0~112\) # (\z16|Add0~106\ & \z16|Add0~112COUT1_239\)
-- \z16|Add0~114\ = CARRY(\z16|Add0~174_combout\ & !\z8|rd1[8]~40_combout\ & !\z16|Add0~112\ # !\z16|Add0~174_combout\ & (!\z16|Add0~112\ # !\z8|rd1[8]~40_combout\))
-- \z16|Add0~114COUT1_241\ = CARRY(\z16|Add0~174_combout\ & !\z8|rd1[8]~40_combout\ & !\z16|Add0~112COUT1_239\ # !\z16|Add0~174_combout\ & (!\z16|Add0~112COUT1_239\ # !\z8|rd1[8]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~174_combout\,
	datab => \z8|rd1[8]~40_combout\,
	cin => \z16|Add0~106\,
	cin0 => \z16|Add0~112\,
	cin1 => \z16|Add0~112COUT1_239\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~113_combout\,
	cout0 => \z16|Add0~114\,
	cout1 => \z16|Add0~114COUT1_241\);

\z16|Add0~115\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~115_combout\ = \z16|Add0~176_combout\ $ \z8|rd1[9]~52_combout\ $ !(!\z16|Add0~106\ & \z16|Add0~114\) # (\z16|Add0~106\ & \z16|Add0~114COUT1_241\)
-- \z16|Add0~116\ = CARRY(\z16|Add0~176_combout\ & (\z8|rd1[9]~52_combout\ # !\z16|Add0~114COUT1_241\) # !\z16|Add0~176_combout\ & \z8|rd1[9]~52_combout\ & !\z16|Add0~114COUT1_241\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~176_combout\,
	datab => \z8|rd1[9]~52_combout\,
	cin => \z16|Add0~106\,
	cin0 => \z16|Add0~114\,
	cin1 => \z16|Add0~114COUT1_241\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~115_combout\,
	cout => \z16|Add0~116\);

\z18|sram~591\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[9]~63\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1767_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1759_combout\))
-- \z18|sram~591_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2320",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1767_combout\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|rd2[0]~32\,
	datad => \z8|mem~1759_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[9]~63\,
	regout => \z18|sram~591_regout\);

\z18|sram~975\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~975_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~975_regout\);

\z18|sram~847\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1243\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L810Q) # !\z16|Mux28~11_combout\ & \z18|sram~591_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~591_regout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1243\,
	regout => \z18|sram~847_regout\);

\z18|sram~719\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1244\ = \z16|Mux29~19_combout\ & (\z18|sram~1243\ & \z18|sram~975_regout\ # !\z18|sram~1243\ & (P1L682Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1243\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~975_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1243\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1244\,
	regout => \z18|sram~719_regout\);

\z18|sram~1039\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1039_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1039_regout\);

\z18|sram~655\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~655_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~655_regout\);

\z18|sram~911\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1250\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L874Q) # !\z16|Mux28~11_combout\ & \z18|sram~655_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~655_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1250\,
	regout => \z18|sram~911_regout\);

\z18|sram~783\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1251\ = \z16|Mux29~19_combout\ & (\z18|sram~1250\ & \z18|sram~1039_regout\ # !\z18|sram~1250\ & (P1L746Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1250\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1039_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1250\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1251\,
	regout => \z18|sram~783_regout\);

\z18|sram~943\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~943_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~943_regout\);

\z18|sram~559\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~559_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~559_regout\);

\z18|sram~687\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1247\ = \z16|Mux29~19_combout\ & (P1L650Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~559_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~559_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1247\,
	regout => \z18|sram~687_regout\);

\z18|sram~815\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1248\ = \z16|Mux28~11_combout\ & (\z18|sram~1247\ & \z18|sram~943_regout\ # !\z18|sram~1247\ & (P1L778Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1247\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~943_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1247\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1248\,
	regout => \z18|sram~815_regout\);

\z18|sram~1007\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1007_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1007_regout\);

\z18|sram~623\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~623_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~623_regout\);

\z18|sram~751\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1245\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L714Q) # !\z16|Mux29~19_combout\ & \z18|sram~623_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~623_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1245\,
	regout => \z18|sram~751_regout\);

\z18|sram~879\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1246\ = \z16|Mux28~11_combout\ & (\z18|sram~1245\ & \z18|sram~1007_regout\ # !\z18|sram~1245\ & (P1L842Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1245\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1007_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1245\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1246\,
	regout => \z18|sram~879_regout\);

\z18|sram~1249\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1249_combout\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ # \z18|sram~1246\) # !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\ & \z18|sram~1248\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1248\,
	datad => \z18|sram~1246\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1249_combout\);

\z18|sram~1252\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1252_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1249_combout\ & (\z18|sram~1251\) # !\z18|sram~1249_combout\ & \z18|sram~1244\) # !\z16|Mux31~8_combout\ & (\z18|sram~1249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1244\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1251\,
	datad => \z18|sram~1249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1252_combout\);

\z18|sram~527\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~527_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~527_regout\);

\z18|sram~431\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~431_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~431_regout\);

\z18|sram~463\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1260\ = \z16|Mux31~8_combout\ & (P1L426Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~431_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~431_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1260\,
	regout => \z18|sram~463_regout\);

\z18|sram~495\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1261\ = \z16|Mux30~12_combout\ & (\z18|sram~1260\ & \z18|sram~527_regout\ # !\z18|sram~1260\ & (P1L458Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1260\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~527_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1260\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1261\,
	regout => \z18|sram~495_regout\);

\z18|sram~271\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~271_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~271_regout\);

\z18|sram~175\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~175_regout\ = DFFEAS(\z8|rd2[9]~63\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[9]~63\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~175_regout\);

\z18|sram~207\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1253\ = \z16|Mux31~8_combout\ & (P1L170Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~175_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~175_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1253\,
	regout => \z18|sram~207_regout\);

\z18|sram~239\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1254\ = \z16|Mux30~12_combout\ & (\z18|sram~1253\ & \z18|sram~271_regout\ # !\z18|sram~1253\ & (P1L202Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1253\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~271_regout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1253\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1254\,
	regout => \z18|sram~239_regout\);

\z18|sram~399\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~399_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~399_regout\);

\z18|sram~303\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~303_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~303_regout\);

\z18|sram~367\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1255\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L330Q) # !\z16|Mux30~12_combout\ & \z18|sram~303_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~303_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1255\,
	regout => \z18|sram~367_regout\);

\z18|sram~335\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1256\ = \z16|Mux31~8_combout\ & (\z18|sram~1255\ & \z18|sram~399_regout\ # !\z18|sram~1255\ & (P1L298Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1255\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~399_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1255\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1256\,
	regout => \z18|sram~335_regout\);

\z18|sram~143\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~143_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~143_regout\);

\z18|sram~47\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~47_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[9]~63\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[9]~63\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~47_regout\);

\z18|sram~111\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1257\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L74Q) # !\z16|Mux30~12_combout\ & \z18|sram~47_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~47_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1257\,
	regout => \z18|sram~111_regout\);

\z18|sram~79\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1258\ = \z16|Mux31~8_combout\ & (\z18|sram~1257\ & \z18|sram~143_regout\ # !\z18|sram~1257\ & (P1L42Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1257\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~143_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[9]~63\,
	datad => \z18|sram~1257\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1258\,
	regout => \z18|sram~79_regout\);

\z18|sram~1259\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1259_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1256\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~1258\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1256\,
	datad => \z18|sram~1258\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1259_combout\);

\z18|sram~1262\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1262_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1259_combout\ & \z18|sram~1261\ # !\z18|sram~1259_combout\ & (\z18|sram~1254\)) # !\z16|Mux29~19_combout\ & (\z18|sram~1259_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1261\,
	datac => \z18|sram~1254\,
	datad => \z18|sram~1259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1262_combout\);

\z18|sram~1263\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1263_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1252_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1262_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1252_combout\,
	datad => \z18|sram~1262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1263_combout\);

\z5|y1[9]~122\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~122_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~115_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1263_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~115_combout\,
	datab => \z5|y1[10]~115_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~122_combout\);

\z16|result~41\ : cyclone_lcell
-- Equation(s):
-- \z16|result~41_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2379_combout\ # !\z4|y1[9]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f555",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[9]~69_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~41_combout\);

\z16|ShiftLeft0~52\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~52_combout\ = !\z4|y1[2]~42_combout\ & (!\z4|y1[1]~41_combout\ & \z16|ShiftLeft0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z16|ShiftLeft0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~52_combout\);

\z8|mem~2382\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2382_combout\ = \z12|pc_out\(4) & (\z8|mem~2156_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~2156_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~2164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2156_combout\,
	datad => \z8|mem~2164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2382_combout\);

\z16|ShiftLeft0~27\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~27_combout\ = \z8|mem~2382_combout\ & (\z4|y1[1]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2382_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~27_combout\);

\z16|ShiftLeft0~54\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~54_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~116_combout\ # \z16|ShiftLeft0~27_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "facc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~116_combout\,
	datab => \z16|ShiftLeft0~53_combout\,
	datac => \z16|ShiftLeft0~27_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~54_combout\);

\z16|ShiftLeft0~55\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~55_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~37_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~54_combout\,
	datab => \z16|ShiftLeft0~37_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~55_combout\);

\z16|ShiftLeft0~56\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~56_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~52_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftLeft0~52_combout\,
	datad => \z16|ShiftLeft0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~56_combout\);

\rout1[13]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~49\ = \z13|mem_initial~48_combout\ & !\z12|pc_out\(4)
-- \rout1[13]~reg0_regout\ = DFFEAS(\z13|mem_initial~49\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~48_combout\,
	datad => \z12|pc_out\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~49\,
	regout => \rout1[13]~reg0_regout\);

\z8|mem~595\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~595_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(13),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~595_regout\);

\z8|mem~851\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1323\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & F1L754Q # !\z13|mem_initial~61\ & (\z8|mem~595_regout\))
-- \z8|mem~851_regout\ = DFFEAS(\z8|mem~1323\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(13),
	datad => \z8|mem~595_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1323\,
	regout => \z8|mem~851_regout\);

\z8|mem~723\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2267\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & F1L658Q # !\z13|mem_initial~68\ & (\z8|mem~595_regout\))
-- \z8|mem~723_regout\ = DFFEAS(\z8|mem~2267\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(13),
	datad => \z8|mem~595_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2267\,
	regout => \z8|mem~723_regout\);

\z8|mem~979\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2268\ = \z13|mem_initial~70\ & (\z8|mem~2267\ & (F1L850Q) # !\z8|mem~2267\ & \z8|mem~851_regout\) # !\z13|mem_initial~70\ & (\z8|mem~2267\)
-- \z8|mem~979_regout\ = DFFEAS(\z8|mem~2268\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~851_regout\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2267\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2268\,
	regout => \z8|mem~979_regout\);

\z8|mem~1324\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1324_combout\ = \z8|mem~1323\ & (\z8|mem~979_regout\ # !\z13|mem_initial~59\) # !\z8|mem~1323\ & (\z8|mem~723_regout\ & \z13|mem_initial~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~979_regout\,
	datab => \z8|mem~1323\,
	datac => \z8|mem~723_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1324_combout\);

\z8|mem~787\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2451\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L722Q) # !\z13|mem_initial~59\ & \z8|mem~659_regout\)
-- \z8|mem~787_regout\ = DFFEAS(\z8|mem~2451\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~659_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2451\,
	regout => \z8|mem~787_regout\);

\z8|mem~659\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2399\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~787_regout\ # !\z13|mem_initial~68\ & (F1L594Q))
-- \z8|mem~659_regout\ = DFFEAS(\z8|mem~2399\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~787_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2399\,
	regout => \z8|mem~659_regout\);

\z8|mem~563\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2265\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L498Q & !\z13|mem_initial~70\
-- \z8|mem~563_regout\ = DFFEAS(\z8|mem~2265\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2265\,
	regout => \z8|mem~563_regout\);

\z8|mem~691\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1318\ = \z13|mem_initial~59\ & (F1L626Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~563_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~691_regout\ = DFFEAS(\z8|mem~1318\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~563_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1318\,
	regout => \z8|mem~691_regout\);

\z8|mem~947\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1319\ = \z8|mem~1318\ & (F1L818Q # !\z13|mem_initial~61\)
-- \z8|mem~947_regout\ = DFFEAS(\z8|mem~1319\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(13),
	datad => \z8|mem~1318\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1319\,
	regout => \z8|mem~947_regout\);

\z8|mem~755\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1320\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L690Q) # !\z13|mem_initial~59\ & \z8|mem~627_regout\)
-- \z8|mem~755_regout\ = DFFEAS(\z8|mem~1320\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~627_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1320\,
	regout => \z8|mem~755_regout\);

\z8|mem~883\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1321\ = \z13|mem_initial~61\ & (\z8|mem~1320\ & \z8|mem~1011_regout\ # !\z8|mem~1320\ & (F1L786Q)) # !\z13|mem_initial~61\ & (\z8|mem~1320\)
-- \z8|mem~883_regout\ = DFFEAS(\z8|mem~1321\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1011_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(13),
	datad => \z8|mem~1320\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1321\,
	regout => \z8|mem~883_regout\);

\z8|mem~1322\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1322_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1319\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~1321\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1319\,
	datad => \z8|mem~1321\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1322_combout\);

\z8|mem~1325\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1325_combout\ = \z13|mem_initial~55\ & (\z8|mem~1322_combout\ & \z8|mem~1324_combout\ # !\z8|mem~1322_combout\ & (\z8|mem~2451\)) # !\z13|mem_initial~55\ & (\z8|mem~1322_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1324_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2451\,
	datad => \z8|mem~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1325_combout\);

\z8|mem~531\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1333\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L466Q) # !\z13|mem_initial~55\ & \z8|mem~499_regout\)
-- \z8|mem~531_regout\ = DFFEAS(\z8|mem~1333\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~499_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1333\,
	regout => \z8|mem~531_regout\);

\z8|mem~435\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2262\ = \z13|mem_initial~64_combout\ & (F1L370Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~467_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~435_regout\ = DFFEAS(\z8|mem~2262\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~467_regout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2262\,
	regout => \z8|mem~435_regout\);

\z8|mem~499\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2263\ = \z13|mem_initial~66\ & (\z8|mem~2262\ & (F1L434Q) # !\z8|mem~2262\ & \z8|mem~531_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2262\)
-- \z8|mem~499_regout\ = DFFEAS(\z8|mem~2263\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~531_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2262\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2263\,
	regout => \z8|mem~499_regout\);

\z8|mem~467\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1334\ = \z13|mem_initial~57_combout\ & (\z8|mem~1333\ & (F1L402Q) # !\z8|mem~1333\ & \z8|mem~435_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1333\)
-- \z8|mem~467_regout\ = DFFEAS(\z8|mem~1334\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~435_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z8|mem~1333\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1334\,
	regout => \z8|mem~467_regout\);

\z8|mem~275\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1326\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L210Q) # !\z13|mem_initial~55\ & \z8|mem~243_regout\)
-- \z8|mem~275_regout\ = DFFEAS(\z8|mem~1326\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~243_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1326\,
	regout => \z8|mem~275_regout\);

\z8|mem~179\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2255\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L114Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~211_regout\)
-- \z8|mem~179_regout\ = DFFEAS(\z8|mem~2255\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(13),
	datad => \z8|mem~211_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2255\,
	regout => \z8|mem~179_regout\);

\z8|mem~243\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2256\ = \z13|mem_initial~66\ & (\z8|mem~2255\ & (F1L178Q) # !\z8|mem~2255\ & \z8|mem~275_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2255\)
-- \z8|mem~243_regout\ = DFFEAS(\z8|mem~2256\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~275_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2255\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2256\,
	regout => \z8|mem~243_regout\);

\z8|mem~211\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1327\ = \z13|mem_initial~57_combout\ & (\z8|mem~1326\ & (F1L146Q) # !\z8|mem~1326\ & \z8|mem~179_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1326\)
-- \z8|mem~211_regout\ = DFFEAS(\z8|mem~1327\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~179_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z8|mem~1326\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1327\,
	regout => \z8|mem~211_regout\);

\z8|mem~307\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1328\ = \z13|mem_initial~57_combout\ & (F1L242Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~371_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~307_regout\ = DFFEAS(\z8|mem~1328\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~371_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1328\,
	regout => \z8|mem~307_regout\);

\z8|mem~403\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2257\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L338Q) # !\z13|mem_initial~66\ & \z8|mem~339_regout\)
-- \z8|mem~403_regout\ = DFFEAS(\z8|mem~2257\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~339_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2257\,
	regout => \z8|mem~403_regout\);

\z8|mem~371\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2258\ = \z13|mem_initial~64_combout\ & (\z8|mem~2257\ & (F1L306Q) # !\z8|mem~2257\ & \z8|mem~307_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2257\)
-- \z8|mem~371_regout\ = DFFEAS(\z8|mem~2258\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~307_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2257\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2258\,
	regout => \z8|mem~371_regout\);

\z8|mem~339\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1329\ = \z13|mem_initial~55\ & (\z8|mem~1328\ & (F1L274Q) # !\z8|mem~1328\ & \z8|mem~403_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1328\)
-- \z8|mem~339_regout\ = DFFEAS(\z8|mem~1329\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~403_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(13),
	datad => \z8|mem~1328\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1329\,
	regout => \z8|mem~339_regout\);

\z8|mem~83\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2259\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & F1L50Q & !\z13|mem_initial~66\
-- \z8|mem~83_regout\ = DFFEAS(\z8|mem~2259\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2259\,
	regout => \z8|mem~83_regout\);

\z8|mem~51\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1330\ = \z13|mem_initial~57_combout\ & (F1L18Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~115_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~51_regout\ = DFFEAS(\z8|mem~1330\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~115_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1330\,
	regout => \z8|mem~51_regout\);

\z8|mem~115\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2260\ = \z13|mem_initial~64_combout\ & (\z8|mem~2259\ & (F1L82Q) # !\z8|mem~2259\ & \z8|mem~51_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2259\)
-- \z8|mem~115_regout\ = DFFEAS(\z8|mem~2260\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~51_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2259\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2260\,
	regout => \z8|mem~115_regout\);

\z8|mem~1331\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1331_combout\ = \z8|mem~1330\ & (\z8|mem~83_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~83_regout\,
	datad => \z8|mem~1330\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1331_combout\);

\z8|mem~1332\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1332_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1329\ # !\z13|mem_initial~61\ & (\z8|mem~1331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1329\,
	datad => \z8|mem~1331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1332_combout\);

\z8|mem~1335\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1335_combout\ = \z13|mem_initial~59\ & (\z8|mem~1332_combout\ & \z8|mem~1334\ # !\z8|mem~1332_combout\ & (\z8|mem~1327\)) # !\z13|mem_initial~59\ & (\z8|mem~1332_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~1334\,
	datac => \z8|mem~1327\,
	datad => \z8|mem~1332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1335_combout\);

\z18|sram~595\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[13]~37\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1325_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1335_combout\))
-- \z18|sram~595_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2320",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1325_combout\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|rd2[0]~32\,
	datad => \z8|mem~1335_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[13]~37\,
	regout => \z18|sram~595_regout\);

\z4|y1[13]~45\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[13]~45_combout\ = \z13|mem_initial~74\ & (\z13|mem_initial~49\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & \z13|mem_initial~49\ # !\z13|mem_initial~80\ & (\z8|rd2[13]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~49\,
	datad => \z8|rd2[13]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[13]~45_combout\);

\z16|result~77\ : cyclone_lcell
-- Equation(s):
-- \z16|result~77_combout\ = \z4|y1[13]~45_combout\ $ (\z8|Equal0~1_combout\ & \z8|mem~2386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z8|mem~2386_combout\,
	datad => \z4|y1[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~77_combout\);

\z16|result~45\ : cyclone_lcell
-- Equation(s):
-- \z16|result~45_combout\ = \z4|y1[13]~45_combout\ # \z8|mem~2386_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2386_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~45_combout\);

\z16|ShiftLeft0~132\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~132_combout\ = \z16|ShiftLeft0~54_combout\ & \z8|Equal0~1_combout\ & !\z4|y1[3]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~54_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~132_combout\);

\z16|ShiftRight0~15\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~15_combout\ = \z8|Equal0~1_combout\ & (!\z4|y1[2]~42_combout\ # !\z4|y1[3]~43_combout\) # !\z4|y1[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5ddd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~15_combout\);

\z16|ShiftLeft0~73\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~73_combout\ = \z4|y1[3]~43_combout\ & \z8|Equal0~1_combout\ & \z16|ShiftRight0~15_combout\ & \z16|ShiftLeft0~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~15_combout\,
	datad => \z16|ShiftLeft0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~73_combout\);

\z16|ShiftRight0~14\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~14_combout\ = \z8|Equal0~1_combout\ & (!\z4|y1[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~14_combout\);

\z16|ShiftRight0~60\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~60_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2318_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2326_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2326_combout\,
	datac => \z8|mem~2318_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~60_combout\);

\z16|ShiftRight0~130\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~130_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2300_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datab => \z8|mem~2308_combout\,
	datac => \z13|mem_initial~72_combout\,
	datad => \z8|mem~2300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~130_combout\);

\z16|ShiftLeft0~71\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~71_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~60_combout\ # \z16|ShiftRight0~130_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~60_combout\,
	datac => \z16|ShiftLeft0~70_combout\,
	datad => \z16|ShiftRight0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~71_combout\);

\z16|ShiftLeft0~72\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~72_combout\ = \z16|ShiftRight0~14_combout\ & (\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~37_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftRight0~14_combout\,
	datac => \z16|ShiftLeft0~71_combout\,
	datad => \z16|ShiftLeft0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~72_combout\);

\z16|ShiftLeft0~74\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~74_combout\ = \z16|ShiftLeft0~72_combout\ # \z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~132_combout\ # \z16|ShiftLeft0~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z16|ShiftLeft0~132_combout\,
	datac => \z16|ShiftLeft0~73_combout\,
	datad => \z16|ShiftLeft0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~74_combout\);

\z16|ShiftRight0~103\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~103_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~69_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~69_combout\,
	datad => \z16|ShiftRight0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~103_combout\);

\z8|mem~638\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~638_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[24]~215\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~638_regout\);

\z8|mem~894\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1662\ = \z13|mem_initial~61\ & (F1L797Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~638_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~894_regout\ = DFFEAS(\z8|mem~1662\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~638_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1662\,
	regout => \z8|mem~894_regout\);

\z8|mem~766\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1963\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L701Q) # !\z13|mem_initial~68\ & \z8|mem~638_regout\)
-- \z8|mem~766_regout\ = DFFEAS(\z8|mem~1963\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~638_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1963\,
	regout => \z8|mem~766_regout\);

\z8|mem~1022\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1663\ = \z13|mem_initial~59\ & (\z8|mem~1662\ & (F1L893Q) # !\z8|mem~1662\ & \z8|mem~766_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1662\)
-- \z8|mem~1022_regout\ = DFFEAS(\z8|mem~1663\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~766_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1662\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1663\,
	regout => \z8|mem~1022_regout\);

\z8|mem~1964\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1964_combout\ = \z13|mem_initial~70\ & (\z8|mem~1963\ & (\z8|mem~1022_regout\) # !\z8|mem~1963\ & \z8|mem~894_regout\) # !\z13|mem_initial~70\ & (\z8|mem~1963\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~894_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~1022_regout\,
	datad => \z8|mem~1963\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1964_combout\);

\z8|mem~798\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2416\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L733Q) # !\z13|mem_initial~68\ & \z8|mem~670_regout\)
-- \z8|mem~798_regout\ = DFFEAS(\z8|mem~2416\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~670_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2416\,
	regout => \z8|mem~798_regout\);

\z8|mem~670\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2432\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~798_regout\ # !\z13|mem_initial~59\ & (F1L605Q))
-- \z8|mem~670_regout\ = DFFEAS(\z8|mem~2432\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~798_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2432\,
	regout => \z8|mem~670_regout\);

\z8|mem~574\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1660\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & F1L509Q & !\z13|mem_initial~61\
-- \z8|mem~574_regout\ = DFFEAS(\z8|mem~1660\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1660\,
	regout => \z8|mem~574_regout\);

\z8|mem~702\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1958\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L637Q) # !\z13|mem_initial~68\ & \z8|mem~574_regout\)
-- \z8|mem~702_regout\ = DFFEAS(\z8|mem~1958\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~574_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1958\,
	regout => \z8|mem~702_regout\);

\z8|mem~958\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1959\ = \z8|mem~1958\ & (F1L829Q # !\z13|mem_initial~70\)
-- \z8|mem~958_regout\ = DFFEAS(\z8|mem~1959\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1958\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1959\,
	regout => \z8|mem~958_regout\);

\z8|mem~862\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1960\ = \z13|mem_initial~70\ & (F1L765Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~606_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~862_regout\ = DFFEAS(\z8|mem~1960\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~606_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1960\,
	regout => \z8|mem~862_regout\);

\z8|mem~734\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1961\ = \z13|mem_initial~68\ & (\z8|mem~1960\ & \z8|mem~990_regout\ # !\z8|mem~1960\ & (F1L669Q)) # !\z13|mem_initial~68\ & (\z8|mem~1960\)
-- \z8|mem~734_regout\ = DFFEAS(\z8|mem~1961\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~990_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1960\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1961\,
	regout => \z8|mem~734_regout\);

\z8|mem~606\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1665\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~734_regout\ # !\z13|mem_initial~59\ & (F1L541Q))
-- \z8|mem~606_regout\ = DFFEAS(\z8|mem~1665\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~734_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1665\,
	regout => \z8|mem~606_regout\);

\z8|mem~990\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1666\ = \z13|mem_initial~61\ & (\z8|mem~1665\ & (F1L861Q) # !\z8|mem~1665\ & \z8|mem~862_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1665\)
-- \z8|mem~990_regout\ = DFFEAS(\z8|mem~1666\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~862_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1665\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1666\,
	regout => \z8|mem~990_regout\);

\z8|mem~1962\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1962_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1959\ # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (!\z13|mem_initial~66\ & \z8|mem~1961\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1959\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~1961\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1962_combout\);

\z8|mem~1965\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1965_combout\ = \z13|mem_initial~66\ & (\z8|mem~1962_combout\ & \z8|mem~1964_combout\ # !\z8|mem~1962_combout\ & (\z8|mem~2416\)) # !\z13|mem_initial~66\ & (\z8|mem~1962_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~1964_combout\,
	datac => \z8|mem~2416\,
	datad => \z8|mem~1962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1965_combout\);

\z8|mem~2372\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2372_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1957_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~1957_combout\ # !\z12|pc_out\(4) & (\z8|mem~1965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1957_combout\,
	datad => \z8|mem~1965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2372_combout\);

\z16|ShiftRight0~24\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~24_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2372_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2373_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2372_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~24_combout\);

\z16|ShiftRight0~66\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~66_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~24_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~64_combout\ # \z16|ShiftRight0~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~24_combout\,
	datab => \z16|ShiftRight0~64_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftRight0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~66_combout\);

\z8|mem~386\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1524\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~418_regout\ # !\z13|mem_initial~55\ & (F1L321Q))
-- \z8|mem~386_regout\ = DFFEAS(\z8|mem~1524\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~418_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1524\,
	regout => \z8|mem~386_regout\);

\z8|mem~322\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1876\ = \z13|mem_initial~64_combout\ & (F1L257Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~354_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~322_regout\ = DFFEAS(\z8|mem~1876\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~354_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1876\,
	regout => \z8|mem~322_regout\);

\z8|mem~418\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1877\ = \z13|mem_initial~66\ & (\z8|mem~1876\ & \z8|mem~386_regout\ # !\z8|mem~1876\ & (F1L353Q)) # !\z13|mem_initial~66\ & (\z8|mem~1876\)
-- \z8|mem~418_regout\ = DFFEAS(\z8|mem~1877\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~386_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1876\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1877\,
	regout => \z8|mem~418_regout\);

\z8|mem~354\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1525\ = \z13|mem_initial~57_combout\ & (\z8|mem~1524\ & (F1L289Q) # !\z8|mem~1524\ & \z8|mem~322_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1524\)
-- \z8|mem~354_regout\ = DFFEAS(\z8|mem~1525\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~322_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1524\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1525\,
	regout => \z8|mem~354_regout\);

\z8|mem~514\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1531\ = \z13|mem_initial~57_combout\ & (\z8|mem~450_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L449Q & !\z13|mem_initial~55\)
-- \z8|mem~514_regout\ = DFFEAS(\z8|mem~1531\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~450_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1531\,
	regout => \z8|mem~514_regout\);

\z8|mem~546\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1883\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L481Q) # !\z13|mem_initial~66\ & \z8|mem~482_regout\)
-- \z8|mem~546_regout\ = DFFEAS(\z8|mem~1883\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~482_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1883\,
	regout => \z8|mem~546_regout\);

\z8|mem~450\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1884\ = \z13|mem_initial~64_combout\ & (\z8|mem~1883\ & \z8|mem~514_regout\ # !\z8|mem~1883\ & (F1L385Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1883\)
-- \z8|mem~450_regout\ = DFFEAS(\z8|mem~1884\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~514_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1883\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1884\,
	regout => \z8|mem~450_regout\);

\z8|mem~482\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1532\ = \z13|mem_initial~55\ & (\z8|mem~1531\ & (F1L417Q) # !\z8|mem~1531\ & \z8|mem~546_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1531\)
-- \z8|mem~482_regout\ = DFFEAS(\z8|mem~1532\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~546_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1531\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1532\,
	regout => \z8|mem~482_regout\);

\z8|mem~258\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1526\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~194_regout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & F1L193Q
-- \z8|mem~258_regout\ = DFFEAS(\z8|mem~1526\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~194_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1526\,
	regout => \z8|mem~258_regout\);

\z8|mem~290\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1878\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L225Q) # !\z13|mem_initial~66\ & \z8|mem~226_regout\)
-- \z8|mem~290_regout\ = DFFEAS(\z8|mem~1878\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~226_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1878\,
	regout => \z8|mem~290_regout\);

\z8|mem~226\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1527\ = \z13|mem_initial~55\ & (\z8|mem~1526\ & F1L161Q # !\z8|mem~1526\ & (\z8|mem~290_regout\)) # !\z13|mem_initial~55\ & \z8|mem~1526\
-- \z8|mem~226_regout\ = DFFEAS(\z8|mem~1527\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1526\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~290_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1527\,
	regout => \z8|mem~226_regout\);

\z8|mem~194\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1879\ = \z13|mem_initial~64_combout\ & (\z8|mem~1878\ & \z8|mem~258_regout\ # !\z8|mem~1878\ & (F1L129Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1878\)
-- \z8|mem~194_regout\ = DFFEAS(\z8|mem~1879\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~258_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1878\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1879\,
	regout => \z8|mem~194_regout\);

\z8|mem~66\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1880\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L33Q) # !\z13|mem_initial~64_combout\ & \z8|mem~98_regout\)
-- \z8|mem~66_regout\ = DFFEAS(\z8|mem~1880\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~98_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1880\,
	regout => \z8|mem~66_regout\);

\z8|mem~130\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1881\ = \z8|mem~1880\ & (F1L97Q # !\z13|mem_initial~66\)
-- \z8|mem~130_regout\ = DFFEAS(\z8|mem~1881\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1880\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1881\,
	regout => \z8|mem~130_regout\);

\z8|mem~1528\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1528_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~130_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~130_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1528_combout\);

\z8|mem~98\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1529\ = \z13|mem_initial~57_combout\ & (\z8|mem~1528_combout\ & (F1L65Q) # !\z8|mem~1528_combout\ & \z8|mem~66_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1528_combout\)
-- \z8|mem~98_regout\ = DFFEAS(\z8|mem~1529\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~66_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1528_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1529\,
	regout => \z8|mem~98_regout\);

\z8|mem~1530\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1530_combout\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~1527\ # !\z13|mem_initial~59\ & (\z8|mem~1529\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1527\,
	datad => \z8|mem~1529\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1530_combout\);

\z8|mem~1533\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1533_combout\ = \z8|mem~1530_combout\ & (\z8|mem~1532\ # !\z13|mem_initial~61\) # !\z8|mem~1530_combout\ & \z8|mem~1525\ & (\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1525\,
	datab => \z8|mem~1532\,
	datac => \z8|mem~1530_combout\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1533_combout\);

\z8|mem~610\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1521\ = \z13|mem_initial~59\ & (\z8|mem~738_regout\ # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & (F1L545Q & !\z13|mem_initial~61\)
-- \z8|mem~610_regout\ = DFFEAS(\z8|mem~1521\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~738_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1521\,
	regout => \z8|mem~610_regout\);

\z8|mem~994\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1522\ = \z13|mem_initial~61\ & (\z8|mem~1521\ & (F1L865Q) # !\z8|mem~1521\ & \z8|mem~866_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1521\)
-- \z8|mem~994_regout\ = DFFEAS(\z8|mem~1522\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~866_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1521\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1522\,
	regout => \z8|mem~994_regout\);

\z8|mem~866\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1888\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L769Q) # !\z13|mem_initial~70\ & \z8|mem~610_regout\)
-- \z8|mem~866_regout\ = DFFEAS(\z8|mem~1888\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~610_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1888\,
	regout => \z8|mem~866_regout\);

\z8|mem~738\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1889\ = \z13|mem_initial~68\ & (\z8|mem~1888\ & \z8|mem~994_regout\ # !\z8|mem~1888\ & (F1L673Q)) # !\z13|mem_initial~68\ & (\z8|mem~1888\)
-- \z8|mem~738_regout\ = DFFEAS(\z8|mem~1889\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~994_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1888\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1889\,
	regout => \z8|mem~738_regout\);

\z8|mem~802\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2440\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L737Q) # !\z13|mem_initial~59\ & \z8|mem~674_regout\)
-- \z8|mem~802_regout\ = DFFEAS(\z8|mem~2440\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~674_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2440\,
	regout => \z8|mem~802_regout\);

\z8|mem~642\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~642_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[28]~255\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~642_regout\);

\z8|mem~770\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1891\ = \z13|mem_initial~68\ & (F1L705Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~642_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~770_regout\ = DFFEAS(\z8|mem~1891\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~642_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1891\,
	regout => \z8|mem~770_regout\);

\z8|mem~898\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1518\ = \z13|mem_initial~61\ & (F1L801Q # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & \z8|mem~642_regout\ & (!\z13|mem_initial~59\)
-- \z8|mem~898_regout\ = DFFEAS(\z8|mem~1518\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~642_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1518\,
	regout => \z8|mem~898_regout\);

\z8|mem~1026\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1892\ = \z13|mem_initial~70\ & (\z8|mem~1891\ & (F1L897Q) # !\z8|mem~1891\ & \z8|mem~898_regout\) # !\z13|mem_initial~70\ & (\z8|mem~1891\)
-- \z8|mem~1026_regout\ = DFFEAS(\z8|mem~1892\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~898_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z8|mem~1891\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1892\,
	regout => \z8|mem~1026_regout\);

\z8|mem~1519\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1519_combout\ = \z13|mem_initial~59\ & (\z8|mem~1518\ & (\z8|mem~1026_regout\) # !\z8|mem~1518\ & \z8|mem~770_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1518\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~770_regout\,
	datac => \z8|mem~1026_regout\,
	datad => \z8|mem~1518\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1519_combout\);

\z8|mem~1520\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1520_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2440\ # !\z13|mem_initial~55\ & (\z8|mem~1519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2440\,
	datad => \z8|mem~1519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1520_combout\);

\z8|mem~578\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1516\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & F1L513Q
-- \z8|mem~578_regout\ = DFFEAS(\z8|mem~1516\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9898",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[28]~255\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1516\,
	regout => \z8|mem~578_regout\);

\z8|mem~706\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1886\ = \z13|mem_initial~68\ & (F1L641Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~578_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~706_regout\ = DFFEAS(\z8|mem~1886\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~578_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1886\,
	regout => \z8|mem~706_regout\);

\z8|mem~962\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1887\ = \z8|mem~1886\ & (F1L833Q # !\z13|mem_initial~70\)
-- \z8|mem~962_regout\ = DFFEAS(\z8|mem~1887\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1886\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1887\,
	regout => \z8|mem~962_regout\);

\z8|mem~1517\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1517_combout\ = \z8|mem~1516\ & (\z8|mem~962_regout\ # !\z13|mem_initial~59\) # !\z8|mem~1516\ & \z8|mem~706_regout\ & (\z13|mem_initial~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~706_regout\,
	datab => \z8|mem~962_regout\,
	datac => \z8|mem~1516\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1517_combout\);

\z8|mem~1523\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1523_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1520_combout\ & \z8|mem~1522\ # !\z8|mem~1520_combout\ & (\z8|mem~1517_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1520_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1522\,
	datac => \z8|mem~1520_combout\,
	datad => \z8|mem~1517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1523_combout\);

\z18|sram~642\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[28]~48\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1523_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1533_combout\)
-- \z18|sram~642_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1533_combout\,
	datad => \z8|mem~1523_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[28]~48\,
	regout => \z18|sram~642_regout\);

\z4|y1[28]~56\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[28]~56_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[28]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~53_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[28]~48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[28]~56_combout\);

\z16|Add0~196\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~196_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[28]~56_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[28]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[28]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~196_combout\);

\z8|mem~1882\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1882_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~1879\ # !\z13|mem_initial~68\ & (\z8|mem~1881\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1879\,
	datad => \z8|mem~1881\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1882_combout\);

\z8|mem~1885\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1885_combout\ = \z13|mem_initial~70\ & (\z8|mem~1882_combout\ & (\z8|mem~1884\) # !\z8|mem~1882_combout\ & \z8|mem~1877\) # !\z13|mem_initial~70\ & (\z8|mem~1882_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1877\,
	datac => \z8|mem~1884\,
	datad => \z8|mem~1882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1885_combout\);

\z8|rd1[28]~48\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[28]~48_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1885_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1893_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1893_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~1885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[28]~48_combout\);

\z5|y1[27]~211\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~211_combout\ = !\z5|y1[5]~82_combout\ & (!\z16|ShiftLeft0~17_combout\ # !\z5|y1[5]~297_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "005f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~297_combout\,
	datac => \z16|ShiftLeft0~17_combout\,
	datad => \z5|y1[5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~211_combout\);

\z8|mem~577\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1868\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & F1L512Q & !\z13|mem_initial~68\
-- \z8|mem~577_regout\ = DFFEAS(\z8|mem~1868\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1868\,
	regout => \z8|mem~577_regout\);

\z8|mem~705\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1426\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L640Q) # !\z13|mem_initial~59\ & \z8|mem~577_regout\)
-- \z8|mem~705_regout\ = DFFEAS(\z8|mem~1426\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~577_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1426\,
	regout => \z8|mem~705_regout\);

\z8|mem~961\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1427\ = \z8|mem~1426\ & (F1L832Q # !\z13|mem_initial~61\)
-- \z8|mem~961_regout\ = DFFEAS(\z8|mem~1427\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1426\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1427\,
	regout => \z8|mem~961_regout\);

\z8|mem~1869\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1869_combout\ = \z13|mem_initial~68\ & (\z8|mem~1868\ & \z8|mem~961_regout\ # !\z8|mem~1868\ & (\z8|mem~705_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~1868\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~961_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~705_regout\,
	datad => \z8|mem~1868\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1869_combout\);

\z8|mem~641\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1873\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~897_regout\ # !\z13|mem_initial~70\ & (F1L576Q))
-- \z8|mem~641_regout\ = DFFEAS(\z8|mem~1873\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~897_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1873\,
	regout => \z8|mem~641_regout\);

\z8|mem~1025\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1874\ = \z13|mem_initial~68\ & (\z8|mem~1873\ & (F1L896Q) # !\z8|mem~1873\ & \z8|mem~769_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1873\)
-- \z8|mem~1025_regout\ = DFFEAS(\z8|mem~1874\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~769_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1873\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1874\,
	regout => \z8|mem~1025_regout\);

\z8|mem~769\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1428\ = \z13|mem_initial~59\ & (F1L704Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~641_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~769_regout\ = DFFEAS(\z8|mem~1428\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~641_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1428\,
	regout => \z8|mem~769_regout\);

\z8|mem~897\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1429\ = \z13|mem_initial~61\ & (\z8|mem~1428\ & \z8|mem~1025_regout\ # !\z8|mem~1428\ & (F1L800Q)) # !\z13|mem_initial~61\ & (\z8|mem~1428\)
-- \z8|mem~897_regout\ = DFFEAS(\z8|mem~1429\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1025_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1428\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1429\,
	regout => \z8|mem~897_regout\);

\z8|mem~673\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2421\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~801_regout\ # !\z13|mem_initial~68\ & (F1L608Q))
-- \z8|mem~673_regout\ = DFFEAS(\z8|mem~2421\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~801_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2421\,
	regout => \z8|mem~673_regout\);

\z8|mem~801\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2445\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L736Q) # !\z13|mem_initial~59\ & \z8|mem~673_regout\)
-- \z8|mem~801_regout\ = DFFEAS(\z8|mem~2445\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~673_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2445\,
	regout => \z8|mem~801_regout\);

\z8|mem~737\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1870\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L672Q) # !\z13|mem_initial~68\ & \z8|mem~609_regout\)
-- \z8|mem~737_regout\ = DFFEAS(\z8|mem~1870\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~609_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1870\,
	regout => \z8|mem~737_regout\);

\z8|mem~865\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1871\ = \z13|mem_initial~70\ & (\z8|mem~1870\ & \z8|mem~993_regout\ # !\z8|mem~1870\ & (F1L768Q)) # !\z13|mem_initial~70\ & (\z8|mem~1870\)
-- \z8|mem~865_regout\ = DFFEAS(\z8|mem~1871\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~993_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1870\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1871\,
	regout => \z8|mem~865_regout\);

\z8|mem~609\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1431\ = \z13|mem_initial~61\ & (\z8|mem~865_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L544Q & !\z13|mem_initial~59\)
-- \z8|mem~609_regout\ = DFFEAS(\z8|mem~1431\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~865_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1431\,
	regout => \z8|mem~609_regout\);

\z8|mem~993\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1432\ = \z8|mem~1431\ & (F1L864Q # !\z13|mem_initial~59\) # !\z8|mem~1431\ & \z8|mem~737_regout\ & (\z13|mem_initial~59\)
-- \z8|mem~993_regout\ = DFFEAS(\z8|mem~1432\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~737_regout\,
	datab => \z8|mem~1431\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1432\,
	regout => \z8|mem~993_regout\);

\z8|mem~1872\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1872_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2421\) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & (\z8|mem~1871\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2421\,
	datad => \z8|mem~1871\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1872_combout\);

\z8|mem~1875\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1875_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1872_combout\ & (\z8|mem~1874\) # !\z8|mem~1872_combout\ & \z8|mem~1869_combout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1872_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1869_combout\,
	datac => \z8|mem~1874\,
	datad => \z8|mem~1872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1875_combout\);

\z8|mem~449\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1865\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L384Q) # !\z13|mem_initial~64_combout\ & \z8|mem~481_regout\)
-- \z8|mem~449_regout\ = DFFEAS(\z8|mem~1865\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~481_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1865\,
	regout => \z8|mem~449_regout\);

\z8|mem~513\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1866\ = \z13|mem_initial~66\ & (\z8|mem~1865\ & (F1L448Q) # !\z8|mem~1865\ & \z8|mem~545_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1865\)
-- \z8|mem~513_regout\ = DFFEAS(\z8|mem~1866\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~545_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1865\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1866\,
	regout => \z8|mem~513_regout\);

\z8|mem~545\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1441\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L480Q) # !\z13|mem_initial~55\ & \z8|mem~513_regout\)
-- \z8|mem~545_regout\ = DFFEAS(\z8|mem~1441\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~513_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1441\,
	regout => \z8|mem~545_regout\);

\z8|mem~193\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1858\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L128Q) # !\z13|mem_initial~64_combout\ & \z8|mem~225_regout\)
-- \z8|mem~193_regout\ = DFFEAS(\z8|mem~1858\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~225_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1858\,
	regout => \z8|mem~193_regout\);

\z8|mem~289\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1434\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L224Q) # !\z13|mem_initial~55\ & \z8|mem~257_regout\)
-- \z8|mem~289_regout\ = DFFEAS(\z8|mem~1434\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~257_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1434\,
	regout => \z8|mem~289_regout\);

\z8|mem~225\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1435\ = \z13|mem_initial~57_combout\ & (\z8|mem~1434\ & (F1L160Q) # !\z8|mem~1434\ & \z8|mem~193_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1434\)
-- \z8|mem~225_regout\ = DFFEAS(\z8|mem~1435\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~193_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1434\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1435\,
	regout => \z8|mem~225_regout\);

\z8|mem~257\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1859\ = \z13|mem_initial~66\ & (\z8|mem~1858\ & (F1L192Q) # !\z8|mem~1858\ & \z8|mem~289_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1858\)
-- \z8|mem~257_regout\ = DFFEAS(\z8|mem~1859\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~289_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1858\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1859\,
	regout => \z8|mem~257_regout\);

\z8|mem~417\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1860\ = \z13|mem_initial~66\ & (F1L352Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~353_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~417_regout\ = DFFEAS(\z8|mem~1860\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~353_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1860\,
	regout => \z8|mem~417_regout\);

\z8|mem~321\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1436\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & (F1L256Q) # !\z13|mem_initial~57_combout\ & \z8|mem~385_regout\)
-- \z8|mem~321_regout\ = DFFEAS(\z8|mem~1436\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~385_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1436\,
	regout => \z8|mem~321_regout\);

\z8|mem~353\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1437\ = \z13|mem_initial~55\ & (\z8|mem~1436\ & (F1L288Q) # !\z8|mem~1436\ & \z8|mem~417_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1436\)
-- \z8|mem~353_regout\ = DFFEAS(\z8|mem~1437\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~417_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1436\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1437\,
	regout => \z8|mem~353_regout\);

\z8|mem~385\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1861\ = \z13|mem_initial~64_combout\ & (\z8|mem~1860\ & (F1L320Q) # !\z8|mem~1860\ & \z8|mem~321_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1860\)
-- \z8|mem~385_regout\ = DFFEAS(\z8|mem~1861\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~321_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1860\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1861\,
	regout => \z8|mem~385_regout\);

\z8|mem~97\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1862\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & F1L64Q & !\z13|mem_initial~66\
-- \z8|mem~97_regout\ = DFFEAS(\z8|mem~1862\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1862\,
	regout => \z8|mem~97_regout\);

\z8|mem~129\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1863\ = \z13|mem_initial~64_combout\ & (\z8|mem~1862\ & (F1L96Q) # !\z8|mem~1862\ & \z8|mem~65_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1862\)
-- \z8|mem~129_regout\ = DFFEAS(\z8|mem~1863\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~65_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1862\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1863\,
	regout => \z8|mem~129_regout\);

\z8|mem~65\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1438\ = \z13|mem_initial~57_combout\ & (F1L32Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~129_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~65_regout\ = DFFEAS(\z8|mem~1438\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~129_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[27]~242\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1438\,
	regout => \z8|mem~65_regout\);

\z8|mem~1864\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1864_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~1861\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~1863\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1861\,
	datad => \z8|mem~1863\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1864_combout\);

\z8|mem~1867\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1867_combout\ = \z13|mem_initial~68\ & (\z8|mem~1864_combout\ & \z8|mem~1866\ # !\z8|mem~1864_combout\ & (\z8|mem~1859\)) # !\z13|mem_initial~68\ & (\z8|mem~1864_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1866\,
	datac => \z8|mem~1859\,
	datad => \z8|mem~1864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1867_combout\);

\z8|rd1[27]~47\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[27]~47_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1867_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1875_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1875_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z13|mem_initial~72_combout\,
	datad => \z8|mem~1867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[27]~47_combout\);

\z16|result~27\ : cyclone_lcell
-- Equation(s):
-- \z16|result~27_combout\ = \z4|y1[27]~51_combout\ & (\z8|rd1[27]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[27]~51_combout\,
	datad => \z8|rd1[27]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~27_combout\);

\z16|result~59\ : cyclone_lcell
-- Equation(s):
-- \z16|result~59_combout\ = \z4|y1[27]~51_combout\ # \z8|rd1[27]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[27]~51_combout\,
	datad => \z8|rd1[27]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~59_combout\);

\z5|y1[27]~237\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~237_combout\ = \z5|y1[5]~77_combout\ & \z5|y1[5]~78_combout\ & !\z17|aluoper[3]~5_combout\ & !\z16|result~59_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~59_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5519",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~77_combout\,
	datab => \z5|y1[5]~78_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z16|result~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~237_combout\);

\z16|ShiftLeft0~34\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~34_combout\ = \z8|Equal0~1_combout\ & (!\z4|y1[0]~40_combout\ & !\z4|y1[1]~41_combout\ # !\z4|y1[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "222a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~34_combout\);

\z16|ShiftLeft0~65\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~65_combout\ = !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftLeft0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~65_combout\);

\z16|ShiftRight0~46\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~46_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2365_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2368_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2368_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~46_combout\);

\z8|mem~2367\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2367_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1867_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~1867_combout\ # !\z12|pc_out\(4) & (\z8|mem~1875_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1867_combout\,
	datad => \z8|mem~1875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2367_combout\);

\z16|ShiftRight0~18\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~18_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2366_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2367_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2366_combout\,
	datad => \z8|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~18_combout\);

\z16|ShiftRight0~47\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~47_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~46_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~46_combout\,
	datad => \z16|ShiftRight0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~47_combout\);

\z16|ShiftRight0~129\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~129_combout\ = \z16|ShiftLeft0~65_combout\ & (\z4|y1[2]~42_combout\ & (\z8|mem~2364_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~65_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~47_combout\,
	datad => \z8|mem~2364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~129_combout\);

\z5|y1[27]~238\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~238_combout\ = \z5|y1[27]~237_combout\ & (\z16|result~27_combout\ # !\z5|y1[22]~155_combout\) # !\z5|y1[27]~237_combout\ & (\z16|ShiftRight0~129_combout\ & \z5|y1[22]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~27_combout\,
	datab => \z5|y1[27]~237_combout\,
	datac => \z16|ShiftRight0~129_combout\,
	datad => \z5|y1[22]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~238_combout\);

\z16|ShiftLeft0~122\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~122_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2372_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2369_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2372_combout\,
	datad => \z8|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~122_combout\);

\z16|ShiftLeft0~41\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~41_combout\ = \z16|ShiftLeft0~24_combout\ & (!\z4|y1[1]~41_combout\ # !\z4|y1[2]~42_combout\ # !\z4|y1[0]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~24_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~41_combout\);

\z16|ShiftRight0~122\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~122_combout\ = \z16|ShiftLeft0~41_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~71_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~71_combout\,
	datab => \z16|ShiftRight0~73_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~122_combout\);

\z8|mem~447\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1919\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L382Q) # !\z13|mem_initial~64_combout\ & \z8|mem~479_regout\)
-- \z8|mem~447_regout\ = DFFEAS(\z8|mem~1919\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~479_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1919\,
	regout => \z8|mem~447_regout\);

\z8|mem~511\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1621\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~543_regout\ # !\z13|mem_initial~55\ & (F1L446Q))
-- \z8|mem~511_regout\ = DFFEAS(\z8|mem~1621\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~543_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1621\,
	regout => \z8|mem~511_regout\);

\z8|mem~479\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1622\ = \z13|mem_initial~57_combout\ & (\z8|mem~1621\ & (F1L414Q) # !\z8|mem~1621\ & \z8|mem~447_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1621\)
-- \z8|mem~479_regout\ = DFFEAS(\z8|mem~1622\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~447_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1621\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1622\,
	regout => \z8|mem~479_regout\);

\z8|mem~543\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1920\ = \z13|mem_initial~66\ & (\z8|mem~1919\ & \z8|mem~511_regout\ # !\z8|mem~1919\ & (F1L478Q)) # !\z13|mem_initial~66\ & (\z8|mem~1919\)
-- \z8|mem~543_regout\ = DFFEAS(\z8|mem~1920\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~511_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1919\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1920\,
	regout => \z8|mem~543_regout\);

\z8|mem~191\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1912\ = \z13|mem_initial~64_combout\ & (F1L126Q # \z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & \z8|mem~223_regout\ & (!\z13|mem_initial~66\)
-- \z8|mem~191_regout\ = DFFEAS(\z8|mem~1912\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~223_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1912\,
	regout => \z8|mem~191_regout\);

\z8|mem~255\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1614\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~287_regout\ # !\z13|mem_initial~55\ & (F1L190Q))
-- \z8|mem~255_regout\ = DFFEAS(\z8|mem~1614\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~287_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1614\,
	regout => \z8|mem~255_regout\);

\z8|mem~223\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1615\ = \z13|mem_initial~57_combout\ & (\z8|mem~1614\ & (F1L158Q) # !\z8|mem~1614\ & \z8|mem~191_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1614\)
-- \z8|mem~223_regout\ = DFFEAS(\z8|mem~1615\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~191_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1614\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1615\,
	regout => \z8|mem~223_regout\);

\z8|mem~287\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1913\ = \z13|mem_initial~66\ & (\z8|mem~1912\ & \z8|mem~255_regout\ # !\z8|mem~1912\ & (F1L222Q)) # !\z13|mem_initial~66\ & (\z8|mem~1912\)
-- \z8|mem~287_regout\ = DFFEAS(\z8|mem~1913\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~255_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1912\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1913\,
	regout => \z8|mem~287_regout\);

\z8|mem~415\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1914\ = \z13|mem_initial~66\ & (F1L350Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~351_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~415_regout\ = DFFEAS(\z8|mem~1914\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~351_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1914\,
	regout => \z8|mem~415_regout\);

\z8|mem~383\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1616\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~319_regout\ # !\z13|mem_initial~57_combout\ & (F1L318Q))
-- \z8|mem~383_regout\ = DFFEAS(\z8|mem~1616\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~319_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1616\,
	regout => \z8|mem~383_regout\);

\z8|mem~351\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1617\ = \z13|mem_initial~55\ & (\z8|mem~1616\ & (F1L286Q) # !\z8|mem~1616\ & \z8|mem~415_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1616\)
-- \z8|mem~351_regout\ = DFFEAS(\z8|mem~1617\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~415_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1616\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1617\,
	regout => \z8|mem~351_regout\);

\z8|mem~319\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1915\ = \z13|mem_initial~64_combout\ & (\z8|mem~1914\ & \z8|mem~383_regout\ # !\z8|mem~1914\ & (F1L254Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1914\)
-- \z8|mem~319_regout\ = DFFEAS(\z8|mem~1915\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~383_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1914\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1915\,
	regout => \z8|mem~319_regout\);

\z8|mem~95\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1916\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & F1L62Q & !\z13|mem_initial~66\
-- \z8|mem~95_regout\ = DFFEAS(\z8|mem~1916\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1916\,
	regout => \z8|mem~95_regout\);

\z8|mem~63\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1917\ = \z13|mem_initial~64_combout\ & (\z8|mem~1916\ & \z8|mem~127_regout\ # !\z8|mem~1916\ & (F1L30Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1916\)
-- \z8|mem~63_regout\ = DFFEAS(\z8|mem~1917\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~127_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1916\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1917\,
	regout => \z8|mem~63_regout\);

\z8|mem~127\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1618\ = \z13|mem_initial~57_combout\ & (\z8|mem~63_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L94Q & !\z13|mem_initial~55\)
-- \z8|mem~127_regout\ = DFFEAS(\z8|mem~1618\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~63_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1618\,
	regout => \z8|mem~127_regout\);

\z8|mem~1918\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1918_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~1915\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~1917\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1915\,
	datad => \z8|mem~1917\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1918_combout\);

\z8|mem~1921\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1921_combout\ = \z13|mem_initial~68\ & (\z8|mem~1918_combout\ & \z8|mem~1920\ # !\z8|mem~1918_combout\ & (\z8|mem~1913\)) # !\z13|mem_initial~68\ & (\z8|mem~1918_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1920\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1913\,
	datad => \z8|mem~1918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1921_combout\);

\z8|rd1[25]~45\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[25]~45_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1921_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1929_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~1929_combout\,
	datad => \z8|mem~1921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[25]~45_combout\);

\z8|mem~1619\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1619_combout\ = \z8|mem~1618\ & (\z8|mem~95_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~95_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1618\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1619_combout\);

\z8|mem~1620\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1620_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1617\ # !\z13|mem_initial~61\ & (\z8|mem~1619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1617\,
	datad => \z8|mem~1619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1620_combout\);

\z8|mem~1623\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1623_combout\ = \z13|mem_initial~59\ & (\z8|mem~1620_combout\ & (\z8|mem~1622\) # !\z8|mem~1620_combout\ & \z8|mem~1615\) # !\z13|mem_initial~59\ & (\z8|mem~1620_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1615\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1622\,
	datad => \z8|mem~1620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1623_combout\);

\z8|mem~607\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1611\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~863_regout\ # !\z13|mem_initial~61\ & (F1L542Q))
-- \z8|mem~607_regout\ = DFFEAS(\z8|mem~1611\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~863_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1611\,
	regout => \z8|mem~607_regout\);

\z8|mem~991\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1612\ = \z13|mem_initial~59\ & (\z8|mem~1611\ & (F1L862Q) # !\z8|mem~1611\ & \z8|mem~735_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1611\)
-- \z8|mem~991_regout\ = DFFEAS(\z8|mem~1612\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~735_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1611\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1612\,
	regout => \z8|mem~991_regout\);

\z8|mem~735\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1924\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L670Q) # !\z13|mem_initial~68\ & \z8|mem~607_regout\)
-- \z8|mem~735_regout\ = DFFEAS(\z8|mem~1924\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~607_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1924\,
	regout => \z8|mem~735_regout\);

\z8|mem~863\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1925\ = \z13|mem_initial~70\ & (\z8|mem~1924\ & \z8|mem~991_regout\ # !\z8|mem~1924\ & (F1L766Q)) # !\z13|mem_initial~70\ & (\z8|mem~1924\)
-- \z8|mem~863_regout\ = DFFEAS(\z8|mem~1925\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~991_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1924\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1925\,
	regout => \z8|mem~863_regout\);

\z8|mem~639\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~639_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1[25]~224\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~639_regout\);

\z8|mem~895\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1927\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & (F1L798Q) # !\z13|mem_initial~70\ & \z8|mem~639_regout\)
-- \z8|mem~895_regout\ = DFFEAS(\z8|mem~1927\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~639_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1927\,
	regout => \z8|mem~895_regout\);

\z8|mem~767\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1608\ = \z13|mem_initial~59\ & (F1L702Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~639_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~767_regout\ = DFFEAS(\z8|mem~1608\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~639_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1608\,
	regout => \z8|mem~767_regout\);

\z8|mem~1023\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1928\ = \z13|mem_initial~68\ & (\z8|mem~1927\ & (F1L894Q) # !\z8|mem~1927\ & \z8|mem~767_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1927\)
-- \z8|mem~1023_regout\ = DFFEAS(\z8|mem~1928\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~767_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1927\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1928\,
	regout => \z8|mem~1023_regout\);

\z8|mem~1609\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1609_combout\ = \z13|mem_initial~61\ & (\z8|mem~1608\ & (\z8|mem~1023_regout\) # !\z8|mem~1608\ & \z8|mem~895_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1608\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~895_regout\,
	datac => \z8|mem~1023_regout\,
	datad => \z8|mem~1608\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1609_combout\);

\z8|mem~575\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1922\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (F1L510Q & !\z13|mem_initial~70\)
-- \z8|mem~575_regout\ = DFFEAS(\z8|mem~1922\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1922\,
	regout => \z8|mem~575_regout\);

\z8|mem~959\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1923\ = \z13|mem_initial~68\ & (\z8|mem~1922\ & (F1L830Q) # !\z8|mem~1922\ & \z8|mem~703_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1922\)
-- \z8|mem~959_regout\ = DFFEAS(\z8|mem~1923\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~703_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1[25]~224\,
	datad => \z8|mem~1922\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1923\,
	regout => \z8|mem~959_regout\);

\z8|mem~703\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1606\ = \z13|mem_initial~59\ & (F1L638Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~575_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~703_regout\ = DFFEAS(\z8|mem~1606\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~575_regout\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1606\,
	regout => \z8|mem~703_regout\);

\z8|mem~1607\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1607_combout\ = \z8|mem~1606\ & (\z8|mem~959_regout\ # !\z13|mem_initial~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~959_regout\,
	datac => \z13|mem_initial~61\,
	datad => \z8|mem~1606\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1607_combout\);

\z8|mem~1610\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1610_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1607_combout\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1609_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1609_combout\,
	datad => \z8|mem~1607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1610_combout\);

\z8|mem~799\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2435\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L734Q) # !\z13|mem_initial~59\ & \z8|mem~671_regout\)
-- \z8|mem~799_regout\ = DFFEAS(\z8|mem~2435\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~671_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2435\,
	regout => \z8|mem~799_regout\);

\z8|mem~671\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2418\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~799_regout\ # !\z13|mem_initial~68\ & (F1L606Q))
-- \z8|mem~671_regout\ = DFFEAS(\z8|mem~2418\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[25]~224\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~799_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1[25]~224\,
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2418\,
	regout => \z8|mem~671_regout\);

\z8|mem~1613\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1613_combout\ = \z13|mem_initial~55\ & (\z8|mem~1610_combout\ & \z8|mem~1612\ # !\z8|mem~1610_combout\ & (\z8|mem~2435\)) # !\z13|mem_initial~55\ & (\z8|mem~1610_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1612\,
	datac => \z8|mem~1610_combout\,
	datad => \z8|mem~2435\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1613_combout\);

\z18|sram~607\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[25]~53\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1613_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1623_combout\)
-- \z18|sram~607_regout\ = DFFEAS(\z8|rd2[25]~53\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1623_combout\,
	datad => \z8|mem~1613_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[25]~53\,
	regout => \z18|sram~607_regout\);

\z4|y1[25]~61\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[25]~61_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[25]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[25]~53\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[25]~61_combout\);

\z16|result~25\ : cyclone_lcell
-- Equation(s):
-- \z16|result~25_combout\ = \z8|rd1[25]~45_combout\ & \z4|y1[25]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[25]~45_combout\,
	datad => \z4|y1[25]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~25_combout\);

\z16|result~57\ : cyclone_lcell
-- Equation(s):
-- \z16|result~57_combout\ = \z8|rd1[25]~45_combout\ # \z4|y1[25]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[25]~45_combout\,
	datad => \z4|y1[25]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~57_combout\);

\z5|y1[25]~219\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~219_combout\ = \z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & \z5|y1[5]~78_combout\ & !\z16|result~57_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~57_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5525",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~77_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z5|y1[5]~78_combout\,
	datad => \z16|result~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~219_combout\);

\z5|y1[25]~220\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~220_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[25]~219_combout\ & (\z16|result~25_combout\) # !\z5|y1[25]~219_combout\ & \z16|ShiftRight0~122_combout\) # !\z5|y1[22]~155_combout\ & (\z5|y1[25]~219_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~122_combout\,
	datab => \z16|result~25_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z5|y1[25]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~220_combout\);

\z16|Add0~193\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~193_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[25]~61_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[25]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "050e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z4|y1[25]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~193_combout\);

\z16|Add0~147\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~147_combout\ = \z16|Add0~193_combout\ $ \z8|rd1[25]~45_combout\ $ !\z16|Add0~146\
-- \z16|Add0~148\ = CARRY(\z16|Add0~193_combout\ & (\z8|rd1[25]~45_combout\ # !\z16|Add0~146\) # !\z16|Add0~193_combout\ & \z8|rd1[25]~45_combout\ & !\z16|Add0~146\)
-- \z16|Add0~148COUT1_267\ = CARRY(\z16|Add0~193_combout\ & (\z8|rd1[25]~45_combout\ # !\z16|Add0~146\) # !\z16|Add0~193_combout\ & \z8|rd1[25]~45_combout\ & !\z16|Add0~146\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~193_combout\,
	datab => \z8|rd1[25]~45_combout\,
	cin => \z16|Add0~146\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~147_combout\,
	cout0 => \z16|Add0~148\,
	cout1 => \z16|Add0~148COUT1_267\);

\z5|y1[25]~221\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~221_combout\ = \z8|rd1[25]~45_combout\ $ !\z4|y1[25]~61_combout\ # !\z17|aluoper[0]~6_combout\ # !\z5|y1[10]~283_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~283_combout\,
	datab => \z8|rd1[25]~45_combout\,
	datac => \z4|y1[25]~61_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~221_combout\);

\z5|y1[25]~222\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~222_combout\ = \z5|y1[5]~297_combout\ & \z5|y1[5]~82_combout\ & \z16|Add0~147_combout\ # !\z5|y1[5]~297_combout\ & (!\z5|y1[25]~221_combout\ # !\z5|y1[5]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "91d5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~297_combout\,
	datab => \z5|y1[5]~82_combout\,
	datac => \z16|Add0~147_combout\,
	datad => \z5|y1[25]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~222_combout\);

\z16|ShiftRight0~61\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~61_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2228_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2228_combout\,
	datad => \z8|mem~2236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~61_combout\);

\z16|ShiftRight0~139\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~139_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2246_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2254_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2254_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2246_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~139_combout\);

\z16|ShiftLeft0~89\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~89_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~61_combout\ # \z16|ShiftRight0~139_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~61_combout\,
	datac => \z16|ShiftLeft0~88_combout\,
	datad => \z16|ShiftRight0~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~89_combout\);

\z16|ShiftLeft0~90\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~90_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~71_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~89_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~90_combout\);

\z16|ShiftLeft0~119\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~119_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2371_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2370_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2370_combout\,
	datac => \z8|mem~2371_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~119_combout\);

\z16|ShiftLeft0~116\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~116_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2373_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2372_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2373_combout\,
	datac => \z8|mem~2372_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~116_combout\);

\z16|ShiftLeft0~120\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~120_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~116_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~119_combout\,
	datad => \z16|ShiftLeft0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~120_combout\);

\z16|ShiftRight0~142\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~142_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2047_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2055_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2055_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~142_combout\);

\z16|ShiftLeft0~105\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~105_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~143_combout\ # \z16|ShiftRight0~142_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftLeft0~104_combout\,
	datac => \z16|ShiftRight0~143_combout\,
	datad => \z16|ShiftRight0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~105_combout\);

\z16|ShiftLeft0~118\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~118_combout\ = \z8|Equal0~1_combout\ & \z16|ShiftLeft0~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~118_combout\);

\z5|y1[25]~217\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~217_combout\ = \z5|y1[5]~74_combout\ & (\z16|ShiftLeft0~118_combout\ # \z16|ShiftLeft0~35_combout\) # !\z5|y1[5]~74_combout\ & \z16|ShiftLeft0~120_combout\ & (!\z16|ShiftLeft0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~120_combout\,
	datab => \z16|ShiftLeft0~118_combout\,
	datac => \z5|y1[5]~74_combout\,
	datad => \z16|ShiftLeft0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~217_combout\);

\z5|y1[25]~218\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~218_combout\ = \z16|ShiftLeft0~35_combout\ & (\z5|y1[25]~217_combout\ & (\z16|ShiftLeft0~56_combout\) # !\z5|y1[25]~217_combout\ & \z16|ShiftLeft0~90_combout\) # !\z16|ShiftLeft0~35_combout\ & (\z5|y1[25]~217_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~35_combout\,
	datab => \z16|ShiftLeft0~90_combout\,
	datac => \z16|ShiftLeft0~56_combout\,
	datad => \z5|y1[25]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~218_combout\);

\z5|y1[25]~223\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~223_combout\ = \z5|y1[27]~211_combout\ & (\z5|y1[25]~222_combout\ & \z5|y1[25]~220_combout\ # !\z5|y1[25]~222_combout\ & (\z5|y1[25]~218_combout\)) # !\z5|y1[27]~211_combout\ & (\z5|y1[25]~222_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[27]~211_combout\,
	datab => \z5|y1[25]~220_combout\,
	datac => \z5|y1[25]~222_combout\,
	datad => \z5|y1[25]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~223_combout\);

\z18|sram~959\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~959_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~959_regout\);

\z18|sram~575\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~575_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~575_regout\);

\z18|sram~703\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1582\ = \z16|Mux29~19_combout\ & (P1L666Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~575_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~575_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1582\,
	regout => \z18|sram~703_regout\);

\z18|sram~831\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1583\ = \z16|Mux28~11_combout\ & (\z18|sram~1582\ & \z18|sram~959_regout\ # !\z18|sram~1582\ & (P1L794Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1582\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~959_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z18|sram~1582\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1583\,
	regout => \z18|sram~831_regout\);

\z18|sram~1023\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1023_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1023_regout\);

\z18|sram~639\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~639_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~639_regout\);

\z18|sram~767\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1580\ = \z16|Mux29~19_combout\ & (P1L730Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~639_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~639_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1580\,
	regout => \z18|sram~767_regout\);

\z18|sram~895\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1581\ = \z16|Mux28~11_combout\ & (\z18|sram~1580\ & \z18|sram~1023_regout\ # !\z18|sram~1580\ & (P1L858Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1580\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1023_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z18|sram~1580\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1581\,
	regout => \z18|sram~895_regout\);

\z18|sram~1584\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1584_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1581\) # !\z16|Mux30~12_combout\ & \z18|sram~1583\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1583\,
	datad => \z18|sram~1581\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1584_combout\);

\z18|sram~1055\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1055_regout\ = DFFEAS(\z8|rd2[25]~53\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[25]~53\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1055_regout\);

\z18|sram~671\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~671_regout\ = DFFEAS(\z8|rd2[25]~53\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[25]~53\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~671_regout\);

\z18|sram~927\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1585\ = \z16|Mux28~11_combout\ & (P1L890Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~671_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~671_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1585\,
	regout => \z18|sram~927_regout\);

\z18|sram~799\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1586\ = \z16|Mux29~19_combout\ & (\z18|sram~1585\ & \z18|sram~1055_regout\ # !\z18|sram~1585\ & (P1L762Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1585\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1055_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z18|sram~1585\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1586\,
	regout => \z18|sram~799_regout\);

\z18|sram~991\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~991_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~991_regout\);

\z18|sram~863\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1578\ = \z16|Mux28~11_combout\ & (P1L826Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~607_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~607_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1578\,
	regout => \z18|sram~863_regout\);

\z18|sram~735\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1579\ = \z18|sram~1578\ & (\z18|sram~991_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1578\ & (P1L698Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~991_regout\,
	datab => \z18|sram~1578\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1579\,
	regout => \z18|sram~735_regout\);

\z18|sram~1587\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1587_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1584_combout\ & \z18|sram~1586\ # !\z18|sram~1584_combout\ & (\z18|sram~1579\)) # !\z16|Mux31~8_combout\ & \z18|sram~1584_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1584_combout\,
	datac => \z18|sram~1586\,
	datad => \z18|sram~1579\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1587_combout\);

\z18|sram~287\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~287_regout\ = DFFEAS(\z8|rd2[25]~53\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[25]~53\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~287_regout\);

\z18|sram~191\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~191_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~191_regout\);

\z18|sram~223\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1588\ = \z16|Mux31~8_combout\ & (P1L186Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~191_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~191_regout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1588\,
	regout => \z18|sram~223_regout\);

\z18|sram~255\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1589\ = \z18|sram~1588\ & (\z18|sram~287_regout\ # !\z16|Mux30~12_combout\) # !\z18|sram~1588\ & (P1L218Q & \z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~287_regout\,
	datab => \z18|sram~1588\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1589\,
	regout => \z18|sram~255_regout\);

\z18|sram~543\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~543_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~543_regout\);

\z18|sram~447\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~447_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~447_regout\);

\z18|sram~479\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1595\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L442Q) # !\z16|Mux31~8_combout\ & \z18|sram~447_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~447_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1595\,
	regout => \z18|sram~479_regout\);

\z18|sram~511\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1596\ = \z18|sram~1595\ & (\z18|sram~543_regout\ # !\z16|Mux30~12_combout\) # !\z18|sram~1595\ & (P1L474Q & \z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~543_regout\,
	datab => \z18|sram~1595\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1596\,
	regout => \z18|sram~511_regout\);

\z18|sram~415\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~415_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~415_regout\);

\z18|sram~319\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~319_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~319_regout\);

\z18|sram~383\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1590\ = \z16|Mux30~12_combout\ & (P1L346Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~319_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~319_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1590\,
	regout => \z18|sram~383_regout\);

\z18|sram~351\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1591\ = \z16|Mux31~8_combout\ & (\z18|sram~1590\ & \z18|sram~415_regout\ # !\z18|sram~1590\ & (P1L314Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1590\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~415_regout\,
	datac => \z8|rd2[25]~53\,
	datad => \z18|sram~1590\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1591\,
	regout => \z18|sram~351_regout\);

\z18|sram~159\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~159_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[25]~53\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[25]~53\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~159_regout\);

\z18|sram~63\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~63_regout\ = DFFEAS(\z8|rd2[25]~53\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[25]~53\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~63_regout\);

\z18|sram~127\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1592\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L90Q) # !\z16|Mux30~12_combout\ & \z18|sram~63_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~63_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1592\,
	regout => \z18|sram~127_regout\);

\z18|sram~95\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1593\ = \z16|Mux31~8_combout\ & (\z18|sram~1592\ & \z18|sram~159_regout\ # !\z18|sram~1592\ & (P1L58Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1592\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~159_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[25]~53\,
	datad => \z18|sram~1592\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1593\,
	regout => \z18|sram~95_regout\);

\z18|sram~1594\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1594_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & \z18|sram~1591\ # !\z16|Mux28~11_combout\ & (\z18|sram~1593\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1591\,
	datad => \z18|sram~1593\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1594_combout\);

\z18|sram~1597\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1597_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1594_combout\ & (\z18|sram~1596\) # !\z18|sram~1594_combout\ & \z18|sram~1589\) # !\z16|Mux29~19_combout\ & (\z18|sram~1594_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1589\,
	datac => \z18|sram~1596\,
	datad => \z18|sram~1594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1597_combout\);

\z5|y1[25]~216\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~216_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1587_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1587_combout\,
	datad => \z18|sram~1597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~216_combout\);

\rout2[25]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[25]~224\ = \z5|y1[25]~216_combout\ # \z5|y1[25]~223_combout\ & \z15|Mux0~0_combout\
-- \rout2[25]~reg0_regout\ = DFFEAS(\z5|y1[25]~224\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z5|y1[25]~223_combout\,
	datac => \z15|Mux0~0_combout\,
	datad => \z5|y1[25]~216_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[25]~224\,
	regout => \rout2[25]~reg0_regout\);

\z8|mem~1926\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1926_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2418\) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & (\z8|mem~1925\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2418\,
	datad => \z8|mem~1925\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1926_combout\);

\z8|mem~1929\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1929_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1926_combout\ & (\z8|mem~1928\) # !\z8|mem~1926_combout\ & \z8|mem~1923\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1926_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1923\,
	datab => \z8|mem~1928\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~1926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1929_combout\);

\z8|mem~2370\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2370_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1921_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~1921_combout\) # !\z12|pc_out\(4) & \z8|mem~1929_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1929_combout\,
	datad => \z8|mem~1921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2370_combout\);

\z16|ShiftLeft0~125\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~125_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2370_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2367_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2370_combout\,
	datad => \z8|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~125_combout\);

\z16|ShiftLeft0~126\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~126_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~122_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~122_combout\,
	datad => \z16|ShiftLeft0~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~126_combout\);

\z16|ShiftLeft0~112\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~112_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2374_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2371_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2371_combout\,
	datac => \z8|mem~2374_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~112_combout\);

\z16|ShiftLeft0~124\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~124_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~108_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~112_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftLeft0~112_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~124_combout\);

\z5|y1[27]~235\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~235_combout\ = \z5|y1[5]~74_combout\ & (\z16|ShiftLeft0~124_combout\ # \z16|ShiftLeft0~35_combout\) # !\z5|y1[5]~74_combout\ & \z16|ShiftLeft0~126_combout\ & (!\z16|ShiftLeft0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~126_combout\,
	datab => \z16|ShiftLeft0~124_combout\,
	datac => \z5|y1[5]~74_combout\,
	datad => \z16|ShiftLeft0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~235_combout\);

\z16|ShiftRight0~37\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~37_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2228_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2228_combout\,
	datac => \z8|mem~2236_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~37_combout\);

\z16|ShiftLeft0~80\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~80_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2386_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2385_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2386_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~80_combout\);

\z16|ShiftLeft0~81\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~81_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~42_combout\ # \z16|ShiftRight0~37_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eef0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~42_combout\,
	datab => \z16|ShiftRight0~37_combout\,
	datac => \z16|ShiftLeft0~80_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~81_combout\);

\z16|ShiftLeft0~98\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~98_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~81_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~97_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~97_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~98_combout\);

\z5|y1[27]~236\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~236_combout\ = \z16|ShiftLeft0~35_combout\ & (\z5|y1[27]~235_combout\ & (\z16|ShiftLeft0~64_combout\) # !\z5|y1[27]~235_combout\ & \z16|ShiftLeft0~98_combout\) # !\z16|ShiftLeft0~35_combout\ & \z5|y1[27]~235_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~35_combout\,
	datab => \z5|y1[27]~235_combout\,
	datac => \z16|ShiftLeft0~98_combout\,
	datad => \z16|ShiftLeft0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~236_combout\);

\z5|y1[27]~239\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~239_combout\ = \z4|y1[27]~51_combout\ $ !\z8|rd1[27]~47_combout\ # !\z17|aluoper[0]~6_combout\ # !\z5|y1[10]~283_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[27]~51_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z8|rd1[27]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~239_combout\);

\z8|mem~1900\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1900_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~1897\) # !\z13|mem_initial~68\ & \z8|mem~1899\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1899\,
	datad => \z8|mem~1897\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1900_combout\);

\z8|mem~1903\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1903_combout\ = \z13|mem_initial~70\ & (\z8|mem~1900_combout\ & (\z8|mem~1902\) # !\z8|mem~1900_combout\ & \z8|mem~1895\) # !\z13|mem_initial~70\ & (\z8|mem~1900_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1895\,
	datac => \z8|mem~1902\,
	datad => \z8|mem~1900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1903_combout\);

\z8|rd1[26]~46\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[26]~46_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1903_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1911_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~1903_combout\,
	datac => \z8|mem~1911_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[26]~46_combout\);

\z4|y1[26]~60\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[26]~60_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[26]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~53_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[26]~52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[26]~60_combout\);

\z16|Add0~194\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~194_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[26]~60_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[26]~60_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0706",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z4|y1[26]~60_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~194_combout\);

\z16|Add0~149\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~149_combout\ = \z8|rd1[26]~46_combout\ $ \z16|Add0~194_combout\ $ (!\z16|Add0~146\ & \z16|Add0~148\) # (\z16|Add0~146\ & \z16|Add0~148COUT1_267\)
-- \z16|Add0~150\ = CARRY(\z8|rd1[26]~46_combout\ & !\z16|Add0~194_combout\ & !\z16|Add0~148\ # !\z8|rd1[26]~46_combout\ & (!\z16|Add0~148\ # !\z16|Add0~194_combout\))
-- \z16|Add0~150COUT1_269\ = CARRY(\z8|rd1[26]~46_combout\ & !\z16|Add0~194_combout\ & !\z16|Add0~148COUT1_267\ # !\z8|rd1[26]~46_combout\ & (!\z16|Add0~148COUT1_267\ # !\z16|Add0~194_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[26]~46_combout\,
	datab => \z16|Add0~194_combout\,
	cin => \z16|Add0~146\,
	cin0 => \z16|Add0~148\,
	cin1 => \z16|Add0~148COUT1_267\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~149_combout\,
	cout0 => \z16|Add0~150\,
	cout1 => \z16|Add0~150COUT1_269\);

\z16|Add0~151\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~151_combout\ = \z16|Add0~195_combout\ $ \z8|rd1[27]~47_combout\ $ !(!\z16|Add0~146\ & \z16|Add0~150\) # (\z16|Add0~146\ & \z16|Add0~150COUT1_269\)
-- \z16|Add0~152\ = CARRY(\z16|Add0~195_combout\ & (\z8|rd1[27]~47_combout\ # !\z16|Add0~150\) # !\z16|Add0~195_combout\ & \z8|rd1[27]~47_combout\ & !\z16|Add0~150\)
-- \z16|Add0~152COUT1_271\ = CARRY(\z16|Add0~195_combout\ & (\z8|rd1[27]~47_combout\ # !\z16|Add0~150COUT1_269\) # !\z16|Add0~195_combout\ & \z8|rd1[27]~47_combout\ & !\z16|Add0~150COUT1_269\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~195_combout\,
	datab => \z8|rd1[27]~47_combout\,
	cin => \z16|Add0~146\,
	cin0 => \z16|Add0~150\,
	cin1 => \z16|Add0~150COUT1_269\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~151_combout\,
	cout0 => \z16|Add0~152\,
	cout1 => \z16|Add0~152COUT1_271\);

\z5|y1[27]~240\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~240_combout\ = \z5|y1[5]~297_combout\ & (\z16|Add0~151_combout\ & \z5|y1[5]~82_combout\) # !\z5|y1[5]~297_combout\ & (!\z5|y1[5]~82_combout\ # !\z5|y1[27]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b155",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~297_combout\,
	datab => \z5|y1[27]~239_combout\,
	datac => \z16|Add0~151_combout\,
	datad => \z5|y1[5]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~240_combout\);

\z5|y1[27]~241\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~241_combout\ = \z5|y1[27]~211_combout\ & (\z5|y1[27]~240_combout\ & \z5|y1[27]~238_combout\ # !\z5|y1[27]~240_combout\ & (\z5|y1[27]~236_combout\)) # !\z5|y1[27]~211_combout\ & (\z5|y1[27]~240_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[27]~211_combout\,
	datab => \z5|y1[27]~238_combout\,
	datac => \z5|y1[27]~236_combout\,
	datad => \z5|y1[27]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~241_combout\);

\z18|sram~1057\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1057_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1057_regout\);

\z18|sram~673\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~673_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~673_regout\);

\z18|sram~929\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1625\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & P1L892Q # !\z16|Mux28~11_combout\ & (\z18|sram~673_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~673_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1625\,
	regout => \z18|sram~929_regout\);

\z18|sram~801\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1626\ = \z16|Mux29~19_combout\ & (\z18|sram~1625\ & \z18|sram~1057_regout\ # !\z18|sram~1625\ & (P1L764Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1625\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1057_regout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1625\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1626\,
	regout => \z18|sram~801_regout\);

\z18|sram~993\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~993_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~993_regout\);

\z8|mem~1430\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1430_combout\ = \z13|mem_initial~55\ & \z13|mem_initial~57_combout\ # !\z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ & \z8|mem~1427\ # !\z13|mem_initial~57_combout\ & (\z8|mem~1429\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z8|mem~1427\,
	datad => \z8|mem~1429\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1430_combout\);

\z8|mem~1433\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1433_combout\ = \z13|mem_initial~55\ & (\z8|mem~1430_combout\ & (\z8|mem~1432\) # !\z8|mem~1430_combout\ & \z8|mem~2445\) # !\z13|mem_initial~55\ & (\z8|mem~1430_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~2445\,
	datac => \z8|mem~1432\,
	datad => \z8|mem~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1433_combout\);

\z18|sram~609\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[27]~43\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1433_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1443_combout\)
-- \z18|sram~609_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1443_combout\,
	datac => \z8|Equal1~1_combout\,
	datad => \z8|mem~1433_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[27]~43\,
	regout => \z18|sram~609_regout\);

\z18|sram~865\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1618\ = \z16|Mux28~11_combout\ & (P1L828Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~609_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~609_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1618\,
	regout => \z18|sram~865_regout\);

\z18|sram~737\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1619\ = \z16|Mux29~19_combout\ & (\z18|sram~1618\ & \z18|sram~993_regout\ # !\z18|sram~1618\ & (P1L700Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1618\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~993_regout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1618\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1619\,
	regout => \z18|sram~737_regout\);

\z18|sram~961\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~961_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~961_regout\);

\z18|sram~577\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~577_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~577_regout\);

\z18|sram~705\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1622\ = \z16|Mux29~19_combout\ & (P1L668Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~577_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~577_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1622\,
	regout => \z18|sram~705_regout\);

\z18|sram~833\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1623\ = \z16|Mux28~11_combout\ & (\z18|sram~1622\ & \z18|sram~961_regout\ # !\z18|sram~1622\ & (P1L796Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1622\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~961_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1622\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1623\,
	regout => \z18|sram~833_regout\);

\z18|sram~1025\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1025_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1025_regout\);

\z18|sram~641\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~641_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~641_regout\);

\z18|sram~769\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1620\ = \z16|Mux29~19_combout\ & (P1L732Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~641_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~641_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1620\,
	regout => \z18|sram~769_regout\);

\z18|sram~897\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1621\ = \z16|Mux28~11_combout\ & (\z18|sram~1620\ & \z18|sram~1025_regout\ # !\z18|sram~1620\ & (P1L860Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1620\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1025_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1620\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1621\,
	regout => \z18|sram~897_regout\);

\z18|sram~1624\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1624_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1621\) # !\z16|Mux30~12_combout\ & \z18|sram~1623\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1623\,
	datab => \z18|sram~1621\,
	datac => \z16|Mux31~8_combout\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1624_combout\);

\z18|sram~1627\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1627_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1624_combout\ & \z18|sram~1626\ # !\z18|sram~1624_combout\ & (\z18|sram~1619\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1624_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1626\,
	datab => \z18|sram~1619\,
	datac => \z16|Mux31~8_combout\,
	datad => \z18|sram~1624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1627_combout\);

\z18|sram~289\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~289_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~289_regout\);

\z18|sram~193\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~193_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~193_regout\);

\z18|sram~225\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1628\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L188Q) # !\z16|Mux31~8_combout\ & \z18|sram~193_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~193_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1628\,
	regout => \z18|sram~225_regout\);

\z18|sram~257\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1629\ = \z16|Mux30~12_combout\ & (\z18|sram~1628\ & \z18|sram~289_regout\ # !\z18|sram~1628\ & (P1L220Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1628\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~289_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1628\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1629\,
	regout => \z18|sram~257_regout\);

\z18|sram~545\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~545_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~545_regout\);

\z18|sram~449\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~449_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~449_regout\);

\z18|sram~481\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1635\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L444Q) # !\z16|Mux31~8_combout\ & \z18|sram~449_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~449_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1635\,
	regout => \z18|sram~481_regout\);

\z18|sram~513\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1636\ = \z18|sram~1635\ & (\z18|sram~545_regout\ # !\z16|Mux30~12_combout\) # !\z18|sram~1635\ & (P1L476Q & \z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~545_regout\,
	datab => \z18|sram~1635\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1636\,
	regout => \z18|sram~513_regout\);

\z18|sram~417\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~417_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~417_regout\);

\z18|sram~321\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~321_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[27]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[27]~43\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~321_regout\);

\z18|sram~385\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1630\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L348Q) # !\z16|Mux30~12_combout\ & \z18|sram~321_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~321_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1630\,
	regout => \z18|sram~385_regout\);

\z18|sram~353\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1631\ = \z16|Mux31~8_combout\ & (\z18|sram~1630\ & \z18|sram~417_regout\ # !\z18|sram~1630\ & (P1L316Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1630\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~417_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1630\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1631\,
	regout => \z18|sram~353_regout\);

\z18|sram~161\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~161_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~161_regout\);

\z18|sram~65\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~65_regout\ = DFFEAS(\z8|rd2[27]~43\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[27]~43\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~65_regout\);

\z18|sram~129\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1632\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L92Q) # !\z16|Mux30~12_combout\ & \z18|sram~65_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~65_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1632\,
	regout => \z18|sram~129_regout\);

\z18|sram~97\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1633\ = \z16|Mux31~8_combout\ & (\z18|sram~1632\ & \z18|sram~161_regout\ # !\z18|sram~1632\ & (P1L60Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1632\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~161_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[27]~43\,
	datad => \z18|sram~1632\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1633\,
	regout => \z18|sram~97_regout\);

\z18|sram~1634\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1634_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1631\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~1633\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1631\,
	datad => \z18|sram~1633\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1634_combout\);

\z18|sram~1637\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1637_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1634_combout\ & (\z18|sram~1636\) # !\z18|sram~1634_combout\ & \z18|sram~1629\) # !\z16|Mux29~19_combout\ & (\z18|sram~1634_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1629\,
	datac => \z18|sram~1636\,
	datad => \z18|sram~1634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1637_combout\);

\z5|y1[27]~234\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~234_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1627_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1627_combout\,
	datad => \z18|sram~1637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~234_combout\);

\rout2[27]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[27]~242\ = \z5|y1[27]~234_combout\ # \z15|Mux0~0_combout\ & \z5|y1[27]~241_combout\
-- \rout2[27]~reg0_regout\ = DFFEAS(\z5|y1[27]~242\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z5|y1[27]~241_combout\,
	datad => \z5|y1[27]~234_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[27]~242\,
	regout => \rout2[27]~reg0_regout\);

\z8|mem~481\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1442\ = \z13|mem_initial~57_combout\ & (\z8|mem~1441\ & (F1L416Q) # !\z8|mem~1441\ & \z8|mem~449_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1441\)
-- \z8|mem~481_regout\ = DFFEAS(\z8|mem~1442\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[27]~242\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~449_regout\,
	datac => \z5|y1[27]~242\,
	datad => \z8|mem~1441\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1442\,
	regout => \z8|mem~481_regout\);

\z8|mem~1439\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1439_combout\ = \z8|mem~1438\ & (\z8|mem~97_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~97_regout\,
	datac => \z8|mem~1438\,
	datad => \z13|mem_initial~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1439_combout\);

\z8|mem~1440\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1440_combout\ = \z13|mem_initial~59\ & \z13|mem_initial~61\ # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & \z8|mem~1437\ # !\z13|mem_initial~61\ & (\z8|mem~1439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1437\,
	datad => \z8|mem~1439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1440_combout\);

\z8|mem~1443\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1443_combout\ = \z13|mem_initial~59\ & (\z8|mem~1440_combout\ & \z8|mem~1442\ # !\z8|mem~1440_combout\ & (\z8|mem~1435\)) # !\z13|mem_initial~59\ & (\z8|mem~1440_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1442\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1435\,
	datad => \z8|mem~1440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1443_combout\);

\z4|y1[27]~51\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[27]~51_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[27]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[27]~43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[27]~51_combout\);

\z16|Add0~195\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~195_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[27]~51_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[27]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[27]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~195_combout\);

\z16|Add0~153\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~153_combout\ = \z16|Add0~196_combout\ $ \z8|rd1[28]~48_combout\ $ (!\z16|Add0~146\ & \z16|Add0~152\) # (\z16|Add0~146\ & \z16|Add0~152COUT1_271\)
-- \z16|Add0~154\ = CARRY(\z16|Add0~196_combout\ & !\z8|rd1[28]~48_combout\ & !\z16|Add0~152\ # !\z16|Add0~196_combout\ & (!\z16|Add0~152\ # !\z8|rd1[28]~48_combout\))
-- \z16|Add0~154COUT1_273\ = CARRY(\z16|Add0~196_combout\ & !\z8|rd1[28]~48_combout\ & !\z16|Add0~152COUT1_271\ # !\z16|Add0~196_combout\ & (!\z16|Add0~152COUT1_271\ # !\z8|rd1[28]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~196_combout\,
	datab => \z8|rd1[28]~48_combout\,
	cin => \z16|Add0~146\,
	cin0 => \z16|Add0~152\,
	cin1 => \z16|Add0~152COUT1_271\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~153_combout\,
	cout0 => \z16|Add0~154\,
	cout1 => \z16|Add0~154COUT1_273\);

\z16|result~28\ : cyclone_lcell
-- Equation(s):
-- \z16|result~28_combout\ = \z8|rd1[28]~48_combout\ & \z4|y1[28]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[28]~48_combout\,
	datad => \z4|y1[28]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~28_combout\);

\z5|y1[29]~293\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~293_combout\ = \z17|Mux1~6_combout\ & !\z17|Mux3~24_combout\ & \z15|Mux8~2_combout\ & !\z17|Mux2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z17|Mux3~24_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z17|Mux2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~293_combout\);

\z5|y1[29]~243\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~243_combout\ = \z17|Mux1~6_combout\ & \z17|aluoper[3]~5_combout\ & !\z17|Mux3~24_combout\ # !\z5|y1[29]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55d5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~63_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z17|Mux3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~243_combout\);

\z5|y1[29]~244\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~244_combout\ = \z5|y1[29]~293_combout\ & (!\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z5|y1[29]~243_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~44_combout\,
	datab => \z5|y1[29]~293_combout\,
	datac => \z5|y1[29]~243_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~244_combout\);

\z16|ShiftRight0~147\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~147_combout\ = !\z4|y1[2]~42_combout\ & \z8|Equal0~1_combout\ & \z16|ShiftRight0~91_combout\ & !\z4|y1[3]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~91_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~147_combout\);

\z5|y1[28]~245\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~245_combout\ = \z8|rd1[28]~48_combout\ $ !\z4|y1[28]~56_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f77f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z8|rd1[28]~48_combout\,
	datad => \z4|y1[28]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~245_combout\);

\z5|y1[29]~248\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~248_combout\ = \z15|Mux8~2_combout\ & !\z17|Mux1~6_combout\ & !\z17|Mux0~0_combout\ & \z17|Mux3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z17|Mux0~0_combout\,
	datad => \z17|Mux3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~248_combout\);

\z5|y1[29]~294\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~294_combout\ = \z5|y1[29]~248_combout\ & (\z4|y1[4]~44_combout\) # !\z5|y1[29]~248_combout\ & !\z17|Mux1~6_combout\ & \z15|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z5|y1[29]~248_combout\,
	datad => \z4|y1[4]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~294_combout\);

\z16|result~60\ : cyclone_lcell
-- Equation(s):
-- \z16|result~60_combout\ = \z4|y1[28]~56_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2368_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[28]~56_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~60_combout\);

\z5|y1[28]~249\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~249_combout\ = \z5|y1[29]~294_combout\ & !\z17|aluoper[3]~5_combout\ & !\z5|y1[29]~248_combout\ & !\z16|result~60_combout\ # !\z5|y1[29]~294_combout\ & (\z5|y1[29]~248_combout\ # \z16|result~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3334",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z5|y1[29]~294_combout\,
	datac => \z5|y1[29]~248_combout\,
	datad => \z16|result~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~249_combout\);

\z16|ShiftLeft0~18\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~18_combout\ = \z4|y1[3]~43_combout\ # \z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[3]~43_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~18_combout\);

\z16|ShiftLeft0~127\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~127_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z8|mem~2370_combout\ # !\z4|y1[0]~40_combout\ & (\z8|mem~2369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2370_combout\,
	datab => \z8|mem~2369_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~127_combout\);

\z16|Mux29~8\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~8_combout\ = \z4|y1[3]~43_combout\ # \z4|y1[1]~41_combout\ & !\z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~8_combout\);

\z16|ShiftLeft0~128\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~128_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z8|mem~2367_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2368_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z8|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~128_combout\);

\z5|y1[28]~246\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~246_combout\ = \z16|ShiftLeft0~18_combout\ & (\z16|Mux29~8_combout\) # !\z16|ShiftLeft0~18_combout\ & (\z16|Mux29~8_combout\ & \z16|ShiftLeft0~127_combout\ # !\z16|Mux29~8_combout\ & (\z16|ShiftLeft0~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~18_combout\,
	datab => \z16|ShiftLeft0~127_combout\,
	datac => \z16|Mux29~8_combout\,
	datad => \z16|ShiftLeft0~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~246_combout\);

\z16|ShiftLeft0~117\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~117_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~112_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~112_combout\,
	datad => \z16|ShiftLeft0~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~117_combout\);

\z16|ShiftLeft0~85\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~85_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~80_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~139_combout\ # \z16|ShiftRight0~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~139_combout\,
	datac => \z16|ShiftLeft0~80_combout\,
	datad => \z16|ShiftRight0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~85_combout\);

\z16|ShiftLeft0~101\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~101_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~85_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~100_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z16|ShiftLeft0~100_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~101_combout\);

\z5|y1[28]~247\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~247_combout\ = \z5|y1[28]~246_combout\ & (\z16|ShiftLeft0~101_combout\ # !\z16|ShiftLeft0~18_combout\) # !\z5|y1[28]~246_combout\ & \z16|ShiftLeft0~18_combout\ & \z16|ShiftLeft0~117_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[28]~246_combout\,
	datab => \z16|ShiftLeft0~18_combout\,
	datac => \z16|ShiftLeft0~117_combout\,
	datad => \z16|ShiftLeft0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~247_combout\);

\z5|y1[28]~250\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~250_combout\ = \z5|y1[29]~248_combout\ & (\z5|y1[28]~249_combout\ & (\z5|y1[28]~247_combout\) # !\z5|y1[28]~249_combout\ & \z16|ShiftLeft0~69_combout\) # !\z5|y1[29]~248_combout\ & (\z5|y1[28]~249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~248_combout\,
	datab => \z16|ShiftLeft0~69_combout\,
	datac => \z5|y1[28]~249_combout\,
	datad => \z5|y1[28]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~250_combout\);

\z5|y1[28]~251\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~251_combout\ = \z5|y1[28]~250_combout\ & (!\z5|y1[29]~248_combout\ # !\z16|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z5|y1[29]~248_combout\,
	datad => \z5|y1[28]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~251_combout\);

\z5|y1[28]~252\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~252_combout\ = \z5|y1[29]~293_combout\ & (!\z5|y1[29]~243_combout\) # !\z5|y1[29]~293_combout\ & (\z5|y1[29]~243_combout\ & !\z5|y1[28]~245_combout\ # !\z5|y1[29]~243_combout\ & (\z5|y1[28]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f1c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[28]~245_combout\,
	datab => \z5|y1[29]~293_combout\,
	datac => \z5|y1[29]~243_combout\,
	datad => \z5|y1[28]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~252_combout\);

\z5|y1[28]~253\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~253_combout\ = \z5|y1[29]~244_combout\ & (\z5|y1[28]~252_combout\ & \z16|result~28_combout\ # !\z5|y1[28]~252_combout\ & (\z16|ShiftRight0~147_combout\)) # !\z5|y1[29]~244_combout\ & (\z5|y1[28]~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~28_combout\,
	datab => \z5|y1[29]~244_combout\,
	datac => \z16|ShiftRight0~147_combout\,
	datad => \z5|y1[28]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~253_combout\);

\z5|y1[28]~295\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~295_combout\ = \z15|Mux8~2_combout\ & (\z16|Mux29~5_combout\ & \z16|Add0~153_combout\ # !\z16|Mux29~5_combout\ & (\z5|y1[28]~253_combout\)) # !\z15|Mux8~2_combout\ & (\z16|Add0~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z16|Mux29~5_combout\,
	datac => \z16|Add0~153_combout\,
	datad => \z5|y1[28]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~295_combout\);

\z18|sram~1058\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1058_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1058_regout\);

\z18|sram~674\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~674_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~674_regout\);

\z18|sram~802\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1645\ = \z16|Mux29~19_combout\ & (P1L765Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~674_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~674_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1645\,
	regout => \z18|sram~802_regout\);

\z18|sram~930\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1646\ = \z16|Mux28~11_combout\ & (\z18|sram~1645\ & \z18|sram~1058_regout\ # !\z18|sram~1645\ & (P1L893Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1645\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1058_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1645\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1646\,
	regout => \z18|sram~930_regout\);

\z18|sram~1026\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1026_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1026_regout\);

\z18|sram~898\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1638\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L861Q) # !\z16|Mux28~11_combout\ & \z18|sram~642_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~642_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1638\,
	regout => \z18|sram~898_regout\);

\z18|sram~770\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1639\ = \z16|Mux29~19_combout\ & (\z18|sram~1638\ & \z18|sram~1026_regout\ # !\z18|sram~1638\ & (P1L733Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1638\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1026_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1638\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1639\,
	regout => \z18|sram~770_regout\);

\z18|sram~994\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~994_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~994_regout\);

\z18|sram~610\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~610_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~610_regout\);

\z18|sram~738\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1640\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L701Q) # !\z16|Mux29~19_combout\ & \z18|sram~610_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~610_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1640\,
	regout => \z18|sram~738_regout\);

\z18|sram~866\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1641\ = \z16|Mux28~11_combout\ & (\z18|sram~1640\ & \z18|sram~994_regout\ # !\z18|sram~1640\ & (P1L829Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1640\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~994_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1640\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1641\,
	regout => \z18|sram~866_regout\);

\z18|sram~962\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~962_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~962_regout\);

\z18|sram~578\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~578_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~578_regout\);

\z18|sram~834\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1642\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L797Q) # !\z16|Mux28~11_combout\ & \z18|sram~578_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~578_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1642\,
	regout => \z18|sram~834_regout\);

\z18|sram~706\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1643\ = \z16|Mux29~19_combout\ & (\z18|sram~1642\ & \z18|sram~962_regout\ # !\z18|sram~1642\ & (P1L669Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1642\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~962_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1642\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1643\,
	regout => \z18|sram~706_regout\);

\z18|sram~1644\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1644_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1641\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & (\z18|sram~1643\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1641\,
	datad => \z18|sram~1643\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1644_combout\);

\z18|sram~1647\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1647_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1644_combout\ & \z18|sram~1646\ # !\z18|sram~1644_combout\ & (\z18|sram~1639\)) # !\z16|Mux30~12_combout\ & (\z18|sram~1644_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1646\,
	datac => \z18|sram~1639\,
	datad => \z18|sram~1644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1647_combout\);

\z18|sram~546\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~546_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~546_regout\);

\z18|sram~450\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~450_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~450_regout\);

\z18|sram~514\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1655\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L477Q) # !\z16|Mux30~12_combout\ & \z18|sram~450_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~450_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1655\,
	regout => \z18|sram~514_regout\);

\z18|sram~482\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1656\ = \z16|Mux31~8_combout\ & (\z18|sram~1655\ & \z18|sram~546_regout\ # !\z18|sram~1655\ & (P1L445Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1655\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~546_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1655\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1656\,
	regout => \z18|sram~482_regout\);

\z18|sram~418\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~418_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~418_regout\);

\z18|sram~322\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~322_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~322_regout\);

\z18|sram~354\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1648\ = \z16|Mux31~8_combout\ & (P1L317Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~322_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~322_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1648\,
	regout => \z18|sram~354_regout\);

\z18|sram~386\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1649\ = \z16|Mux30~12_combout\ & (\z18|sram~1648\ & \z18|sram~418_regout\ # !\z18|sram~1648\ & (P1L349Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1648\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~418_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1648\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1649\,
	regout => \z18|sram~386_regout\);

\z18|sram~290\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~290_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~290_regout\);

\z18|sram~194\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~194_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~194_regout\);

\z18|sram~258\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1650\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L221Q) # !\z16|Mux30~12_combout\ & \z18|sram~194_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~194_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1650\,
	regout => \z18|sram~258_regout\);

\z18|sram~226\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1651\ = \z16|Mux31~8_combout\ & (\z18|sram~1650\ & \z18|sram~290_regout\ # !\z18|sram~1650\ & (P1L189Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1650\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~290_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1650\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1651\,
	regout => \z18|sram~226_regout\);

\z18|sram~162\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~162_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[28]~48\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[28]~48\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~162_regout\);

\z18|sram~66\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~66_regout\ = DFFEAS(\z8|rd2[28]~48\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[28]~48\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~66_regout\);

\z18|sram~98\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1652\ = \z16|Mux31~8_combout\ & (P1L61Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~66_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~66_regout\,
	datac => \z8|rd2[28]~48\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1652\,
	regout => \z18|sram~98_regout\);

\z18|sram~130\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1653\ = \z16|Mux30~12_combout\ & (\z18|sram~1652\ & \z18|sram~162_regout\ # !\z18|sram~1652\ & (P1L93Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1652\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~162_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[28]~48\,
	datad => \z18|sram~1652\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1653\,
	regout => \z18|sram~130_regout\);

\z18|sram~1654\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1654_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # \z18|sram~1651\) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & (\z18|sram~1653\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1651\,
	datad => \z18|sram~1653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1654_combout\);

\z18|sram~1657\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1657_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1654_combout\ & \z18|sram~1656\ # !\z18|sram~1654_combout\ & (\z18|sram~1649\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1654_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1656\,
	datac => \z18|sram~1649\,
	datad => \z18|sram~1654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1657_combout\);

\z5|y1[28]~254\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~254_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1647_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1657_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z18|sram~1647_combout\,
	datac => \z16|Mux27~9_combout\,
	datad => \z18|sram~1657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~254_combout\);

\rout2[28]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[28]~255\ = \z15|Mux0~0_combout\ & \z5|y1[28]~295_combout\ # !\z15|Mux0~0_combout\ & (\z5|y1[28]~254_combout\)
-- \rout2[28]~reg0_regout\ = DFFEAS(\z5|y1[28]~255\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z5|y1[28]~295_combout\,
	datad => \z5|y1[28]~254_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[28]~255\,
	regout => \rout2[28]~reg0_regout\);

\z8|mem~674\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2420\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~802_regout\ # !\z13|mem_initial~68\ & (F1L609Q))
-- \z8|mem~674_regout\ = DFFEAS(\z8|mem~2420\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[28]~255\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~802_regout\,
	datac => \z5|y1[28]~255\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2420\,
	regout => \z8|mem~674_regout\);

\z8|mem~1890\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1890_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~1887\) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~1889\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~1887\,
	datad => \z8|mem~1889\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1890_combout\);

\z8|mem~1893\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1893_combout\ = \z13|mem_initial~66\ & (\z8|mem~1890_combout\ & (\z8|mem~1892\) # !\z8|mem~1890_combout\ & \z8|mem~2420\) # !\z13|mem_initial~66\ & (\z8|mem~1890_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2420\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~1890_combout\,
	datad => \z8|mem~1892\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1893_combout\);

\z8|mem~2368\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2368_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1885_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~1885_combout\) # !\z12|pc_out\(4) & \z8|mem~1893_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1893_combout\,
	datad => \z8|mem~1885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2368_combout\);

\z16|ShiftRight0~19\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~19_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2368_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2369_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2369_combout\,
	datac => \z8|mem~2368_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~19_combout\);

\z16|ShiftRight0~72\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~72_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2367_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2370_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2367_combout\,
	datad => \z8|mem~2370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~72_combout\);

\z16|ShiftRight0~73\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~73_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~19_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~19_combout\,
	datad => \z16|ShiftRight0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~73_combout\);

\z16|ShiftRight0~133\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~133_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~73_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~66_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~133_combout\);

\z16|ShiftRight0~148\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~148_combout\ = \z16|ShiftLeft0~6_combout\ & !\z4|y1[3]~43_combout\ & !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~6_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~148_combout\);

\z16|result~13\ : cyclone_lcell
-- Equation(s):
-- \z16|result~13_combout\ = \z8|Equal0~1_combout\ & (\z8|mem~2386_combout\ & \z4|y1[13]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z8|mem~2386_combout\,
	datad => \z4|y1[13]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~13_combout\);

\z5|y1[10]~109\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~109_combout\ = \z17|aluoper[3]~5_combout\ & (\z4|y1[4]~44_combout\ # \z16|ShiftLeft0~17_combout\ # \z4|y1[3]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z4|y1[4]~44_combout\,
	datac => \z16|ShiftLeft0~17_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~109_combout\);

\z5|y1[10]~108\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~108_combout\ = !\z16|ShiftLeft0~17_combout\ & \z4|y1[4]~44_combout\ # !\z17|aluoper[3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7575",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z4|y1[4]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~108_combout\);

\z5|y1[13]~139\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~139_combout\ = \z5|y1[10]~109_combout\ & \z16|ShiftRight0~148_combout\ & (\z5|y1[10]~108_combout\) # !\z5|y1[10]~109_combout\ & (\z16|result~13_combout\ # !\z5|y1[10]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~148_combout\,
	datab => \z16|result~13_combout\,
	datac => \z5|y1[10]~109_combout\,
	datad => \z5|y1[10]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~139_combout\);

\z5|y1[13]~140\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~140_combout\ = \z5|y1[10]~107_combout\ & (\z5|y1[13]~139_combout\) # !\z5|y1[10]~107_combout\ & (\z5|y1[13]~139_combout\ & \z16|ShiftRight0~103_combout\ # !\z5|y1[13]~139_combout\ & (\z16|ShiftRight0~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~107_combout\,
	datab => \z16|ShiftRight0~103_combout\,
	datac => \z16|ShiftRight0~133_combout\,
	datad => \z5|y1[13]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~140_combout\);

\z5|y1[13]~141\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~141_combout\ = \z17|aluoper[0]~6_combout\ & \z16|result~45_combout\ & !\z17|Mux4~0_combout\ # !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ # \z5|y1[13]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5d58",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|result~45_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z5|y1[13]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~141_combout\);

\z5|y1[13]~142\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~142_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[13]~141_combout\ & !\z16|result~45_combout\ # !\z5|y1[13]~141_combout\ & (\z16|ShiftLeft0~74_combout\)) # !\z5|y1[10]~106_combout\ & (\z5|y1[13]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~45_combout\,
	datab => \z16|ShiftLeft0~74_combout\,
	datac => \z5|y1[10]~106_combout\,
	datad => \z5|y1[13]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~142_combout\);

\z5|y1[13]~290\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~290_combout\ = \z5|y1[13]~142_combout\ & (\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f700",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z17|Mux1~6_combout\,
	datad => \z5|y1[13]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~290_combout\);

\z8|mem~2261\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2261_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~2258\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~2260\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2258\,
	datad => \z8|mem~2260\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2261_combout\);

\z8|mem~2264\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2264_combout\ = \z13|mem_initial~68\ & (\z8|mem~2261_combout\ & \z8|mem~2263\ # !\z8|mem~2261_combout\ & (\z8|mem~2256\)) # !\z13|mem_initial~68\ & (\z8|mem~2261_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2263\,
	datab => \z8|mem~2256\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~2261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2264_combout\);

\z8|rd1[13]~55\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[13]~55_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2264_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2272_combout\,
	datac => \z8|mem~2264_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[13]~55_combout\);

\z16|Add0~181\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~181_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[13]~45_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[13]~45_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0706",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z4|y1[13]~45_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~181_combout\);

\z16|Add0~180\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~180_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[12]~54_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[12]~54_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0076",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z4|y1[12]~54_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~180_combout\);

\z8|mem~2279\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2279_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~2276\ # !\z13|mem_initial~70\ & (\z8|mem~2278\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2276\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~2278\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2279_combout\);

\z8|mem~2282\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2282_combout\ = \z13|mem_initial~68\ & (\z8|mem~2279_combout\ & (\z8|mem~2281\) # !\z8|mem~2279_combout\ & \z8|mem~2274\) # !\z13|mem_initial~68\ & (\z8|mem~2279_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2274\,
	datac => \z8|mem~2279_combout\,
	datad => \z8|mem~2281\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2282_combout\);

\z8|rd1[11]~54\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[11]~54_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2282_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2290_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2290_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~2282_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[11]~54_combout\);

\z16|Add0~179\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~179_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[11]~50_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[11]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[11]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~179_combout\);

\z16|Add0~177\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~177_combout\ = !\z4|y1[4]~72_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1731_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1723_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1723_combout\,
	datac => \z4|y1[4]~72_combout\,
	datad => \z8|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~177_combout\);

\z16|Add0~178\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~178_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z16|Add0~177_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z16|Add0~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z16|Add0~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~178_combout\);

\z8|rd1[10]~53\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[10]~53_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2300_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2308_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z13|mem_initial~72_combout\,
	datad => \z8|mem~2300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[10]~53_combout\);

\z16|Add0~117\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~117_combout\ = \z16|Add0~178_combout\ $ \z8|rd1[10]~53_combout\ $ \z16|Add0~116\
-- \z16|Add0~118\ = CARRY(\z16|Add0~178_combout\ & !\z8|rd1[10]~53_combout\ & !\z16|Add0~116\ # !\z16|Add0~178_combout\ & (!\z16|Add0~116\ # !\z8|rd1[10]~53_combout\))
-- \z16|Add0~118COUT1_243\ = CARRY(\z16|Add0~178_combout\ & !\z8|rd1[10]~53_combout\ & !\z16|Add0~116\ # !\z16|Add0~178_combout\ & (!\z16|Add0~116\ # !\z8|rd1[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~178_combout\,
	datab => \z8|rd1[10]~53_combout\,
	cin => \z16|Add0~116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~117_combout\,
	cout0 => \z16|Add0~118\,
	cout1 => \z16|Add0~118COUT1_243\);

\z16|Add0~119\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~119_combout\ = \z8|rd1[11]~54_combout\ $ \z16|Add0~179_combout\ $ !(!\z16|Add0~116\ & \z16|Add0~118\) # (\z16|Add0~116\ & \z16|Add0~118COUT1_243\)
-- \z16|Add0~120\ = CARRY(\z8|rd1[11]~54_combout\ & (\z16|Add0~179_combout\ # !\z16|Add0~118\) # !\z8|rd1[11]~54_combout\ & \z16|Add0~179_combout\ & !\z16|Add0~118\)
-- \z16|Add0~120COUT1_245\ = CARRY(\z8|rd1[11]~54_combout\ & (\z16|Add0~179_combout\ # !\z16|Add0~118COUT1_243\) # !\z8|rd1[11]~54_combout\ & \z16|Add0~179_combout\ & !\z16|Add0~118COUT1_243\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[11]~54_combout\,
	datab => \z16|Add0~179_combout\,
	cin => \z16|Add0~116\,
	cin0 => \z16|Add0~118\,
	cin1 => \z16|Add0~118COUT1_243\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~119_combout\,
	cout0 => \z16|Add0~120\,
	cout1 => \z16|Add0~120COUT1_245\);

\z16|Add0~121\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~121_combout\ = \z8|rd1[12]~41_combout\ $ \z16|Add0~180_combout\ $ (!\z16|Add0~116\ & \z16|Add0~120\) # (\z16|Add0~116\ & \z16|Add0~120COUT1_245\)
-- \z16|Add0~122\ = CARRY(\z8|rd1[12]~41_combout\ & !\z16|Add0~180_combout\ & !\z16|Add0~120\ # !\z8|rd1[12]~41_combout\ & (!\z16|Add0~120\ # !\z16|Add0~180_combout\))
-- \z16|Add0~122COUT1_247\ = CARRY(\z8|rd1[12]~41_combout\ & !\z16|Add0~180_combout\ & !\z16|Add0~120COUT1_245\ # !\z8|rd1[12]~41_combout\ & (!\z16|Add0~120COUT1_245\ # !\z16|Add0~180_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[12]~41_combout\,
	datab => \z16|Add0~180_combout\,
	cin => \z16|Add0~116\,
	cin0 => \z16|Add0~120\,
	cin1 => \z16|Add0~120COUT1_245\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~121_combout\,
	cout0 => \z16|Add0~122\,
	cout1 => \z16|Add0~122COUT1_247\);

\z16|Add0~123\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~123_combout\ = \z8|rd1[13]~55_combout\ $ \z16|Add0~181_combout\ $ !(!\z16|Add0~116\ & \z16|Add0~122\) # (\z16|Add0~116\ & \z16|Add0~122COUT1_247\)
-- \z16|Add0~124\ = CARRY(\z8|rd1[13]~55_combout\ & (\z16|Add0~181_combout\ # !\z16|Add0~122\) # !\z8|rd1[13]~55_combout\ & \z16|Add0~181_combout\ & !\z16|Add0~122\)
-- \z16|Add0~124COUT1_249\ = CARRY(\z8|rd1[13]~55_combout\ & (\z16|Add0~181_combout\ # !\z16|Add0~122COUT1_247\) # !\z8|rd1[13]~55_combout\ & \z16|Add0~181_combout\ & !\z16|Add0~122COUT1_247\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[13]~55_combout\,
	datab => \z16|Add0~181_combout\,
	cin => \z16|Add0~116\,
	cin0 => \z16|Add0~122\,
	cin1 => \z16|Add0~122COUT1_247\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~123_combout\,
	cout0 => \z16|Add0~124\,
	cout1 => \z16|Add0~124COUT1_249\);

\z18|sram~1043\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1043_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1043_regout\);

\z18|sram~659\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~659_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~659_regout\);

\z18|sram~915\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1334\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L878Q) # !\z16|Mux28~11_combout\ & \z18|sram~659_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~659_regout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1334\,
	regout => \z18|sram~915_regout\);

\z18|sram~787\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1335\ = \z18|sram~1334\ & (\z18|sram~1043_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1334\ & (P1L750Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1043_regout\,
	datab => \z18|sram~1334\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1335\,
	regout => \z18|sram~787_regout\);

\z18|sram~979\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~979_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~979_regout\);

\z18|sram~851\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1327\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L814Q) # !\z16|Mux28~11_combout\ & \z18|sram~595_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~595_regout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1327\,
	regout => \z18|sram~851_regout\);

\z18|sram~723\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1328\ = \z16|Mux29~19_combout\ & (\z18|sram~1327\ & \z18|sram~979_regout\ # !\z18|sram~1327\ & (P1L686Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1327\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~979_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1327\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1328\,
	regout => \z18|sram~723_regout\);

\z18|sram~1011\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1011_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1011_regout\);

\z18|sram~627\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~627_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~627_regout\);

\z18|sram~755\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1329\ = \z16|Mux29~19_combout\ & (P1L718Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~627_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~627_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1329\,
	regout => \z18|sram~755_regout\);

\z18|sram~883\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1330\ = \z16|Mux28~11_combout\ & (\z18|sram~1329\ & \z18|sram~1011_regout\ # !\z18|sram~1329\ & (P1L846Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1329\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1011_regout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1329\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1330\,
	regout => \z18|sram~883_regout\);

\z18|sram~947\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~947_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~947_regout\);

\z18|sram~563\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~563_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~563_regout\);

\z18|sram~691\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1331\ = \z16|Mux29~19_combout\ & (P1L654Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~563_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~563_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1331\,
	regout => \z18|sram~691_regout\);

\z18|sram~819\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1332\ = \z18|sram~1331\ & (\z18|sram~947_regout\ # !\z16|Mux28~11_combout\) # !\z18|sram~1331\ & (P1L782Q & \z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~947_regout\,
	datab => \z18|sram~1331\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1332\,
	regout => \z18|sram~819_regout\);

\z18|sram~1333\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1333_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & \z18|sram~1330\ # !\z16|Mux30~12_combout\ & (\z18|sram~1332\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1330\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1332\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1333_combout\);

\z18|sram~1336\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1336_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1333_combout\ & \z18|sram~1335\ # !\z18|sram~1333_combout\ & (\z18|sram~1328\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1333_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1335\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1328\,
	datad => \z18|sram~1333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1336_combout\);

\z18|sram~275\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~275_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~275_regout\);

\z18|sram~179\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~179_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~179_regout\);

\z18|sram~211\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1337\ = \z16|Mux31~8_combout\ & (P1L174Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~179_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~179_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1337\,
	regout => \z18|sram~211_regout\);

\z18|sram~243\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1338\ = \z16|Mux30~12_combout\ & (\z18|sram~1337\ & \z18|sram~275_regout\ # !\z18|sram~1337\ & (P1L206Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1337\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~275_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1337\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1338\,
	regout => \z18|sram~243_regout\);

\z18|sram~531\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~531_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~531_regout\);

\z18|sram~435\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~435_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~435_regout\);

\z18|sram~467\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1344\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L430Q) # !\z16|Mux31~8_combout\ & \z18|sram~435_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~435_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1344\,
	regout => \z18|sram~467_regout\);

\z18|sram~499\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1345\ = \z16|Mux30~12_combout\ & (\z18|sram~1344\ & \z18|sram~531_regout\ # !\z18|sram~1344\ & (P1L462Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1344\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~531_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1344\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1345\,
	regout => \z18|sram~499_regout\);

\z18|sram~403\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~403_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~403_regout\);

\z18|sram~307\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~307_regout\ = DFFEAS(\z8|rd2[13]~37\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[13]~37\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~307_regout\);

\z18|sram~371\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1339\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L334Q) # !\z16|Mux30~12_combout\ & \z18|sram~307_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~307_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1339\,
	regout => \z18|sram~371_regout\);

\z18|sram~339\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1340\ = \z16|Mux31~8_combout\ & (\z18|sram~1339\ & \z18|sram~403_regout\ # !\z18|sram~1339\ & (P1L302Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1339\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~403_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1339\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1340\,
	regout => \z18|sram~339_regout\);

\z18|sram~147\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~147_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~147_regout\);

\z18|sram~51\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~51_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[13]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[13]~37\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~51_regout\);

\z18|sram~115\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1341\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L78Q) # !\z16|Mux30~12_combout\ & \z18|sram~51_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~51_regout\,
	datac => \z8|rd2[13]~37\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1341\,
	regout => \z18|sram~115_regout\);

\z18|sram~83\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1342\ = \z16|Mux31~8_combout\ & (\z18|sram~1341\ & \z18|sram~147_regout\ # !\z18|sram~1341\ & (P1L46Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1341\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~147_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[13]~37\,
	datad => \z18|sram~1341\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1342\,
	regout => \z18|sram~83_regout\);

\z18|sram~1343\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1343_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & \z18|sram~1340\ # !\z16|Mux28~11_combout\ & (\z18|sram~1342\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1340\,
	datad => \z18|sram~1342\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1343_combout\);

\z18|sram~1346\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1346_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1343_combout\ & (\z18|sram~1345\) # !\z18|sram~1343_combout\ & \z18|sram~1338\) # !\z16|Mux29~19_combout\ & (\z18|sram~1343_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1338\,
	datac => \z18|sram~1345\,
	datad => \z18|sram~1343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1346_combout\);

\z18|sram~1347\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1347_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1336_combout\) # !\z16|Mux27~9_combout\ & (\z18|sram~1346_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|sram~1336_combout\,
	datad => \z18|sram~1346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1347_combout\);

\z5|y1[13]~143\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[13]~143_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~123_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~123_combout\,
	datad => \z18|sram~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[13]~143_combout\);

\rout2[13]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(13) = \z5|y1[10]~116_combout\ & (\z5|y1[13]~143_combout\ & (\z5|y1[13]~290_combout\) # !\z5|y1[13]~143_combout\ & \z16|result~77_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[13]~143_combout\)
-- \rout2[13]~reg0_regout\ = DFFEAS(\z5|y1\(13), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[10]~116_combout\,
	datab => \z16|result~77_combout\,
	datac => \z5|y1[13]~290_combout\,
	datad => \z5|y1[13]~143_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(13),
	regout => \rout2[13]~reg0_regout\);

\z8|mem~627\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2270\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~883_regout\ # !\z13|mem_initial~70\ & (F1L562Q))
-- \z8|mem~627_regout\ = DFFEAS(\z8|mem~2270\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~883_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(13),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2270\,
	regout => \z8|mem~627_regout\);

\z8|mem~1011\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2271\ = \z13|mem_initial~68\ & (\z8|mem~2270\ & (F1L882Q) # !\z8|mem~2270\ & \z8|mem~755_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2270\)
-- \z8|mem~1011_regout\ = DFFEAS(\z8|mem~2271\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~755_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(13),
	datad => \z8|mem~2270\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2271\,
	regout => \z8|mem~1011_regout\);

\z8|mem~2266\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2266_combout\ = \z13|mem_initial~68\ & (\z8|mem~2265\ & (\z8|mem~947_regout\) # !\z8|mem~2265\ & \z8|mem~691_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2265\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~691_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~947_regout\,
	datad => \z8|mem~2265\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2266_combout\);

\z8|mem~2269\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2269_combout\ = \z13|mem_initial~66\ & (\z8|mem~2399\ # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~2268\ & (!\z13|mem_initial~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2268\,
	datab => \z8|mem~2399\,
	datac => \z13|mem_initial~66\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2269_combout\);

\z8|mem~2272\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2272_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2269_combout\ & \z8|mem~2271\ # !\z8|mem~2269_combout\ & (\z8|mem~2266_combout\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2269_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2271\,
	datac => \z8|mem~2266_combout\,
	datad => \z8|mem~2269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2272_combout\);

\z8|mem~2386\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2386_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2264_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2264_combout\) # !\z12|pc_out\(4) & \z8|mem~2272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2272_combout\,
	datab => \z13|mem_initial~71_combout\,
	datac => \z12|pc_out\(4),
	datad => \z8|mem~2264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2386_combout\);

\z16|ShiftRight0~76\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~76_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2385_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2386_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2386_combout\,
	datad => \z8|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~76_combout\);

\z16|ShiftRight0~77\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~77_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~38_combout\ # \z16|ShiftRight0~37_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eee4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~76_combout\,
	datac => \z16|ShiftRight0~38_combout\,
	datad => \z16|ShiftRight0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~77_combout\);

\z16|ShiftRight0~121\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~121_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~77_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~81_combout\,
	datad => \z16|ShiftRight0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~121_combout\);

\z16|ShiftRight0~120\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~120_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~66_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z16|ShiftRight0~66_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~120_combout\);

\z16|result~9\ : cyclone_lcell
-- Equation(s):
-- \z16|result~9_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2379_combout\ & !\z4|y1[9]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2379_combout\,
	datac => \z4|y1[9]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~9_combout\);

\z5|y1[9]~118\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~118_combout\ = \z5|y1[10]~108_combout\ & (\z5|y1[10]~109_combout\ & \z16|ShiftRight0~122_combout\ # !\z5|y1[10]~109_combout\ & (\z16|result~9_combout\)) # !\z5|y1[10]~108_combout\ & (!\z5|y1[10]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~122_combout\,
	datab => \z16|result~9_combout\,
	datac => \z5|y1[10]~108_combout\,
	datad => \z5|y1[10]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~118_combout\);

\z5|y1[9]~119\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~119_combout\ = \z5|y1[9]~118_combout\ & (\z16|ShiftRight0~121_combout\ # \z5|y1[10]~107_combout\) # !\z5|y1[9]~118_combout\ & (\z16|ShiftRight0~120_combout\ & !\z5|y1[10]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~121_combout\,
	datab => \z16|ShiftRight0~120_combout\,
	datac => \z5|y1[9]~118_combout\,
	datad => \z5|y1[10]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~119_combout\);

\z5|y1[9]~120\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~120_combout\ = \z17|Mux4~0_combout\ & !\z17|aluoper[0]~6_combout\ # !\z17|Mux4~0_combout\ & (\z17|aluoper[0]~6_combout\ & \z16|result~41_combout\ # !\z17|aluoper[0]~6_combout\ & (\z5|y1[9]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z16|result~41_combout\,
	datad => \z5|y1[9]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~120_combout\);

\z5|y1[9]~121\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~121_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[9]~120_combout\ & !\z16|result~41_combout\ # !\z5|y1[9]~120_combout\ & (\z16|ShiftLeft0~56_combout\)) # !\z5|y1[10]~106_combout\ & (\z5|y1[9]~120_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~41_combout\,
	datab => \z5|y1[10]~106_combout\,
	datac => \z16|ShiftLeft0~56_combout\,
	datad => \z5|y1[9]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~121_combout\);

\z5|y1[9]~286\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[9]~286_combout\ = \z5|y1[9]~121_combout\ & (\z17|Mux1~6_combout\ # !\z17|aluoper[3]~5_combout\ # !\z15|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[9]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[9]~286_combout\);

\rout2[9]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(9) = \z5|y1[9]~122_combout\ & (\z5|y1[9]~286_combout\ # !\z5|y1[10]~116_combout\) # !\z5|y1[9]~122_combout\ & !\z16|result~73_combout\ & (\z5|y1[10]~116_combout\)
-- \rout2[9]~reg0_regout\ = DFFEAS(\z5|y1\(9), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~73_combout\,
	datab => \z5|y1[9]~122_combout\,
	datac => \z5|y1[9]~286_combout\,
	datad => \z5|y1[10]~116_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(9),
	regout => \rout2[9]~reg0_regout\);

\z8|mem~2107\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2107_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2408\ # !\z13|mem_initial~66\ & (\z8|mem~2106\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2408\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~2106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2107_combout\);

\z8|mem~2110\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2110_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2107_combout\ & (\z8|mem~2109\) # !\z8|mem~2107_combout\ & \z8|mem~2104\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2104\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2107_combout\,
	datad => \z8|mem~2109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2110_combout\);

\z8|mem~2379\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2379_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2102_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~2102_combout\) # !\z12|pc_out\(4) & \z8|mem~2110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2110_combout\,
	datad => \z8|mem~2102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2379_combout\);

\z16|ShiftLeft0~61\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~61_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2379_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2387_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2387_combout\,
	datac => \z8|mem~2379_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~61_combout\);

\z16|ShiftLeft0~62\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~62_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~41_combout\ # \z16|ShiftRight0~124_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~41_combout\,
	datac => \z16|ShiftRight0~124_combout\,
	datad => \z16|ShiftLeft0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~62_combout\);

\z16|ShiftLeft0~79\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~79_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~21_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftLeft0~62_combout\,
	datad => \z16|ShiftLeft0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~79_combout\);

\z16|ShiftLeft0~82\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~82_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~46_combout\) # !\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftLeft0~46_combout\,
	datad => \z16|ShiftLeft0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~82_combout\);

\z16|ShiftLeft0~83\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~83_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~79_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~79_combout\,
	datad => \z16|ShiftLeft0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~83_combout\);

\z8|mem~629\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~629_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(15),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~629_regout\);

\z8|mem~757\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1446\ = \z13|mem_initial~59\ & (F1L692Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~629_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~757_regout\ = DFFEAS(\z8|mem~1446\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~629_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1446\,
	regout => \z8|mem~757_regout\);

\z8|mem~885\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2216\ = \z13|mem_initial~70\ & (F1L788Q # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & \z8|mem~629_regout\ & (!\z13|mem_initial~68\)
-- \z8|mem~885_regout\ = DFFEAS(\z8|mem~2216\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2357_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~629_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2216\,
	regout => \z8|mem~885_regout\);

\z8|mem~1013\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1447\ = \z13|mem_initial~61\ & (\z8|mem~1446\ & (F1L884Q) # !\z8|mem~1446\ & \z8|mem~885_regout\) # !\z13|mem_initial~61\ & (\z8|mem~1446\)
-- \z8|mem~1013_regout\ = DFFEAS(\z8|mem~1447\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2360_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~885_regout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1446\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1447\,
	regout => \z8|mem~1013_regout\);

\z8|mem~2217\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2217_combout\ = \z13|mem_initial~68\ & (\z8|mem~2216\ & (\z8|mem~1013_regout\) # !\z8|mem~2216\ & \z8|mem~757_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2216\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~757_regout\,
	datac => \z8|mem~1013_regout\,
	datad => \z8|mem~2216\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2217_combout\);

\z8|mem~661\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2402\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~789_regout\ # !\z13|mem_initial~68\ & (F1L596Q))
-- \z8|mem~661_regout\ = DFFEAS(\z8|mem~2402\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~789_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2402\,
	regout => \z8|mem~661_regout\);

\z8|mem~789\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2444\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L724Q) # !\z13|mem_initial~59\ & \z8|mem~661_regout\)
-- \z8|mem~789_regout\ = DFFEAS(\z8|mem~2444\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2350_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~661_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2444\,
	regout => \z8|mem~789_regout\);

\z8|mem~725\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2213\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (F1L660Q) # !\z13|mem_initial~68\ & \z8|mem~597_regout\)
-- \z8|mem~725_regout\ = DFFEAS(\z8|mem~2213\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~597_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2213\,
	regout => \z8|mem~725_regout\);

\z8|mem~853\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2214\ = \z13|mem_initial~70\ & (\z8|mem~2213\ & \z8|mem~981_regout\ # !\z8|mem~2213\ & (F1L756Q)) # !\z13|mem_initial~70\ & (\z8|mem~2213\)
-- \z8|mem~853_regout\ = DFFEAS(\z8|mem~2214\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~981_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(15),
	datad => \z8|mem~2213\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2214\,
	regout => \z8|mem~853_regout\);

\z8|mem~597\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1449\ = \z13|mem_initial~61\ & (\z8|mem~853_regout\ # \z13|mem_initial~59\) # !\z13|mem_initial~61\ & (F1L532Q & !\z13|mem_initial~59\)
-- \z8|mem~597_regout\ = DFFEAS(\z8|mem~1449\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~853_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1449\,
	regout => \z8|mem~597_regout\);

\z8|mem~981\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1450\ = \z13|mem_initial~59\ & (\z8|mem~1449\ & (F1L852Q) # !\z8|mem~1449\ & \z8|mem~725_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1449\)
-- \z8|mem~981_regout\ = DFFEAS(\z8|mem~1450\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2356_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~725_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1449\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1450\,
	regout => \z8|mem~981_regout\);

\z8|mem~2215\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2215_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2402\ # !\z13|mem_initial~66\ & (\z8|mem~2214\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2402\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~2214\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2215_combout\);

\z8|mem~565\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2211\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & F1L500Q & !\z13|mem_initial~70\
-- \z8|mem~565_regout\ = DFFEAS(\z8|mem~2211\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~68\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2211\,
	regout => \z8|mem~565_regout\);

\z8|mem~693\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1444\ = \z13|mem_initial~59\ & (F1L628Q # \z13|mem_initial~61\) # !\z13|mem_initial~59\ & \z8|mem~565_regout\ & (!\z13|mem_initial~61\)
-- \z8|mem~693_regout\ = DFFEAS(\z8|mem~1444\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2351_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~565_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~61\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1444\,
	regout => \z8|mem~693_regout\);

\z8|mem~949\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1445\ = \z8|mem~1444\ & (F1L820Q # !\z13|mem_initial~61\)
-- \z8|mem~949_regout\ = DFFEAS(\z8|mem~1445\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2352_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1444\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1445\,
	regout => \z8|mem~949_regout\);

\z8|mem~2212\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2212_combout\ = \z13|mem_initial~68\ & (\z8|mem~2211\ & \z8|mem~949_regout\ # !\z8|mem~2211\ & (\z8|mem~693_regout\)) # !\z13|mem_initial~68\ & (\z8|mem~2211\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~949_regout\,
	datab => \z8|mem~693_regout\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~2211\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2212_combout\);

\z8|mem~2218\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2218_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2215_combout\ & \z8|mem~2217_combout\ # !\z8|mem~2215_combout\ & (\z8|mem~2212_combout\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2215_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2217_combout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2215_combout\,
	datad => \z8|mem~2212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2218_combout\);

\z8|rd1[15]~43\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[15]~43_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2210_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2210_combout\,
	datac => \z8|mem~2218_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[15]~43_combout\);

\z8|mem~277\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1452\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & (F1L212Q) # !\z13|mem_initial~55\ & \z8|mem~245_regout\)
-- \z8|mem~277_regout\ = DFFEAS(\z8|mem~1452\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~245_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1452\,
	regout => \z8|mem~277_regout\);

\z8|mem~213\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1453\ = \z13|mem_initial~57_combout\ & (\z8|mem~1452\ & (F1L148Q) # !\z8|mem~1452\ & \z8|mem~181_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1452\)
-- \z8|mem~213_regout\ = DFFEAS(\z8|mem~1453\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~181_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1452\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1453\,
	regout => \z8|mem~213_regout\);

\z8|mem~181\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2201\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L116Q) # !\z13|mem_initial~64_combout\ & \z8|mem~213_regout\)
-- \z8|mem~181_regout\ = DFFEAS(\z8|mem~2201\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~213_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2201\,
	regout => \z8|mem~181_regout\);

\z8|mem~533\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1459\ = \z13|mem_initial~55\ & (F1L468Q # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~501_regout\ & (!\z13|mem_initial~57_combout\)
-- \z8|mem~533_regout\ = DFFEAS(\z8|mem~1459\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~501_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1459\,
	regout => \z8|mem~533_regout\);

\z8|mem~437\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2208\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L372Q) # !\z13|mem_initial~64_combout\ & \z8|mem~469_regout\)
-- \z8|mem~437_regout\ = DFFEAS(\z8|mem~2208\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~469_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2208\,
	regout => \z8|mem~437_regout\);

\z8|mem~501\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2209\ = \z13|mem_initial~66\ & (\z8|mem~2208\ & (F1L436Q) # !\z8|mem~2208\ & \z8|mem~533_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2208\)
-- \z8|mem~501_regout\ = DFFEAS(\z8|mem~2209\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~533_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(15),
	datad => \z8|mem~2208\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2209\,
	regout => \z8|mem~501_regout\);

\z8|mem~469\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1460\ = \z13|mem_initial~57_combout\ & (\z8|mem~1459\ & (F1L404Q) # !\z8|mem~1459\ & \z8|mem~437_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1459\)
-- \z8|mem~469_regout\ = DFFEAS(\z8|mem~1460\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~437_regout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1459\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1460\,
	regout => \z8|mem~469_regout\);

\z8|mem~309\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1454\ = \z13|mem_initial~57_combout\ & (F1L244Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~373_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~309_regout\ = DFFEAS(\z8|mem~1454\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~373_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1454\,
	regout => \z8|mem~309_regout\);

\z8|mem~405\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2203\ = \z13|mem_initial~66\ & (F1L340Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~341_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~405_regout\ = DFFEAS(\z8|mem~2203\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~341_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2203\,
	regout => \z8|mem~405_regout\);

\z8|mem~373\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2204\ = \z13|mem_initial~64_combout\ & (\z8|mem~2203\ & (F1L308Q) # !\z8|mem~2203\ & \z8|mem~309_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2203\)
-- \z8|mem~373_regout\ = DFFEAS(\z8|mem~2204\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~309_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~2203\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2204\,
	regout => \z8|mem~373_regout\);

\z8|mem~341\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1455\ = \z13|mem_initial~55\ & (\z8|mem~1454\ & (F1L276Q) # !\z8|mem~1454\ & \z8|mem~405_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1454\)
-- \z8|mem~341_regout\ = DFFEAS(\z8|mem~1455\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~405_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1\(15),
	datad => \z8|mem~1454\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1455\,
	regout => \z8|mem~341_regout\);

\z8|mem~85\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2205\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (F1L52Q & !\z13|mem_initial~64_combout\)
-- \z8|mem~85_regout\ = DFFEAS(\z8|mem~2205\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2205\,
	regout => \z8|mem~85_regout\);

\z8|mem~53\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1456\ = \z13|mem_initial~57_combout\ & (F1L20Q # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & \z8|mem~117_regout\ & (!\z13|mem_initial~55\)
-- \z8|mem~53_regout\ = DFFEAS(\z8|mem~1456\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~117_regout\,
	datac => \z5|y1\(15),
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1456\,
	regout => \z8|mem~53_regout\);

\z8|mem~117\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2206\ = \z13|mem_initial~64_combout\ & (\z8|mem~2205\ & (F1L84Q) # !\z8|mem~2205\ & \z8|mem~53_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2205\)
-- \z8|mem~117_regout\ = DFFEAS(\z8|mem~2206\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~53_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~2205\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2206\,
	regout => \z8|mem~117_regout\);

\z8|mem~1457\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1457_combout\ = \z8|mem~1456\ & (\z8|mem~85_regout\ # !\z13|mem_initial~55\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~85_regout\,
	datad => \z8|mem~1456\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1457_combout\);

\z8|mem~1458\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1458_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~1455\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & (\z8|mem~1457_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1455\,
	datad => \z8|mem~1457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1458_combout\);

\z8|mem~1461\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1461_combout\ = \z13|mem_initial~59\ & (\z8|mem~1458_combout\ & (\z8|mem~1460\) # !\z8|mem~1458_combout\ & \z8|mem~1453\) # !\z13|mem_initial~59\ & (\z8|mem~1458_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1453\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1460\,
	datad => \z8|mem~1458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1461_combout\);

\z8|mem~1448\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1448_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1445\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & \z8|mem~1447\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1447\,
	datad => \z8|mem~1445\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1448_combout\);

\z8|mem~1451\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1451_combout\ = \z13|mem_initial~55\ & (\z8|mem~1448_combout\ & \z8|mem~1450\ # !\z8|mem~1448_combout\ & (\z8|mem~2444\)) # !\z13|mem_initial~55\ & (\z8|mem~1448_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1450\,
	datac => \z8|mem~2444\,
	datad => \z8|mem~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1451_combout\);

\z18|sram~597\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[15]~44\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1451_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1461_combout\)
-- \z18|sram~597_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1461_combout\,
	datad => \z8|mem~1451_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[15]~44\,
	regout => \z18|sram~597_regout\);

\z4|y1[15]~52\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[15]~52_combout\ = \z13|mem_initial~74\ & (!\z13|mem_initial~53_combout\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[15]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~53_combout\,
	datad => \z8|rd2[15]~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[15]~52_combout\);

\z16|result~47\ : cyclone_lcell
-- Equation(s):
-- \z16|result~47_combout\ = \z8|rd1[15]~43_combout\ # \z4|y1[15]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[15]~43_combout\,
	datad => \z4|y1[15]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~47_combout\);

\z16|ShiftRight0~49\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~49_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~48_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~23_combout\,
	datad => \z16|ShiftRight0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~49_combout\);

\z16|ShiftRight0~136\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~136_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~47_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftRight0~49_combout\,
	datac => \z16|ShiftRight0~47_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~136_combout\);

\z16|ShiftRight0~36\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~36_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2384_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2385_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2384_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~36_combout\);

\z16|ShiftRight0~58\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~58_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2056_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2056_combout\,
	datac => \z8|mem~2327_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~58_combout\);

\z16|ShiftRight0~59\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~59_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~58_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftRight0~36_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftRight0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~59_combout\);

\z16|ShiftRight0~51\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~51_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~50_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~26_combout\,
	datad => \z16|ShiftRight0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~51_combout\);

\z16|ShiftRight0~112\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~112_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~51_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~59_combout\,
	datab => \z16|ShiftRight0~51_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~112_combout\);

\z16|result~15\ : cyclone_lcell
-- Equation(s):
-- \z16|result~15_combout\ = \z8|mem~2385_combout\ & \z8|Equal0~1_combout\ & \z4|y1[15]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2385_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[15]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~15_combout\);

\z5|y1[15]~150\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~150_combout\ = \z5|y1[10]~109_combout\ & \z16|ShiftRight0~137_combout\ & (\z5|y1[10]~108_combout\) # !\z5|y1[10]~109_combout\ & (\z16|result~15_combout\ # !\z5|y1[10]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~137_combout\,
	datab => \z16|result~15_combout\,
	datac => \z5|y1[10]~109_combout\,
	datad => \z5|y1[10]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~150_combout\);

\z5|y1[15]~151\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~151_combout\ = \z5|y1[10]~107_combout\ & (\z5|y1[15]~150_combout\) # !\z5|y1[10]~107_combout\ & (\z5|y1[15]~150_combout\ & (\z16|ShiftRight0~112_combout\) # !\z5|y1[15]~150_combout\ & \z16|ShiftRight0~136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~136_combout\,
	datab => \z16|ShiftRight0~112_combout\,
	datac => \z5|y1[10]~107_combout\,
	datad => \z5|y1[15]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~151_combout\);

\z5|y1[15]~152\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~152_combout\ = \z17|aluoper[0]~6_combout\ & \z16|result~47_combout\ & !\z17|Mux4~0_combout\ # !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ # \z5|y1[15]~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5d58",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|result~47_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z5|y1[15]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~152_combout\);

\z5|y1[15]~153\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~153_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[15]~152_combout\ & (!\z16|result~47_combout\) # !\z5|y1[15]~152_combout\ & \z16|ShiftLeft0~83_combout\) # !\z5|y1[10]~106_combout\ & (\z5|y1[15]~152_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "58f8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~106_combout\,
	datab => \z16|ShiftLeft0~83_combout\,
	datac => \z5|y1[15]~152_combout\,
	datad => \z16|result~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~153_combout\);

\z5|y1[15]~292\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~292_combout\ = \z5|y1[15]~153_combout\ & (\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|Mux1~6_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z5|y1[15]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~292_combout\);

\z16|result~79\ : cyclone_lcell
-- Equation(s):
-- \z16|result~79_combout\ = \z8|rd1[15]~43_combout\ $ \z4|y1[15]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[15]~43_combout\,
	datad => \z4|y1[15]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~79_combout\);

\z16|Add0~183\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~183_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[15]~52_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[15]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "050e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z4|y1[15]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~183_combout\);

\z16|Add0~127\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~127_combout\ = \z8|rd1[15]~43_combout\ $ \z16|Add0~183_combout\ $ !\z16|Add0~126\
-- \z16|Add0~128\ = CARRY(\z8|rd1[15]~43_combout\ & (\z16|Add0~183_combout\ # !\z16|Add0~126\) # !\z8|rd1[15]~43_combout\ & \z16|Add0~183_combout\ & !\z16|Add0~126\)
-- \z16|Add0~128COUT1_251\ = CARRY(\z8|rd1[15]~43_combout\ & (\z16|Add0~183_combout\ # !\z16|Add0~126\) # !\z8|rd1[15]~43_combout\ & \z16|Add0~183_combout\ & !\z16|Add0~126\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[15]~43_combout\,
	datab => \z16|Add0~183_combout\,
	cin => \z16|Add0~126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~127_combout\,
	cout0 => \z16|Add0~128\,
	cout1 => \z16|Add0~128COUT1_251\);

\z18|sram~1045\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1045_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[15]~44\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1045_regout\);

\z18|sram~661\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~661_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~661_regout\);

\z18|sram~917\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1376\ = \z16|Mux28~11_combout\ & (P1L880Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~661_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~661_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1376\,
	regout => \z18|sram~917_regout\);

\z18|sram~789\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1377\ = \z16|Mux29~19_combout\ & (\z18|sram~1376\ & \z18|sram~1045_regout\ # !\z18|sram~1376\ & (P1L752Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1376\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1045_regout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1376\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1377\,
	regout => \z18|sram~789_regout\);

\z18|sram~981\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~981_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~981_regout\);

\z18|sram~853\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1369\ = \z16|Mux28~11_combout\ & (P1L816Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~597_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~597_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1369\,
	regout => \z18|sram~853_regout\);

\z18|sram~725\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1370\ = \z16|Mux29~19_combout\ & (\z18|sram~1369\ & \z18|sram~981_regout\ # !\z18|sram~1369\ & (P1L688Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1369\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~981_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1369\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1370\,
	regout => \z18|sram~725_regout\);

\z18|sram~949\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~949_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[15]~44\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~949_regout\);

\z18|sram~565\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~565_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~565_regout\);

\z18|sram~693\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1373\ = \z16|Mux29~19_combout\ & (P1L656Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~565_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~565_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1373\,
	regout => \z18|sram~693_regout\);

\z18|sram~821\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1374\ = \z16|Mux28~11_combout\ & (\z18|sram~1373\ & \z18|sram~949_regout\ # !\z18|sram~1373\ & (P1L784Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1373\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~949_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1373\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1374\,
	regout => \z18|sram~821_regout\);

\z18|sram~1013\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1013_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[15]~44\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1013_regout\);

\z18|sram~629\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~629_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~629_regout\);

\z18|sram~757\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1371\ = \z16|Mux29~19_combout\ & (P1L720Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~629_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~629_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1371\,
	regout => \z18|sram~757_regout\);

\z18|sram~885\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1372\ = \z16|Mux28~11_combout\ & (\z18|sram~1371\ & \z18|sram~1013_regout\ # !\z18|sram~1371\ & (P1L848Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1371\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1013_regout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1371\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1372\,
	regout => \z18|sram~885_regout\);

\z18|sram~1375\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1375_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1372\) # !\z16|Mux30~12_combout\ & \z18|sram~1374\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1374\,
	datad => \z18|sram~1372\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1375_combout\);

\z18|sram~1378\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1378_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1375_combout\ & \z18|sram~1377\ # !\z18|sram~1375_combout\ & (\z18|sram~1370\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1375_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1377\,
	datac => \z18|sram~1370\,
	datad => \z18|sram~1375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1378_combout\);

\z18|sram~277\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~277_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[15]~44\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~277_regout\);

\z18|sram~181\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~181_regout\ = DFFEAS(\z8|rd2[15]~44\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[15]~44\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~181_regout\);

\z18|sram~213\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1379\ = \z16|Mux31~8_combout\ & (P1L176Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~181_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~181_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1379\,
	regout => \z18|sram~213_regout\);

\z18|sram~245\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1380\ = \z16|Mux30~12_combout\ & (\z18|sram~1379\ & \z18|sram~277_regout\ # !\z18|sram~1379\ & (P1L208Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1379\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~277_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1379\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1380\,
	regout => \z18|sram~245_regout\);

\z18|sram~533\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~533_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~533_regout\);

\z18|sram~437\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~437_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~437_regout\);

\z18|sram~469\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1386\ = \z16|Mux31~8_combout\ & (P1L432Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~437_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~437_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1386\,
	regout => \z18|sram~469_regout\);

\z18|sram~501\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1387\ = \z16|Mux30~12_combout\ & (\z18|sram~1386\ & \z18|sram~533_regout\ # !\z18|sram~1386\ & (P1L464Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1386\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~533_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1386\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1387\,
	regout => \z18|sram~501_regout\);

\z18|sram~405\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~405_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~405_regout\);

\z18|sram~309\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~309_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~309_regout\);

\z18|sram~373\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1381\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L336Q) # !\z16|Mux30~12_combout\ & \z18|sram~309_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~309_regout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1381\,
	regout => \z18|sram~373_regout\);

\z18|sram~341\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1382\ = \z16|Mux31~8_combout\ & (\z18|sram~1381\ & \z18|sram~405_regout\ # !\z18|sram~1381\ & (P1L304Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1381\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~405_regout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1381\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1382\,
	regout => \z18|sram~341_regout\);

\z18|sram~149\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~149_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~149_regout\);

\z18|sram~53\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~53_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[15]~44\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[15]~44\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~53_regout\);

\z18|sram~117\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1383\ = \z16|Mux30~12_combout\ & (P1L80Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~53_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~53_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1383\,
	regout => \z18|sram~117_regout\);

\z18|sram~85\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1384\ = \z16|Mux31~8_combout\ & (\z18|sram~1383\ & \z18|sram~149_regout\ # !\z18|sram~1383\ & (P1L48Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1383\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~149_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[15]~44\,
	datad => \z18|sram~1383\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1384\,
	regout => \z18|sram~85_regout\);

\z18|sram~1385\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1385_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1382\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~1384\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1382\,
	datad => \z18|sram~1384\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1385_combout\);

\z18|sram~1388\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1388_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1385_combout\ & (\z18|sram~1387\) # !\z18|sram~1385_combout\ & \z18|sram~1380\) # !\z16|Mux29~19_combout\ & (\z18|sram~1385_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1380\,
	datac => \z18|sram~1387\,
	datad => \z18|sram~1385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1388_combout\);

\z18|sram~1389\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1389_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1378_combout\) # !\z16|Mux27~9_combout\ & (\z18|sram~1388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|sram~1378_combout\,
	datad => \z18|sram~1388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1389_combout\);

\z5|y1[15]~154\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[15]~154_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~127_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~127_combout\,
	datad => \z18|sram~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[15]~154_combout\);

\rout2[15]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(15) = \z5|y1[10]~116_combout\ & (\z5|y1[15]~154_combout\ & \z5|y1[15]~292_combout\ # !\z5|y1[15]~154_combout\ & (\z16|result~79_combout\)) # !\z5|y1[10]~116_combout\ & (\z5|y1[15]~154_combout\)
-- \rout2[15]~reg0_regout\ = DFFEAS(\z5|y1\(15), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[15]~292_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z16|result~79_combout\,
	datad => \z5|y1[15]~154_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(15),
	regout => \rout2[15]~reg0_regout\);

\z8|mem~245\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2202\ = \z13|mem_initial~66\ & (\z8|mem~2201\ & (F1L180Q) # !\z8|mem~2201\ & \z8|mem~277_regout\) # !\z13|mem_initial~66\ & (\z8|mem~2201\)
-- \z8|mem~245_regout\ = DFFEAS(\z8|mem~2202\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~277_regout\,
	datac => \z5|y1\(15),
	datad => \z8|mem~2201\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2202\,
	regout => \z8|mem~245_regout\);

\z8|mem~2207\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2207_combout\ = \z13|mem_initial~68\ & \z13|mem_initial~70\ # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~2204\ # !\z13|mem_initial~70\ & (\z8|mem~2206\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2204\,
	datad => \z8|mem~2206\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2207_combout\);

\z8|mem~2210\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2210_combout\ = \z13|mem_initial~68\ & (\z8|mem~2207_combout\ & (\z8|mem~2209\) # !\z8|mem~2207_combout\ & \z8|mem~2202\) # !\z13|mem_initial~68\ & (\z8|mem~2207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2202\,
	datac => \z8|mem~2209\,
	datad => \z8|mem~2207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2210_combout\);

\z8|mem~2385\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2385_combout\ = \z12|pc_out\(4) & (\z8|mem~2210_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~2210_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2210_combout\,
	datad => \z8|mem~2218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2385_combout\);

\z16|ShiftLeft0~88\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~88_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2385_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2384_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2384_combout\,
	datad => \z8|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~88_combout\);

\z16|ShiftLeft0~93\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~93_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~88_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~141_combout\ # \z16|ShiftRight0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~141_combout\,
	datab => \z16|ShiftRight0~38_combout\,
	datac => \z16|ShiftLeft0~88_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~93_combout\);

\z16|ShiftLeft0~94\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~94_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~76_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~76_combout\,
	datad => \z16|ShiftLeft0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~94_combout\);

\z16|ShiftLeft0~123\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~123_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~119_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftLeft0~119_combout\,
	datad => \z16|ShiftLeft0~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~123_combout\);

\z5|y1[26]~226\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~226_combout\ = \z5|y1[5]~74_combout\ & \z16|ShiftLeft0~35_combout\ # !\z5|y1[5]~74_combout\ & (\z16|ShiftLeft0~35_combout\ & \z16|ShiftLeft0~94_combout\ # !\z16|ShiftLeft0~35_combout\ & (\z16|ShiftLeft0~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~74_combout\,
	datab => \z16|ShiftLeft0~35_combout\,
	datac => \z16|ShiftLeft0~94_combout\,
	datad => \z16|ShiftLeft0~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~226_combout\);

\z5|y1[26]~227\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~227_combout\ = \z5|y1[26]~226_combout\ & (\z16|ShiftLeft0~60_combout\ # !\z5|y1[5]~74_combout\) # !\z5|y1[26]~226_combout\ & (\z16|ShiftLeft0~121_combout\ & \z5|y1[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~60_combout\,
	datab => \z16|ShiftLeft0~121_combout\,
	datac => \z5|y1[26]~226_combout\,
	datad => \z5|y1[5]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~227_combout\);

\z5|y1[26]~230\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~230_combout\ = \z8|rd1[26]~46_combout\ $ !\z4|y1[26]~60_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z8|rd1[26]~46_combout\,
	datac => \z4|y1[26]~60_combout\,
	datad => \z5|y1[10]~283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~230_combout\);

\z5|y1[26]~231\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~231_combout\ = \z5|y1[5]~297_combout\ & \z5|y1[5]~82_combout\ & (\z16|Add0~149_combout\) # !\z5|y1[5]~297_combout\ & (!\z5|y1[26]~230_combout\ # !\z5|y1[5]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9d15",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~297_combout\,
	datab => \z5|y1[5]~82_combout\,
	datac => \z5|y1[26]~230_combout\,
	datad => \z16|Add0~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~231_combout\);

\z16|result~26\ : cyclone_lcell
-- Equation(s):
-- \z16|result~26_combout\ = \z8|rd1[26]~46_combout\ & (\z4|y1[26]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|rd1[26]~46_combout\,
	datad => \z4|y1[26]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~26_combout\);

\z16|result~58\ : cyclone_lcell
-- Equation(s):
-- \z16|result~58_combout\ = \z8|rd1[26]~46_combout\ # \z4|y1[26]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|rd1[26]~46_combout\,
	datad => \z4|y1[26]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~58_combout\);

\z5|y1[26]~228\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~228_combout\ = \z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & \z5|y1[5]~78_combout\ & !\z16|result~58_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~58_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5525",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~77_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z5|y1[5]~78_combout\,
	datad => \z16|result~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~228_combout\);

\z16|ShiftRight0~17\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~17_combout\ = \z8|Equal0~1_combout\ & \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~17_combout\);

\z16|ShiftRight0~20\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~20_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~18_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~19_combout\,
	datad => \z16|ShiftRight0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~20_combout\);

\z16|ShiftRight0~126\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~126_combout\ = \z16|ShiftLeft0~39_combout\ & (\z16|ShiftRight0~17_combout\ # \z16|ShiftRight0~20_combout\ & !\z4|y1[2]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~39_combout\,
	datab => \z16|ShiftRight0~17_combout\,
	datac => \z16|ShiftRight0~20_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~126_combout\);

\z5|y1[26]~229\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~229_combout\ = \z5|y1[26]~228_combout\ & (\z16|result~26_combout\ # !\z5|y1[22]~155_combout\) # !\z5|y1[26]~228_combout\ & (\z5|y1[22]~155_combout\ & \z16|ShiftRight0~126_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~26_combout\,
	datab => \z5|y1[26]~228_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z16|ShiftRight0~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~229_combout\);

\z5|y1[26]~232\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~232_combout\ = \z5|y1[27]~211_combout\ & (\z5|y1[26]~231_combout\ & (\z5|y1[26]~229_combout\) # !\z5|y1[26]~231_combout\ & \z5|y1[26]~227_combout\) # !\z5|y1[27]~211_combout\ & (\z5|y1[26]~231_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[26]~227_combout\,
	datab => \z5|y1[27]~211_combout\,
	datac => \z5|y1[26]~231_combout\,
	datad => \z5|y1[26]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~232_combout\);

\rout2[26]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[26]~233\ = \z5|y1[26]~225_combout\ # \z15|Mux0~0_combout\ & \z5|y1[26]~232_combout\
-- \rout2[26]~reg0_regout\ = DFFEAS(\z5|y1[26]~233\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z5|y1[26]~225_combout\,
	datad => \z5|y1[26]~232_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[26]~233\,
	regout => \rout2[26]~reg0_regout\);

\z8|mem~672\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2419\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~800_regout\ # !\z13|mem_initial~68\ & (F1L607Q))
-- \z8|mem~672_regout\ = DFFEAS(\z8|mem~2419\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1[26]~233\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~800_regout\,
	datac => \z5|y1[26]~233\,
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2419\,
	regout => \z8|mem~672_regout\);

\z8|mem~1908\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1908_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~1905\) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~1907\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~1905\,
	datad => \z8|mem~1907\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1908_combout\);

\z8|mem~1911\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1911_combout\ = \z13|mem_initial~66\ & (\z8|mem~1908_combout\ & (\z8|mem~1910\) # !\z8|mem~1908_combout\ & \z8|mem~2419\) # !\z13|mem_initial~66\ & (\z8|mem~1908_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2419\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~1910\,
	datad => \z8|mem~1908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1911_combout\);

\z8|mem~2369\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2369_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1903_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~1903_combout\) # !\z12|pc_out\(4) & \z8|mem~1911_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1911_combout\,
	datad => \z8|mem~1903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2369_combout\);

\z16|ShiftRight0~48\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~48_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2369_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2372_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2369_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~48_combout\);

\z16|ShiftRight0~94\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~94_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~72_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~48_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftRight0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~94_combout\);

\z16|ShiftRight0~98\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~98_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~94_combout\) # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~92_combout\,
	datad => \z16|ShiftRight0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~98_combout\);

\z16|ShiftRight0~99\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~99_combout\ = \z4|y1[3]~43_combout\ & \z16|ShiftRight0~91_combout\ & \z8|Equal0~1_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~91_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~99_combout\);

\z16|ShiftRight0~149\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~149_combout\ = \z16|ShiftRight0~99_combout\ & (\z4|y1[3]~43_combout\ & (!\z4|y1[2]~42_combout\) # !\z4|y1[3]~43_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~99_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~149_combout\);

\z16|ShiftLeft0~66\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~66_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~61_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~60_combout\ # \z16|ShiftRight0~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~60_combout\,
	datac => \z16|ShiftRight0~130_combout\,
	datad => \z16|ShiftLeft0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~66_combout\);

\z16|ShiftLeft0~99\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~99_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~49_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~49_combout\,
	datad => \z16|ShiftLeft0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~99_combout\);

\z16|result~52\ : cyclone_lcell
-- Equation(s):
-- \z16|result~52_combout\ = \z4|y1[20]~58_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2376_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[20]~58_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~52_combout\);

\z16|ShiftLeft0~102\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~102_combout\ = \z16|ShiftLeft0~65_combout\ & (\z4|y1[2]~42_combout\ & \z8|mem~2361_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2361_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~32_combout\,
	datad => \z16|ShiftLeft0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~102_combout\);

\z5|y1[22]~157\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~157_combout\ = \z17|aluoper[0]~6_combout\ & (\z4|y1[3]~43_combout\ # \z4|y1[4]~44_combout\ # \z16|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~157_combout\);

\z5|y1[22]~156\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~156_combout\ = \z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33f3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~156_combout\);

\z5|y1[20]~182\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~182_combout\ = \z5|y1[22]~157_combout\ & (\z16|ShiftLeft0~102_combout\ & \z5|y1[22]~156_combout\) # !\z5|y1[22]~157_combout\ & (!\z5|y1[22]~156_combout\ # !\z16|result~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c50f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~52_combout\,
	datab => \z16|ShiftLeft0~102_combout\,
	datac => \z5|y1[22]~157_combout\,
	datad => \z5|y1[22]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~182_combout\);

\z5|y1[20]~183\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~183_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[20]~182_combout\ & (\z16|ShiftLeft0~101_combout\) # !\z5|y1[20]~182_combout\ & \z16|ShiftLeft0~99_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[20]~182_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~99_combout\,
	datab => \z16|ShiftLeft0~101_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[20]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~183_combout\);

\z5|y1[20]~184\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~184_combout\ = !\z17|aluoper[3]~5_combout\ & \z5|y1[20]~183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[20]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~184_combout\);

\z5|y1[20]~185\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~185_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & \z5|y1[20]~184_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~52_combout\)) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b391",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z5|y1[20]~184_combout\,
	datad => \z16|result~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~185_combout\);

\z5|y1[20]~186\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~186_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[20]~185_combout\ & \z16|result~20_combout\ # !\z5|y1[20]~185_combout\ & (\z16|ShiftRight0~149_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[20]~185_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~155_combout\,
	datab => \z16|result~20_combout\,
	datac => \z16|ShiftRight0~149_combout\,
	datad => \z5|y1[20]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~186_combout\);

\z16|Add0~188\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~188_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[20]~58_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[20]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[20]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~188_combout\);

\z8|mem~2036\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2036_combout\ = \z13|mem_initial~70\ & (\z8|mem~2035\ & \z8|mem~1018_regout\ # !\z8|mem~2035\ & (\z8|mem~890_regout\)) # !\z13|mem_initial~70\ & (\z8|mem~2035\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1018_regout\,
	datac => \z8|mem~890_regout\,
	datad => \z8|mem~2035\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2036_combout\);

\z8|mem~2034\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2034_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~2031\) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & \z8|mem~2033\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2033\,
	datad => \z8|mem~2031\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2034_combout\);

\z8|mem~2037\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2037_combout\ = \z13|mem_initial~66\ & (\z8|mem~2034_combout\ & \z8|mem~2036_combout\ # !\z8|mem~2034_combout\ & (\z8|mem~2412\)) # !\z13|mem_initial~66\ & (\z8|mem~2034_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2036_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2412\,
	datad => \z8|mem~2034_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2037_combout\);

\z8|rd1[20]~60\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[20]~60_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2029_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2037_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2029_combout\,
	datab => \z8|mem~2037_combout\,
	datac => \z13|mem_initial~72_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[20]~60_combout\);

\z16|Add0~137\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~137_combout\ = \z16|Add0~188_combout\ $ \z8|rd1[20]~60_combout\ $ \z16|Add0~136\
-- \z16|Add0~138\ = CARRY(\z16|Add0~188_combout\ & !\z8|rd1[20]~60_combout\ & !\z16|Add0~136\ # !\z16|Add0~188_combout\ & (!\z16|Add0~136\ # !\z8|rd1[20]~60_combout\))
-- \z16|Add0~138COUT1_259\ = CARRY(\z16|Add0~188_combout\ & !\z8|rd1[20]~60_combout\ & !\z16|Add0~136\ # !\z16|Add0~188_combout\ & (!\z16|Add0~136\ # !\z8|rd1[20]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~188_combout\,
	datab => \z8|rd1[20]~60_combout\,
	cin => \z16|Add0~136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~137_combout\,
	cout0 => \z16|Add0~138\,
	cout1 => \z16|Add0~138COUT1_259\);

\z18|sram~538\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~538_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~538_regout\);

\z18|sram~442\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~442_regout\ = DFFEAS(\z8|rd2[20]~50\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[20]~50\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~442_regout\);

\z18|sram~506\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1491\ = \z16|Mux30~12_combout\ & (P1L469Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~442_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~442_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1491\,
	regout => \z18|sram~506_regout\);

\z18|sram~474\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1492\ = \z16|Mux31~8_combout\ & (\z18|sram~1491\ & \z18|sram~538_regout\ # !\z18|sram~1491\ & (P1L437Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1491\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~538_regout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1491\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1492\,
	regout => \z18|sram~474_regout\);

\z18|sram~410\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~410_regout\ = DFFEAS(\z8|rd2[20]~50\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[20]~50\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~410_regout\);

\z18|sram~314\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~314_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~314_regout\);

\z18|sram~346\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1484\ = \z16|Mux31~8_combout\ & (P1L309Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~314_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~314_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1484\,
	regout => \z18|sram~346_regout\);

\z18|sram~378\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1485\ = \z16|Mux30~12_combout\ & (\z18|sram~1484\ & \z18|sram~410_regout\ # !\z18|sram~1484\ & (P1L341Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1484\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~410_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1484\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1485\,
	regout => \z18|sram~378_regout\);

\z18|sram~154\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~154_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~154_regout\);

\z18|sram~58\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~58_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~58_regout\);

\z18|sram~90\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1488\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L53Q) # !\z16|Mux31~8_combout\ & \z18|sram~58_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~58_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1488\,
	regout => \z18|sram~90_regout\);

\z18|sram~122\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1489\ = \z16|Mux30~12_combout\ & (\z18|sram~1488\ & \z18|sram~154_regout\ # !\z18|sram~1488\ & (P1L85Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1488\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~154_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1488\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1489\,
	regout => \z18|sram~122_regout\);

\z18|sram~282\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~282_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~282_regout\);

\z18|sram~186\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~186_regout\ = DFFEAS(\z8|rd2[20]~50\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[20]~50\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~186_regout\);

\z18|sram~250\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1486\ = \z16|Mux30~12_combout\ & (P1L213Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~186_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~186_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1486\,
	regout => \z18|sram~250_regout\);

\z18|sram~218\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1487\ = \z16|Mux31~8_combout\ & (\z18|sram~1486\ & \z18|sram~282_regout\ # !\z18|sram~1486\ & (P1L181Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1486\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~282_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1486\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1487\,
	regout => \z18|sram~218_regout\);

\z18|sram~1490\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1490_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1487\) # !\z16|Mux29~19_combout\ & \z18|sram~1489\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1489\,
	datad => \z18|sram~1487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1490_combout\);

\z18|sram~1493\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1493_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1490_combout\ & \z18|sram~1492\ # !\z18|sram~1490_combout\ & (\z18|sram~1485\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1490_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1492\,
	datac => \z18|sram~1485\,
	datad => \z18|sram~1490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1493_combout\);

\z18|sram~1018\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1018_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1018_regout\);

\z18|sram~890\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1474\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L853Q) # !\z16|Mux28~11_combout\ & \z18|sram~634_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~634_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1474\,
	regout => \z18|sram~890_regout\);

\z18|sram~762\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1475\ = \z18|sram~1474\ & (\z18|sram~1018_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1474\ & (P1L725Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1018_regout\,
	datab => \z18|sram~1474\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1475\,
	regout => \z18|sram~762_regout\);

\z18|sram~1050\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1050_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1050_regout\);

\z18|sram~666\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~666_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~666_regout\);

\z18|sram~794\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1481\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L757Q) # !\z16|Mux29~19_combout\ & \z18|sram~666_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~666_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1481\,
	regout => \z18|sram~794_regout\);

\z18|sram~922\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1482\ = \z18|sram~1481\ & (\z18|sram~1050_regout\ # !\z16|Mux28~11_combout\) # !\z18|sram~1481\ & (P1L885Q & \z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1050_regout\,
	datab => \z18|sram~1481\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1482\,
	regout => \z18|sram~922_regout\);

\z18|sram~954\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~954_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~954_regout\);

\z18|sram~570\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~570_regout\ = DFFEAS(\z8|rd2[20]~50\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[20]~50\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~570_regout\);

\z18|sram~826\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1478\ = \z16|Mux28~11_combout\ & (P1L789Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~570_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~570_regout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1478\,
	regout => \z18|sram~826_regout\);

\z18|sram~698\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1479\ = \z16|Mux29~19_combout\ & (\z18|sram~1478\ & \z18|sram~954_regout\ # !\z18|sram~1478\ & (P1L661Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1478\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~954_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1478\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1479\,
	regout => \z18|sram~698_regout\);

\z18|sram~986\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~986_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~986_regout\);

\z18|sram~602\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~602_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[20]~50\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[20]~50\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~602_regout\);

\z18|sram~730\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1476\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L693Q) # !\z16|Mux29~19_combout\ & \z18|sram~602_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~602_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1476\,
	regout => \z18|sram~730_regout\);

\z18|sram~858\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1477\ = \z16|Mux28~11_combout\ & (\z18|sram~1476\ & \z18|sram~986_regout\ # !\z18|sram~1476\ & (P1L821Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1476\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~986_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[20]~50\,
	datad => \z18|sram~1476\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1477\,
	regout => \z18|sram~858_regout\);

\z18|sram~1480\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1480_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1477\ # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~1479\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1479\,
	datac => \z18|sram~1477\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1480_combout\);

\z18|sram~1483\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1483_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1480_combout\ & (\z18|sram~1482\) # !\z18|sram~1480_combout\ & \z18|sram~1475\) # !\z16|Mux30~12_combout\ & (\z18|sram~1480_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1475\,
	datac => \z18|sram~1482\,
	datad => \z18|sram~1480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1483_combout\);

\z18|sram~1494\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1494_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1483_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1493_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1493_combout\,
	datad => \z18|sram~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1494_combout\);

\z5|y1[20]~187\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[20]~187_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~137_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1494_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~137_combout\,
	datab => \z5|y1[10]~115_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[20]~187_combout\);

\rout2[20]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(20) = \z5|y1[10]~116_combout\ & (\z5|y1[20]~187_combout\ & (\z5|y1[20]~186_combout\) # !\z5|y1[20]~187_combout\ & \z16|result~84_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[20]~187_combout\)
-- \rout2[20]~reg0_regout\ = DFFEAS(\z5|y1\(20), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~84_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z5|y1[20]~186_combout\,
	datad => \z5|y1[20]~187_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(20),
	regout => \rout2[20]~reg0_regout\);

\z8|mem~2025\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2025_combout\ = \z8|mem~2024\ & (\z8|mem~122_regout\ # !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2024\,
	datad => \z8|mem~122_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2025_combout\);

\z8|mem~2026\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2026_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~2023\) # !\z13|mem_initial~68\ & !\z13|mem_initial~70\ & (\z8|mem~2025_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2023\,
	datad => \z8|mem~2025_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2026_combout\);

\z8|mem~2029\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2029_combout\ = \z13|mem_initial~70\ & (\z8|mem~2026_combout\ & (\z8|mem~2028\) # !\z8|mem~2026_combout\ & \z8|mem~2021\) # !\z13|mem_initial~70\ & (\z8|mem~2026_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~2021\,
	datac => \z8|mem~2028\,
	datad => \z8|mem~2026_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2029_combout\);

\z8|mem~2376\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2376_combout\ = \z12|pc_out\(4) & (\z8|mem~2029_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~2029_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~2037_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2029_combout\,
	datad => \z8|mem~2037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2376_combout\);

\z16|ShiftRight0~143\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~143_combout\ = !\z4|y1[1]~41_combout\ & \z8|mem~2376_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~143_combout\);

\z16|ShiftLeft0~100\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~100_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftLeft0~96_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~143_combout\ # \z16|ShiftRight0~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddd8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftLeft0~96_combout\,
	datac => \z16|ShiftRight0~143_combout\,
	datad => \z16|ShiftRight0~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~100_combout\);

\z16|ShiftLeft0~115\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~115_combout\ = \z8|Equal0~1_combout\ & \z16|ShiftLeft0~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~115_combout\);

\z16|ShiftLeft0~86\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~86_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~66_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~85_combout\,
	datad => \z16|ShiftLeft0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~86_combout\);

\z5|y1[24]~207\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~207_combout\ = \z16|ShiftLeft0~35_combout\ & (\z16|ShiftLeft0~86_combout\ # \z5|y1[5]~74_combout\) # !\z16|ShiftLeft0~35_combout\ & \z16|ShiftLeft0~117_combout\ & (!\z5|y1[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~117_combout\,
	datab => \z16|ShiftLeft0~35_combout\,
	datac => \z16|ShiftLeft0~86_combout\,
	datad => \z5|y1[5]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~207_combout\);

\z5|y1[24]~208\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~208_combout\ = \z5|y1[24]~207_combout\ & (\z16|ShiftLeft0~51_combout\ # !\z5|y1[5]~74_combout\) # !\z5|y1[24]~207_combout\ & \z16|ShiftLeft0~115_combout\ & \z5|y1[5]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~115_combout\,
	datab => \z5|y1[24]~207_combout\,
	datac => \z5|y1[5]~74_combout\,
	datad => \z16|ShiftLeft0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~208_combout\);

\z8|mem~1661\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1661_combout\ = \z13|mem_initial~59\ & (\z8|mem~1660\ & (\z8|mem~958_regout\) # !\z8|mem~1660\ & \z8|mem~702_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1660\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~702_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~958_regout\,
	datad => \z8|mem~1660\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1661_combout\);

\z8|mem~1664\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1664_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2432\ # !\z13|mem_initial~55\ & (\z8|mem~1663\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2432\,
	datad => \z8|mem~1663\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1664_combout\);

\z8|mem~1667\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1667_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1664_combout\ & (\z8|mem~1666\) # !\z8|mem~1664_combout\ & \z8|mem~1661_combout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1664_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1661_combout\,
	datac => \z8|mem~1666\,
	datad => \z8|mem~1664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1667_combout\);

\z8|mem~510\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1675\ = \z13|mem_initial~57_combout\ & (\z8|mem~446_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L445Q & !\z13|mem_initial~55\)
-- \z8|mem~510_regout\ = DFFEAS(\z8|mem~1675\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~446_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1675\,
	regout => \z8|mem~510_regout\);

\z8|mem~446\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1956\ = \z8|mem~1955\ & (\z8|mem~510_regout\ # !\z13|mem_initial~64_combout\) # !\z8|mem~1955\ & (F1L381Q & \z13|mem_initial~64_combout\)
-- \z8|mem~446_regout\ = DFFEAS(\z8|mem~1956\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1955\,
	datab => \z8|mem~510_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1956\,
	regout => \z8|mem~446_regout\);

\z8|mem~478\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1676\ = \z13|mem_initial~55\ & (\z8|mem~1675\ & (F1L413Q) # !\z8|mem~1675\ & \z8|mem~542_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1675\)
-- \z8|mem~478_regout\ = DFFEAS(\z8|mem~1676\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2347_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~542_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1675\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1676\,
	regout => \z8|mem~478_regout\);

\z8|mem~382\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1668\ = \z13|mem_initial~55\ & (\z8|mem~414_regout\ # \z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & (F1L317Q & !\z13|mem_initial~57_combout\)
-- \z8|mem~382_regout\ = DFFEAS(\z8|mem~1668\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~414_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~57_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1668\,
	regout => \z8|mem~382_regout\);

\z8|mem~318\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1948\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # F1L253Q) # !\z13|mem_initial~64_combout\ & !\z13|mem_initial~66\ & (\z8|mem~350_regout\)
-- \z8|mem~318_regout\ = DFFEAS(\z8|mem~1948\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2390_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~350_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1948\,
	regout => \z8|mem~318_regout\);

\z8|mem~350\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1669\ = \z8|mem~1668\ & (F1L285Q # !\z13|mem_initial~57_combout\) # !\z8|mem~1668\ & \z13|mem_initial~57_combout\ & (\z8|mem~318_regout\)
-- \z8|mem~350_regout\ = DFFEAS(\z8|mem~1669\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2329_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1668\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~318_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2329_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1669\,
	regout => \z8|mem~350_regout\);

\z8|mem~414\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1949\ = \z13|mem_initial~66\ & (\z8|mem~1948\ & \z8|mem~382_regout\ # !\z8|mem~1948\ & (F1L349Q)) # !\z13|mem_initial~66\ & (\z8|mem~1948\)
-- \z8|mem~414_regout\ = DFFEAS(\z8|mem~1949\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~382_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1948\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1949\,
	regout => \z8|mem~414_regout\);

\z8|mem~254\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1670\ = \z13|mem_initial~57_combout\ & (\z8|mem~190_regout\ # \z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (F1L189Q & !\z13|mem_initial~55\)
-- \z8|mem~254_regout\ = DFFEAS(\z8|mem~1670\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~190_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~55\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1670\,
	regout => \z8|mem~254_regout\);

\z8|mem~286\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1950\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (F1L221Q) # !\z13|mem_initial~66\ & \z8|mem~222_regout\)
-- \z8|mem~286_regout\ = DFFEAS(\z8|mem~1950\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~222_regout\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~66\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1950\,
	regout => \z8|mem~286_regout\);

\z8|mem~190\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1951\ = \z13|mem_initial~64_combout\ & (\z8|mem~1950\ & \z8|mem~254_regout\ # !\z8|mem~1950\ & (F1L125Q)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1950\)
-- \z8|mem~190_regout\ = DFFEAS(\z8|mem~1951\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~254_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1950\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1951\,
	regout => \z8|mem~190_regout\);

\z8|mem~222\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1671\ = \z13|mem_initial~55\ & (\z8|mem~1670\ & (F1L157Q) # !\z8|mem~1670\ & \z8|mem~286_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1670\)
-- \z8|mem~222_regout\ = DFFEAS(\z8|mem~1671\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~286_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1670\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1671\,
	regout => \z8|mem~222_regout\);

\z8|mem~62\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1952\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L29Q) # !\z13|mem_initial~64_combout\ & \z8|mem~94_regout\)
-- \z8|mem~62_regout\ = DFFEAS(\z8|mem~1952\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2395_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~94_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2395_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1952\,
	regout => \z8|mem~62_regout\);

\z8|mem~126\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1953\ = \z8|mem~1952\ & (F1L93Q # !\z13|mem_initial~66\)
-- \z8|mem~126_regout\ = DFFEAS(\z8|mem~1953\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2343_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1952\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1953\,
	regout => \z8|mem~126_regout\);

\z8|mem~1672\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1672_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\) # !\z13|mem_initial~55\ & \z8|mem~126_regout\ & !\z13|mem_initial~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f00c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~126_regout\,
	datac => \z13|mem_initial~55\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1672_combout\);

\z8|mem~94\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1673\ = \z13|mem_initial~57_combout\ & (\z8|mem~1672_combout\ & (F1L61Q) # !\z8|mem~1672_combout\ & \z8|mem~62_regout\) # !\z13|mem_initial~57_combout\ & (\z8|mem~1672_combout\)
-- \z8|mem~94_regout\ = DFFEAS(\z8|mem~1673\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2341_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~62_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z5|y1[24]~215\,
	datad => \z8|mem~1672_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1673\,
	regout => \z8|mem~94_regout\);

\z8|mem~1674\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1674_combout\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~1671\ # !\z13|mem_initial~59\ & (\z8|mem~1673\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1671\,
	datad => \z8|mem~1673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1674_combout\);

\z8|mem~1677\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1677_combout\ = \z13|mem_initial~61\ & (\z8|mem~1674_combout\ & \z8|mem~1676\ # !\z8|mem~1674_combout\ & (\z8|mem~1669\)) # !\z13|mem_initial~61\ & (\z8|mem~1674_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1676\,
	datac => \z8|mem~1669\,
	datad => \z8|mem~1674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1677_combout\);

\z18|sram~638\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[24]~56\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1667_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1677_combout\))
-- \z18|sram~638_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1667_combout\,
	datad => \z8|mem~1677_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[24]~56\,
	regout => \z18|sram~638_regout\);

\z4|y1[24]~64\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[24]~64_combout\ = \z13|mem_initial~74\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & !\z13|mem_initial~53_combout\ # !\z13|mem_initial~80\ & (\z8|rd2[24]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5754",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~53_combout\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[24]~56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[24]~64_combout\);

\z16|result~56\ : cyclone_lcell
-- Equation(s):
-- \z16|result~56_combout\ = \z4|y1[24]~64_combout\ # \z8|rd1[24]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[24]~64_combout\,
	datad => \z8|rd1[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~56_combout\);

\z5|y1[24]~209\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~209_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & !\z16|result~56_combout\ # !\z5|y1[5]~77_combout\ & (\z16|result~56_combout\)) # !\z5|y1[5]~78_combout\ & (!\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f25",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z5|y1[5]~77_combout\,
	datad => \z16|result~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~209_combout\);

\z16|result~24\ : cyclone_lcell
-- Equation(s):
-- \z16|result~24_combout\ = \z4|y1[24]~64_combout\ & (\z8|rd1[24]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[24]~64_combout\,
	datad => \z8|rd1[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~24_combout\);

\z16|ShiftRight0~119\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~119_combout\ = \z16|ShiftLeft0~24_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~91_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z16|ShiftRight0~94_combout\,
	datac => \z16|ShiftRight0~91_combout\,
	datad => \z16|ShiftLeft0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~119_combout\);

\z5|y1[24]~210\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~210_combout\ = \z5|y1[24]~209_combout\ & (\z16|result~24_combout\ # !\z5|y1[22]~155_combout\) # !\z5|y1[24]~209_combout\ & (\z5|y1[22]~155_combout\ & \z16|ShiftRight0~119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[24]~209_combout\,
	datab => \z16|result~24_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z16|ShiftRight0~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~210_combout\);

\z5|y1[24]~212\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~212_combout\ = \z4|y1[24]~64_combout\ $ !\z8|rd1[24]~44_combout\ # !\z17|aluoper[0]~6_combout\ # !\z5|y1[10]~283_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~283_combout\,
	datab => \z4|y1[24]~64_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z8|rd1[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~212_combout\);

\z16|Add0~192\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~192_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[24]~64_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[24]~64_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1514",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z4|y1[24]~64_combout\,
	datad => \z17|aluoper[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~192_combout\);

\z8|mem~1982\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1982_combout\ = \z13|mem_initial~70\ & (\z8|mem~1981\ & \z8|mem~1020_regout\ # !\z8|mem~1981\ & (\z8|mem~892_regout\)) # !\z13|mem_initial~70\ & (\z8|mem~1981\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1020_regout\,
	datab => \z8|mem~892_regout\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~1981\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1982_combout\);

\z8|mem~1980\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1980_combout\ = \z13|mem_initial~66\ & \z13|mem_initial~64_combout\ # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (\z8|mem~1977\) # !\z13|mem_initial~64_combout\ & \z8|mem~1979\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~1979\,
	datad => \z8|mem~1977\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1980_combout\);

\z8|mem~1983\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1983_combout\ = \z13|mem_initial~66\ & (\z8|mem~1980_combout\ & (\z8|mem~1982_combout\) # !\z8|mem~1980_combout\ & \z8|mem~2415\) # !\z13|mem_initial~66\ & (\z8|mem~1980_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~2415\,
	datac => \z8|mem~1982_combout\,
	datad => \z8|mem~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1983_combout\);

\z8|rd1[22]~62\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[22]~62_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1975_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~1983_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~1983_combout\,
	datac => \z8|mem~1975_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[22]~62_combout\);

\z16|Add0~190\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~190_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[22]~53_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[22]~53_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[22]~53_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~190_combout\);

\z8|mem~1990\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1990_combout\ = \z13|mem_initial~70\ & (\z8|mem~1987\ # \z13|mem_initial~68\) # !\z13|mem_initial~70\ & (!\z13|mem_initial~68\ & \z8|mem~1989\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1987\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~1989\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1990_combout\);

\z8|mem~1993\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1993_combout\ = \z13|mem_initial~68\ & (\z8|mem~1990_combout\ & \z8|mem~1992\ # !\z8|mem~1990_combout\ & (\z8|mem~1985\)) # !\z13|mem_initial~68\ & (\z8|mem~1990_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1992\,
	datac => \z8|mem~1990_combout\,
	datad => \z8|mem~1985\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1993_combout\);

\z8|rd1[21]~61\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[21]~61_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~1993_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2001_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2001_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[21]~61_combout\);

\z16|Add0~189\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~189_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[21]~46_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[21]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[21]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~189_combout\);

\z16|Add0~139\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~139_combout\ = \z8|rd1[21]~61_combout\ $ \z16|Add0~189_combout\ $ !(!\z16|Add0~136\ & \z16|Add0~138\) # (\z16|Add0~136\ & \z16|Add0~138COUT1_259\)
-- \z16|Add0~140\ = CARRY(\z8|rd1[21]~61_combout\ & (\z16|Add0~189_combout\ # !\z16|Add0~138\) # !\z8|rd1[21]~61_combout\ & \z16|Add0~189_combout\ & !\z16|Add0~138\)
-- \z16|Add0~140COUT1_261\ = CARRY(\z8|rd1[21]~61_combout\ & (\z16|Add0~189_combout\ # !\z16|Add0~138COUT1_259\) # !\z8|rd1[21]~61_combout\ & \z16|Add0~189_combout\ & !\z16|Add0~138COUT1_259\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[21]~61_combout\,
	datab => \z16|Add0~189_combout\,
	cin => \z16|Add0~136\,
	cin0 => \z16|Add0~138\,
	cin1 => \z16|Add0~138COUT1_259\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~139_combout\,
	cout0 => \z16|Add0~140\,
	cout1 => \z16|Add0~140COUT1_261\);

\z16|Add0~141\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~141_combout\ = \z8|rd1[22]~62_combout\ $ \z16|Add0~190_combout\ $ (!\z16|Add0~136\ & \z16|Add0~140\) # (\z16|Add0~136\ & \z16|Add0~140COUT1_261\)
-- \z16|Add0~142\ = CARRY(\z8|rd1[22]~62_combout\ & !\z16|Add0~190_combout\ & !\z16|Add0~140\ # !\z8|rd1[22]~62_combout\ & (!\z16|Add0~140\ # !\z16|Add0~190_combout\))
-- \z16|Add0~142COUT1_263\ = CARRY(\z8|rd1[22]~62_combout\ & !\z16|Add0~190_combout\ & !\z16|Add0~140COUT1_261\ # !\z8|rd1[22]~62_combout\ & (!\z16|Add0~140COUT1_261\ # !\z16|Add0~190_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[22]~62_combout\,
	datab => \z16|Add0~190_combout\,
	cin => \z16|Add0~136\,
	cin0 => \z16|Add0~140\,
	cin1 => \z16|Add0~140COUT1_261\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~141_combout\,
	cout0 => \z16|Add0~142\,
	cout1 => \z16|Add0~142COUT1_263\);

\z16|Add0~143\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~143_combout\ = \z8|rd1[23]~63_combout\ $ \z16|Add0~191_combout\ $ !(!\z16|Add0~136\ & \z16|Add0~142\) # (\z16|Add0~136\ & \z16|Add0~142COUT1_263\)
-- \z16|Add0~144\ = CARRY(\z8|rd1[23]~63_combout\ & (\z16|Add0~191_combout\ # !\z16|Add0~142\) # !\z8|rd1[23]~63_combout\ & \z16|Add0~191_combout\ & !\z16|Add0~142\)
-- \z16|Add0~144COUT1_265\ = CARRY(\z8|rd1[23]~63_combout\ & (\z16|Add0~191_combout\ # !\z16|Add0~142COUT1_263\) # !\z8|rd1[23]~63_combout\ & \z16|Add0~191_combout\ & !\z16|Add0~142COUT1_263\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[23]~63_combout\,
	datab => \z16|Add0~191_combout\,
	cin => \z16|Add0~136\,
	cin0 => \z16|Add0~142\,
	cin1 => \z16|Add0~142COUT1_263\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~143_combout\,
	cout0 => \z16|Add0~144\,
	cout1 => \z16|Add0~144COUT1_265\);

\z16|Add0~145\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~145_combout\ = \z8|rd1[24]~44_combout\ $ \z16|Add0~192_combout\ $ (!\z16|Add0~136\ & \z16|Add0~144\) # (\z16|Add0~136\ & \z16|Add0~144COUT1_265\)
-- \z16|Add0~146\ = CARRY(\z8|rd1[24]~44_combout\ & !\z16|Add0~192_combout\ & !\z16|Add0~144COUT1_265\ # !\z8|rd1[24]~44_combout\ & (!\z16|Add0~144COUT1_265\ # !\z16|Add0~192_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[24]~44_combout\,
	datab => \z16|Add0~192_combout\,
	cin => \z16|Add0~136\,
	cin0 => \z16|Add0~144\,
	cin1 => \z16|Add0~144COUT1_265\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~145_combout\,
	cout => \z16|Add0~146\);

\z5|y1[24]~213\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~213_combout\ = \z5|y1[5]~82_combout\ & (\z5|y1[5]~297_combout\ & (\z16|Add0~145_combout\) # !\z5|y1[5]~297_combout\ & !\z5|y1[24]~212_combout\) # !\z5|y1[5]~82_combout\ & !\z5|y1[5]~297_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9b13",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~82_combout\,
	datab => \z5|y1[5]~297_combout\,
	datac => \z5|y1[24]~212_combout\,
	datad => \z16|Add0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~213_combout\);

\z5|y1[24]~214\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~214_combout\ = \z5|y1[27]~211_combout\ & (\z5|y1[24]~213_combout\ & (\z5|y1[24]~210_combout\) # !\z5|y1[24]~213_combout\ & \z5|y1[24]~208_combout\) # !\z5|y1[27]~211_combout\ & (\z5|y1[24]~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[24]~208_combout\,
	datab => \z5|y1[24]~210_combout\,
	datac => \z5|y1[27]~211_combout\,
	datad => \z5|y1[24]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~214_combout\);

\z18|sram~958\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~958_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~958_regout\);

\z18|sram~574\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~574_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~574_regout\);

\z18|sram~830\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1562\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # P1L793Q) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~574_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~574_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1562\,
	regout => \z18|sram~830_regout\);

\z18|sram~702\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1563\ = \z16|Mux29~19_combout\ & (\z18|sram~1562\ & \z18|sram~958_regout\ # !\z18|sram~1562\ & (P1L665Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1562\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~958_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1562\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1563\,
	regout => \z18|sram~702_regout\);

\z18|sram~990\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~990_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~990_regout\);

\z18|sram~606\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~606_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~606_regout\);

\z18|sram~734\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1560\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L697Q) # !\z16|Mux29~19_combout\ & \z18|sram~606_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~606_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1560\,
	regout => \z18|sram~734_regout\);

\z18|sram~862\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1561\ = \z16|Mux28~11_combout\ & (\z18|sram~1560\ & \z18|sram~990_regout\ # !\z18|sram~1560\ & (P1L825Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1560\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~990_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1560\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1561\,
	regout => \z18|sram~862_regout\);

\z18|sram~1564\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1564_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1561\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & \z18|sram~1563\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1563\,
	datad => \z18|sram~1561\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1564_combout\);

\z18|sram~1054\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1054_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1054_regout\);

\z18|sram~670\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~670_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~670_regout\);

\z18|sram~798\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1565\ = \z16|Mux29~19_combout\ & (P1L761Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~670_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~670_regout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1565\,
	regout => \z18|sram~798_regout\);

\z18|sram~926\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1566\ = \z16|Mux28~11_combout\ & (\z18|sram~1565\ & \z18|sram~1054_regout\ # !\z18|sram~1565\ & (P1L889Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1565\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1054_regout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1565\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1566\,
	regout => \z18|sram~926_regout\);

\z18|sram~1022\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1022_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1022_regout\);

\z18|sram~894\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1558\ = \z16|Mux28~11_combout\ & (P1L857Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~638_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~638_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1558\,
	regout => \z18|sram~894_regout\);

\z18|sram~766\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1559\ = \z18|sram~1558\ & (\z18|sram~1022_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1558\ & (P1L729Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1022_regout\,
	datab => \z18|sram~1558\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1559\,
	regout => \z18|sram~766_regout\);

\z18|sram~1567\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1567_combout\ = \z18|sram~1564_combout\ & (\z18|sram~1566\ # !\z16|Mux30~12_combout\) # !\z18|sram~1564_combout\ & (\z16|Mux30~12_combout\ & \z18|sram~1559\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1564_combout\,
	datab => \z18|sram~1566\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1559\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1567_combout\);

\z18|sram~414\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~414_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~414_regout\);

\z18|sram~318\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~318_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~318_regout\);

\z18|sram~350\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1568\ = \z16|Mux31~8_combout\ & (P1L313Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~318_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~318_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1568\,
	regout => \z18|sram~350_regout\);

\z18|sram~382\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1569\ = \z16|Mux30~12_combout\ & (\z18|sram~1568\ & \z18|sram~414_regout\ # !\z18|sram~1568\ & (P1L345Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1568\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~414_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1568\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1569\,
	regout => \z18|sram~382_regout\);

\z18|sram~542\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~542_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~542_regout\);

\z18|sram~446\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~446_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~446_regout\);

\z18|sram~510\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1575\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L473Q) # !\z16|Mux30~12_combout\ & \z18|sram~446_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~446_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1575\,
	regout => \z18|sram~510_regout\);

\z18|sram~478\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1576\ = \z16|Mux31~8_combout\ & (\z18|sram~1575\ & \z18|sram~542_regout\ # !\z18|sram~1575\ & (P1L441Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1575\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~542_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1575\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1576\,
	regout => \z18|sram~478_regout\);

\z18|sram~286\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~286_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~286_regout\);

\z18|sram~190\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~190_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[24]~56\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[24]~56\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~190_regout\);

\z18|sram~254\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1570\ = \z16|Mux30~12_combout\ & (P1L217Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~190_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~190_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1570\,
	regout => \z18|sram~254_regout\);

\z18|sram~222\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1571\ = \z16|Mux31~8_combout\ & (\z18|sram~1570\ & \z18|sram~286_regout\ # !\z18|sram~1570\ & (P1L185Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1570\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~286_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1570\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1571\,
	regout => \z18|sram~222_regout\);

\z18|sram~158\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~158_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~158_regout\);

\z18|sram~62\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~62_regout\ = DFFEAS(\z8|rd2[24]~56\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[24]~56\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~62_regout\);

\z18|sram~94\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1572\ = \z16|Mux31~8_combout\ & (P1L57Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~62_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~62_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1572\,
	regout => \z18|sram~94_regout\);

\z18|sram~126\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1573\ = \z16|Mux30~12_combout\ & (\z18|sram~1572\ & \z18|sram~158_regout\ # !\z18|sram~1572\ & (P1L89Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1572\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~158_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[24]~56\,
	datad => \z18|sram~1572\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1573\,
	regout => \z18|sram~126_regout\);

\z18|sram~1574\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1574_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1571\ # !\z16|Mux29~19_combout\ & (\z18|sram~1573\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1571\,
	datad => \z18|sram~1573\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1574_combout\);

\z18|sram~1577\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1577_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1574_combout\ & (\z18|sram~1576\) # !\z18|sram~1574_combout\ & \z18|sram~1569\) # !\z16|Mux28~11_combout\ & (\z18|sram~1574_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1569\,
	datac => \z18|sram~1576\,
	datad => \z18|sram~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1577_combout\);

\z5|y1[24]~206\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~206_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1567_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1577_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1567_combout\,
	datad => \z18|sram~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~206_combout\);

\rout2[24]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[24]~215\ = \z5|y1[24]~206_combout\ # \z5|y1[24]~214_combout\ & \z15|Mux0~0_combout\
-- \rout2[24]~reg0_regout\ = DFFEAS(\z5|y1[24]~215\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[24]~214_combout\,
	datac => \z15|Mux0~0_combout\,
	datad => \z5|y1[24]~206_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[24]~215\,
	regout => \rout2[24]~reg0_regout\);

\z8|mem~542\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1955\ = \z13|mem_initial~66\ & (F1L477Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~478_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~542_regout\ = DFFEAS(\z8|mem~1955\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[24]~215\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~478_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[24]~215\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1955\,
	regout => \z8|mem~542_regout\);

\z8|mem~1954\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1954_combout\ = \z13|mem_initial~68\ & (\z8|mem~1951\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~1953\ & (!\z13|mem_initial~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1953\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1951\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1954_combout\);

\z8|mem~1957\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1957_combout\ = \z13|mem_initial~70\ & (\z8|mem~1954_combout\ & \z8|mem~1956\ # !\z8|mem~1954_combout\ & (\z8|mem~1949\)) # !\z13|mem_initial~70\ & (\z8|mem~1954_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1956\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~1949\,
	datad => \z8|mem~1954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1957_combout\);

\z8|rd1[24]~44\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[24]~44_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1957_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~1957_combout\,
	datad => \z8|mem~1965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[24]~44_combout\);

\z16|Add0~155\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~155_combout\ = \z16|Add0~197_combout\ $ \z8|rd1[29]~49_combout\ $ !(!\z16|Add0~146\ & \z16|Add0~154\) # (\z16|Add0~146\ & \z16|Add0~154COUT1_273\)
-- \z16|Add0~156\ = CARRY(\z16|Add0~197_combout\ & (\z8|rd1[29]~49_combout\ # !\z16|Add0~154COUT1_273\) # !\z16|Add0~197_combout\ & \z8|rd1[29]~49_combout\ & !\z16|Add0~154COUT1_273\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~197_combout\,
	datab => \z8|rd1[29]~49_combout\,
	cin => \z16|Add0~146\,
	cin0 => \z16|Add0~154\,
	cin1 => \z16|Add0~154COUT1_273\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~155_combout\,
	cout => \z16|Add0~156\);

\z16|result~29\ : cyclone_lcell
-- Equation(s):
-- \z16|result~29_combout\ = \z8|rd1[29]~49_combout\ & \z4|y1[29]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[29]~49_combout\,
	datad => \z4|y1[29]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~29_combout\);

\z5|y1[29]~256\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~256_combout\ = \z4|y1[29]~63_combout\ $ !\z8|rd1[29]~49_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[29]~63_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z8|rd1[29]~49_combout\,
	datad => \z5|y1[10]~283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~256_combout\);

\z16|result~61\ : cyclone_lcell
-- Equation(s):
-- \z16|result~61_combout\ = \z4|y1[29]~63_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2366_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[29]~63_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~61_combout\);

\z5|y1[29]~259\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~259_combout\ = \z5|y1[29]~294_combout\ & !\z17|aluoper[3]~5_combout\ & !\z5|y1[29]~248_combout\ & !\z16|result~61_combout\ # !\z5|y1[29]~294_combout\ & (\z5|y1[29]~248_combout\ # \z16|result~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3334",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z5|y1[29]~294_combout\,
	datac => \z5|y1[29]~248_combout\,
	datad => \z16|result~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~259_combout\);

\z16|ShiftLeft0~129\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~129_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z8|mem~2369_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2367_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z8|mem~2367_combout\,
	datad => \z8|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~129_combout\);

\z16|ShiftLeft0~106\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~106_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~89_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~89_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~106_combout\);

\z16|ShiftLeft0~130\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~130_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z8|mem~2368_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2366_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z8|mem~2366_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~130_combout\);

\z5|y1[29]~257\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~257_combout\ = \z16|ShiftLeft0~18_combout\ & (\z16|Mux29~8_combout\ # \z16|ShiftLeft0~120_combout\) # !\z16|ShiftLeft0~18_combout\ & \z16|ShiftLeft0~130_combout\ & !\z16|Mux29~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~130_combout\,
	datab => \z16|ShiftLeft0~18_combout\,
	datac => \z16|Mux29~8_combout\,
	datad => \z16|ShiftLeft0~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~257_combout\);

\z5|y1[29]~258\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~258_combout\ = \z16|Mux29~8_combout\ & (\z5|y1[29]~257_combout\ & (\z16|ShiftLeft0~106_combout\) # !\z5|y1[29]~257_combout\ & \z16|ShiftLeft0~129_combout\) # !\z16|Mux29~8_combout\ & (\z5|y1[29]~257_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~129_combout\,
	datab => \z16|ShiftLeft0~106_combout\,
	datac => \z16|Mux29~8_combout\,
	datad => \z5|y1[29]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~258_combout\);

\z5|y1[29]~260\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~260_combout\ = \z5|y1[29]~248_combout\ & (\z5|y1[29]~259_combout\ & (\z5|y1[29]~258_combout\) # !\z5|y1[29]~259_combout\ & \z16|ShiftLeft0~74_combout\) # !\z5|y1[29]~248_combout\ & \z5|y1[29]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~248_combout\,
	datab => \z5|y1[29]~259_combout\,
	datac => \z16|ShiftLeft0~74_combout\,
	datad => \z5|y1[29]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~260_combout\);

\z5|y1[29]~261\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~261_combout\ = \z5|y1[29]~260_combout\ & (!\z5|y1[29]~248_combout\ # !\z16|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z5|y1[29]~248_combout\,
	datad => \z5|y1[29]~260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~261_combout\);

\z5|y1[29]~262\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~262_combout\ = \z5|y1[29]~293_combout\ & (!\z5|y1[29]~243_combout\) # !\z5|y1[29]~293_combout\ & (\z5|y1[29]~243_combout\ & !\z5|y1[29]~256_combout\ # !\z5|y1[29]~243_combout\ & (\z5|y1[29]~261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f1c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~256_combout\,
	datab => \z5|y1[29]~293_combout\,
	datac => \z5|y1[29]~243_combout\,
	datad => \z5|y1[29]~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~262_combout\);

\z5|y1[29]~263\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~263_combout\ = \z5|y1[29]~262_combout\ & (\z16|result~29_combout\ # !\z5|y1[29]~244_combout\) # !\z5|y1[29]~262_combout\ & \z16|ShiftRight0~148_combout\ & (\z5|y1[29]~244_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~148_combout\,
	datab => \z16|result~29_combout\,
	datac => \z5|y1[29]~262_combout\,
	datad => \z5|y1[29]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~263_combout\);

\z5|y1[29]~296\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~296_combout\ = \z15|Mux8~2_combout\ & (\z16|Mux29~5_combout\ & \z16|Add0~155_combout\ # !\z16|Mux29~5_combout\ & (\z5|y1[29]~263_combout\)) # !\z15|Mux8~2_combout\ & (\z16|Add0~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z16|Mux29~5_combout\,
	datac => \z16|Add0~155_combout\,
	datad => \z5|y1[29]~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~296_combout\);

\z18|sram~547\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~547_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~547_regout\);

\z18|sram~451\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~451_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~451_regout\);

\z18|sram~483\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1675\ = \z16|Mux31~8_combout\ & (P1L446Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~451_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~451_regout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1675\,
	regout => \z18|sram~483_regout\);

\z18|sram~515\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1676\ = \z18|sram~1675\ & (\z18|sram~547_regout\ # !\z16|Mux30~12_combout\) # !\z18|sram~1675\ & (P1L478Q & \z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~547_regout\,
	datab => \z18|sram~1675\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1676\,
	regout => \z18|sram~515_regout\);

\z18|sram~291\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~291_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~291_regout\);

\z18|sram~195\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~195_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~195_regout\);

\z18|sram~227\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1668\ = \z16|Mux31~8_combout\ & (P1L190Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~195_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~195_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1668\,
	regout => \z18|sram~227_regout\);

\z18|sram~259\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1669\ = \z16|Mux30~12_combout\ & (\z18|sram~1668\ & \z18|sram~291_regout\ # !\z18|sram~1668\ & (P1L222Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1668\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~291_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1668\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1669\,
	regout => \z18|sram~259_regout\);

\z18|sram~163\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~163_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~163_regout\);

\z18|sram~67\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~67_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~67_regout\);

\z18|sram~131\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1672\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L94Q) # !\z16|Mux30~12_combout\ & \z18|sram~67_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~67_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1672\,
	regout => \z18|sram~131_regout\);

\z18|sram~99\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1673\ = \z16|Mux31~8_combout\ & (\z18|sram~1672\ & \z18|sram~163_regout\ # !\z18|sram~1672\ & (P1L62Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1672\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~163_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1672\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1673\,
	regout => \z18|sram~99_regout\);

\z18|sram~419\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~419_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~419_regout\);

\z18|sram~323\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~323_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~323_regout\);

\z18|sram~387\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1670\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L350Q) # !\z16|Mux30~12_combout\ & \z18|sram~323_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~323_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1670\,
	regout => \z18|sram~387_regout\);

\z18|sram~355\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1671\ = \z16|Mux31~8_combout\ & (\z18|sram~1670\ & \z18|sram~419_regout\ # !\z18|sram~1670\ & (P1L318Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1670\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~419_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1670\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1671\,
	regout => \z18|sram~355_regout\);

\z18|sram~1674\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1674_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1671\) # !\z16|Mux28~11_combout\ & \z18|sram~1673\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1673\,
	datad => \z18|sram~1671\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1674_combout\);

\z18|sram~1677\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1677_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1674_combout\ & \z18|sram~1676\ # !\z18|sram~1674_combout\ & (\z18|sram~1669\)) # !\z16|Mux29~19_combout\ & (\z18|sram~1674_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1676\,
	datac => \z18|sram~1669\,
	datad => \z18|sram~1674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1677_combout\);

\z18|sram~1059\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1059_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1059_regout\);

\z18|sram~675\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~675_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~675_regout\);

\z18|sram~931\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1665\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L894Q) # !\z16|Mux28~11_combout\ & \z18|sram~675_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~675_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1665\,
	regout => \z18|sram~931_regout\);

\z18|sram~803\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1666\ = \z16|Mux29~19_combout\ & (\z18|sram~1665\ & \z18|sram~1059_regout\ # !\z18|sram~1665\ & (P1L766Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1665\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1059_regout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1665\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1666\,
	regout => \z18|sram~803_regout\);

\z18|sram~995\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~995_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~995_regout\);

\z18|sram~867\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1658\ = \z16|Mux28~11_combout\ & (P1L830Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~611_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~611_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1658\,
	regout => \z18|sram~867_regout\);

\z18|sram~739\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1659\ = \z16|Mux29~19_combout\ & (\z18|sram~1658\ & \z18|sram~995_regout\ # !\z18|sram~1658\ & (P1L702Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1658\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~995_regout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1658\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1659\,
	regout => \z18|sram~739_regout\);

\z18|sram~963\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~963_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~963_regout\);

\z18|sram~579\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~579_regout\ = DFFEAS(\z8|rd2[29]~55\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[29]~55\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~579_regout\);

\z18|sram~707\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1662\ = \z16|Mux29~19_combout\ & (P1L670Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~579_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~579_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1662\,
	regout => \z18|sram~707_regout\);

\z18|sram~835\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1663\ = \z16|Mux28~11_combout\ & (\z18|sram~1662\ & \z18|sram~963_regout\ # !\z18|sram~1662\ & (P1L798Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1662\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~963_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1662\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1663\,
	regout => \z18|sram~835_regout\);

\z18|sram~1027\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1027_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1027_regout\);

\z18|sram~643\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~643_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[29]~55\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[29]~55\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~643_regout\);

\z18|sram~771\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1660\ = \z16|Mux29~19_combout\ & (P1L734Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~643_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~643_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1660\,
	regout => \z18|sram~771_regout\);

\z18|sram~899\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1661\ = \z16|Mux28~11_combout\ & (\z18|sram~1660\ & \z18|sram~1027_regout\ # !\z18|sram~1660\ & (P1L862Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1660\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1027_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[29]~55\,
	datad => \z18|sram~1660\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1661\,
	regout => \z18|sram~899_regout\);

\z18|sram~1664\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1664_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1661\) # !\z16|Mux30~12_combout\ & \z18|sram~1663\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1663\,
	datad => \z18|sram~1661\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1664_combout\);

\z18|sram~1667\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1667_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1664_combout\ & \z18|sram~1666\ # !\z18|sram~1664_combout\ & (\z18|sram~1659\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1664_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1666\,
	datac => \z18|sram~1659\,
	datad => \z18|sram~1664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1667_combout\);

\z5|y1[29]~264\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~264_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1667_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1677_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1677_combout\,
	datad => \z18|sram~1667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~264_combout\);

\rout2[29]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[29]~265\ = \z15|Mux0~0_combout\ & \z5|y1[29]~296_combout\ # !\z15|Mux0~0_combout\ & (\z5|y1[29]~264_combout\)
-- \rout2[29]~reg0_regout\ = DFFEAS(\z5|y1[29]~265\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z5|y1[29]~296_combout\,
	datad => \z5|y1[29]~264_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[29]~265\,
	regout => \rout2[29]~reg0_regout\);

\z8|mem~195\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1840\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (F1L130Q) # !\z13|mem_initial~64_combout\ & \z8|mem~227_regout\)
-- \z8|mem~195_regout\ = DFFEAS(\z8|mem~1840\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2333_combout\, \z5|y1[29]~265\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~227_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[29]~265\,
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2333_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1840\,
	regout => \z8|mem~195_regout\);

\z8|mem~1846\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1846_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~1843\ # !\z13|mem_initial~70\ & (\z8|mem~1845\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1843\,
	datac => \z8|mem~1845\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1846_combout\);

\z8|mem~1849\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1849_combout\ = \z13|mem_initial~68\ & (\z8|mem~1846_combout\ & (\z8|mem~1848\) # !\z8|mem~1846_combout\ & \z8|mem~1841\) # !\z13|mem_initial~68\ & (\z8|mem~1846_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~1841\,
	datac => \z8|mem~1848\,
	datad => \z8|mem~1846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1849_combout\);

\z8|mem~2366\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2366_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1849_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~1849_combout\ # !\z12|pc_out\(4) & (\z8|mem~1857_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1849_combout\,
	datad => \z8|mem~1857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2366_combout\);

\z16|ShiftRight0~70\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~70_combout\ = \z4|y1[0]~40_combout\ & (\z8|mem~2365_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2366_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z8|mem~2366_combout\,
	datad => \z8|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~70_combout\);

\z16|ShiftRight0~71\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~71_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2364_combout\ # !\z4|y1[1]~41_combout\ & (\z16|ShiftRight0~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2364_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z16|ShiftRight0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~71_combout\);

\z16|ShiftRight0~105\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~105_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~73_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftRight0~66_combout\,
	datac => \z16|ShiftRight0~73_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~105_combout\);

\z16|ShiftRight0~106\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~106_combout\ = \z4|y1[3]~43_combout\ & \z16|ShiftLeft0~6_combout\ & \z16|ShiftRight0~71_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~6_combout\,
	datab => \z16|ShiftRight0~71_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftRight0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~106_combout\);

\z16|ShiftRight0~145\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~145_combout\ = \z16|ShiftRight0~106_combout\ & (\z4|y1[3]~43_combout\ & !\z4|y1[2]~42_combout\ # !\z4|y1[3]~43_combout\ & (\z8|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~145_combout\);

\z16|result~53\ : cyclone_lcell
-- Equation(s):
-- \z16|result~53_combout\ = \z4|y1[21]~46_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2374_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z8|mem~2374_combout\,
	datad => \z4|y1[21]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~53_combout\);

\z16|ShiftLeft0~103\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~103_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~54_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~54_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~103_combout\);

\z5|y1[21]~188\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~188_combout\ = \z5|y1[22]~156_combout\ & (\z5|y1[22]~157_combout\ & (\z16|ShiftLeft0~40_combout\) # !\z5|y1[22]~157_combout\ & !\z16|result~53_combout\) # !\z5|y1[22]~156_combout\ & (!\z5|y1[22]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c077",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~53_combout\,
	datab => \z5|y1[22]~156_combout\,
	datac => \z16|ShiftLeft0~40_combout\,
	datad => \z5|y1[22]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~188_combout\);

\z5|y1[21]~189\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~189_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[21]~188_combout\ & \z16|ShiftLeft0~106_combout\ # !\z5|y1[21]~188_combout\ & (\z16|ShiftLeft0~103_combout\)) # !\z16|Mux30~8_combout\ & (\z5|y1[21]~188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~106_combout\,
	datab => \z16|ShiftLeft0~103_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[21]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~189_combout\);

\z5|y1[21]~190\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~190_combout\ = !\z17|aluoper[3]~5_combout\ & \z5|y1[21]~189_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z5|y1[21]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~190_combout\);

\z5|y1[21]~191\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~191_combout\ = \z5|y1[5]~77_combout\ & (\z5|y1[5]~78_combout\ & \z5|y1[21]~190_combout\) # !\z5|y1[5]~77_combout\ & (\z16|result~53_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e545",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~77_combout\,
	datab => \z16|result~53_combout\,
	datac => \z5|y1[5]~78_combout\,
	datad => \z5|y1[21]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~191_combout\);

\z5|y1[21]~192\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~192_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[21]~191_combout\ & \z16|result~21_combout\ # !\z5|y1[21]~191_combout\ & (\z16|ShiftRight0~145_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[21]~191_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~21_combout\,
	datab => \z5|y1[22]~155_combout\,
	datac => \z16|ShiftRight0~145_combout\,
	datad => \z5|y1[21]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~192_combout\);

\z18|sram~987\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~987_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~987_regout\);

\z18|sram~859\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1495\ = \z16|Mux28~11_combout\ & (P1L822Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~603_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~603_regout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1495\,
	regout => \z18|sram~859_regout\);

\z18|sram~731\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1496\ = \z16|Mux29~19_combout\ & (\z18|sram~1495\ & \z18|sram~987_regout\ # !\z18|sram~1495\ & (P1L694Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1495\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~987_regout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1495\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1496\,
	regout => \z18|sram~731_regout\);

\z18|sram~1051\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1051_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1051_regout\);

\z18|sram~667\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~667_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~667_regout\);

\z18|sram~923\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1502\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L886Q) # !\z16|Mux28~11_combout\ & \z18|sram~667_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~667_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1502\,
	regout => \z18|sram~923_regout\);

\z18|sram~795\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1503\ = \z16|Mux29~19_combout\ & (\z18|sram~1502\ & \z18|sram~1051_regout\ # !\z18|sram~1502\ & (P1L758Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1502\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1051_regout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1502\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1503\,
	regout => \z18|sram~795_regout\);

\z18|sram~955\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~955_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~955_regout\);

\z18|sram~571\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~571_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~571_regout\);

\z18|sram~699\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1499\ = \z16|Mux29~19_combout\ & (P1L662Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~571_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~571_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1499\,
	regout => \z18|sram~699_regout\);

\z18|sram~827\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1500\ = \z16|Mux28~11_combout\ & (\z18|sram~1499\ & \z18|sram~955_regout\ # !\z18|sram~1499\ & (P1L790Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1499\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~955_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1499\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1500\,
	regout => \z18|sram~827_regout\);

\z18|sram~1019\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1019_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1019_regout\);

\z18|sram~635\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~635_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~635_regout\);

\z18|sram~763\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1497\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L726Q) # !\z16|Mux29~19_combout\ & \z18|sram~635_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~635_regout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1497\,
	regout => \z18|sram~763_regout\);

\z18|sram~891\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1498\ = \z16|Mux28~11_combout\ & (\z18|sram~1497\ & \z18|sram~1019_regout\ # !\z18|sram~1497\ & (P1L854Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1497\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1019_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1497\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1498\,
	regout => \z18|sram~891_regout\);

\z18|sram~1501\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1501_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1498\) # !\z16|Mux30~12_combout\ & \z18|sram~1500\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1500\,
	datac => \z18|sram~1498\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1501_combout\);

\z18|sram~1504\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1504_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1501_combout\ & (\z18|sram~1503\) # !\z18|sram~1501_combout\ & \z18|sram~1496\) # !\z16|Mux31~8_combout\ & (\z18|sram~1501_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1496\,
	datac => \z18|sram~1503\,
	datad => \z18|sram~1501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1504_combout\);

\z18|sram~283\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~283_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~283_regout\);

\z18|sram~187\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~187_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~187_regout\);

\z18|sram~219\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1505\ = \z16|Mux31~8_combout\ & (P1L182Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~187_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~187_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1505\,
	regout => \z18|sram~219_regout\);

\z18|sram~251\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1506\ = \z16|Mux30~12_combout\ & (\z18|sram~1505\ & \z18|sram~283_regout\ # !\z18|sram~1505\ & (P1L214Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1505\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~283_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1505\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1506\,
	regout => \z18|sram~251_regout\);

\z18|sram~539\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~539_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~539_regout\);

\z18|sram~443\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~443_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~443_regout\);

\z18|sram~475\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1512\ = \z16|Mux31~8_combout\ & (P1L438Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~443_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~443_regout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1512\,
	regout => \z18|sram~475_regout\);

\z18|sram~507\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1513\ = \z16|Mux30~12_combout\ & (\z18|sram~1512\ & \z18|sram~539_regout\ # !\z18|sram~1512\ & (P1L470Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1512\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~539_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1512\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1513\,
	regout => \z18|sram~507_regout\);

\z18|sram~155\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~155_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~155_regout\);

\z18|sram~59\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~59_regout\ = DFFEAS(\z8|rd2[21]~38\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[21]~38\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~59_regout\);

\z18|sram~123\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1509\ = \z16|Mux30~12_combout\ & (P1L86Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~59_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~59_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1509\,
	regout => \z18|sram~123_regout\);

\z18|sram~91\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1510\ = \z16|Mux31~8_combout\ & (\z18|sram~1509\ & \z18|sram~155_regout\ # !\z18|sram~1509\ & (P1L54Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1509\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~155_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1509\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1510\,
	regout => \z18|sram~91_regout\);

\z18|sram~411\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~411_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~411_regout\);

\z18|sram~315\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~315_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[21]~38\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[21]~38\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~315_regout\);

\z18|sram~379\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1507\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L342Q) # !\z16|Mux30~12_combout\ & \z18|sram~315_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~315_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1507\,
	regout => \z18|sram~379_regout\);

\z18|sram~347\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1508\ = \z16|Mux31~8_combout\ & (\z18|sram~1507\ & \z18|sram~411_regout\ # !\z18|sram~1507\ & (P1L310Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1507\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~411_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[21]~38\,
	datad => \z18|sram~1507\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1508\,
	regout => \z18|sram~347_regout\);

\z18|sram~1511\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1511_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1508\) # !\z16|Mux28~11_combout\ & \z18|sram~1510\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1510\,
	datad => \z18|sram~1508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1511_combout\);

\z18|sram~1514\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1514_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1511_combout\ & (\z18|sram~1513\) # !\z18|sram~1511_combout\ & \z18|sram~1506\) # !\z16|Mux29~19_combout\ & (\z18|sram~1511_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1506\,
	datac => \z18|sram~1513\,
	datad => \z18|sram~1511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1514_combout\);

\z18|sram~1515\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1515_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1504_combout\) # !\z16|Mux27~9_combout\ & (\z18|sram~1514_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|sram~1504_combout\,
	datad => \z18|sram~1514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1515_combout\);

\z5|y1[21]~193\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[21]~193_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~139_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1515_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~139_combout\,
	datad => \z18|sram~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[21]~193_combout\);

\rout2[21]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(21) = \z5|y1[10]~116_combout\ & (\z5|y1[21]~193_combout\ & (\z5|y1[21]~192_combout\) # !\z5|y1[21]~193_combout\ & \z16|result~85_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[21]~193_combout\)
-- \rout2[21]~reg0_regout\ = DFFEAS(\z5|y1\(21), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~85_combout\,
	datab => \z5|y1[21]~192_combout\,
	datac => \z5|y1[10]~116_combout\,
	datad => \z5|y1[21]~193_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(21),
	regout => \rout2[21]~reg0_regout\);

\z8|mem~1995\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1995_combout\ = \z13|mem_initial~68\ & (\z8|mem~1994\ & (\z8|mem~955_regout\) # !\z8|mem~1994\ & \z8|mem~699_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1994\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~699_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~955_regout\,
	datad => \z8|mem~1994\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1995_combout\);

\z8|mem~1998\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1998_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\) # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & (\z8|mem~2414\) # !\z13|mem_initial~66\ & \z8|mem~1997\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1997\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~2414\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1998_combout\);

\z8|mem~2001\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2001_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1998_combout\ & \z8|mem~2000\ # !\z8|mem~1998_combout\ & (\z8|mem~1995_combout\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~1998_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2000\,
	datac => \z8|mem~1995_combout\,
	datad => \z8|mem~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2001_combout\);

\z8|mem~2374\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2374_combout\ = \z12|pc_out\(4) & (\z8|mem~1993_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & (\z8|mem~1993_combout\) # !\z13|mem_initial~71_combout\ & \z8|mem~2001_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2001_combout\,
	datad => \z8|mem~1993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2374_combout\);

\z16|ShiftRight0~26\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~26_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2374_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2375_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2375_combout\,
	datad => \z8|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~26_combout\);

\z16|ShiftRight0~27\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~27_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2376_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2056_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2056_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~27_combout\);

\z16|ShiftRight0~28\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~28_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~26_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~26_combout\,
	datad => \z16|ShiftRight0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~28_combout\);

\z16|ShiftRight0~29\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~29_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~25_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~28_combout\,
	datad => \z16|ShiftRight0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~29_combout\);

\z16|ShiftRight0~21\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~21_combout\ = \z16|ShiftRight0~14_combout\ & (\z16|ShiftRight0~20_combout\ # \z16|ShiftRight0~15_combout\ & \z16|ShiftRight0~17_combout\) # !\z16|ShiftRight0~14_combout\ & \z16|ShiftRight0~15_combout\ & (\z16|ShiftRight0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~14_combout\,
	datab => \z16|ShiftRight0~15_combout\,
	datac => \z16|ShiftRight0~20_combout\,
	datad => \z16|ShiftRight0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~21_combout\);

\z16|ShiftRight0~30\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~30_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~21_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftRight0~22_combout\ & \z16|ShiftRight0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftRight0~22_combout\,
	datac => \z16|ShiftRight0~29_combout\,
	datad => \z16|ShiftRight0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~30_combout\);

\z16|result~50\ : cyclone_lcell
-- Equation(s):
-- \z16|result~50_combout\ = \z4|y1[18]~59_combout\ # \z8|mem~2056_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2056_combout\,
	datac => \z4|y1[18]~59_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~50_combout\);

\z16|ShiftLeft0~92\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~92_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~43_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8c80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~43_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~92_combout\);

\z16|ShiftLeft0~5\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~5_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2361_combout\ # !\z4|y1[1]~41_combout\ & (\z16|ShiftLeft0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2361_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z16|ShiftLeft0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~5_combout\);

\z16|ShiftLeft0~7\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~7_combout\ = \z16|ShiftLeft0~6_combout\ & !\z4|y1[2]~42_combout\ & !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~6_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftLeft0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~7_combout\);

\z5|y1[18]~170\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~170_combout\ = \z5|y1[22]~156_combout\ & (\z5|y1[22]~157_combout\ & \z16|ShiftLeft0~7_combout\ # !\z5|y1[22]~157_combout\ & (!\z16|result~50_combout\)) # !\z5|y1[22]~156_combout\ & (!\z5|y1[22]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a03f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~7_combout\,
	datab => \z16|result~50_combout\,
	datac => \z5|y1[22]~156_combout\,
	datad => \z5|y1[22]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~170_combout\);

\z5|y1[18]~171\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~171_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[18]~170_combout\ & (\z16|ShiftLeft0~94_combout\) # !\z5|y1[18]~170_combout\ & \z16|ShiftLeft0~92_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[18]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~8_combout\,
	datab => \z16|ShiftLeft0~92_combout\,
	datac => \z16|ShiftLeft0~94_combout\,
	datad => \z5|y1[18]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~171_combout\);

\z5|y1[18]~172\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~172_combout\ = !\z17|aluoper[3]~5_combout\ & \z5|y1[18]~171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[18]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~172_combout\);

\z5|y1[18]~173\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~173_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[18]~172_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~50_combout\) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z16|result~50_combout\,
	datad => \z5|y1[18]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~173_combout\);

\z5|y1[18]~174\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~174_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[18]~173_combout\ & \z16|result~18_combout\ # !\z5|y1[18]~173_combout\ & (\z16|ShiftRight0~30_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[18]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~18_combout\,
	datab => \z16|ShiftRight0~30_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z5|y1[18]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~174_combout\);

\z16|result~82\ : cyclone_lcell
-- Equation(s):
-- \z16|result~82_combout\ = \z4|y1[18]~59_combout\ $ (\z8|mem~2056_combout\ & \z8|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2056_combout\,
	datac => \z4|y1[18]~59_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~82_combout\);

\z16|Add0~186\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~186_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[18]~59_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[18]~59_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "005e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[18]~59_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~186_combout\);

\z16|Add0~185\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~185_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[17]~66_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[17]~66_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[17]~66_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~185_combout\);

\z8|mem~2197\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2197_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2403\) # !\z13|mem_initial~66\ & \z8|mem~2196\ & !\z13|mem_initial~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2196\,
	datab => \z13|mem_initial~66\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~2403\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2197_combout\);

\z8|mem~2200\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2200_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2197_combout\ & (\z8|mem~2199\) # !\z8|mem~2197_combout\ & \z8|mem~2194\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2194\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2199\,
	datad => \z8|mem~2197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2200_combout\);

\z8|rd1[17]~57\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[17]~57_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2192_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2192_combout\,
	datac => \z8|mem~2200_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[17]~57_combout\);

\z8|rd1[16]~56\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[16]~56_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2246_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2254_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2254_combout\,
	datac => \z8|mem~2246_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[16]~56_combout\);

\z16|Add0~184\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~184_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[16]~49_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[16]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1154",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z4|y1[16]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~184_combout\);

\z16|Add0~129\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~129_combout\ = \z8|rd1[16]~56_combout\ $ \z16|Add0~184_combout\ $ (!\z16|Add0~126\ & \z16|Add0~128\) # (\z16|Add0~126\ & \z16|Add0~128COUT1_251\)
-- \z16|Add0~130\ = CARRY(\z8|rd1[16]~56_combout\ & !\z16|Add0~184_combout\ & !\z16|Add0~128\ # !\z8|rd1[16]~56_combout\ & (!\z16|Add0~128\ # !\z16|Add0~184_combout\))
-- \z16|Add0~130COUT1_253\ = CARRY(\z8|rd1[16]~56_combout\ & !\z16|Add0~184_combout\ & !\z16|Add0~128COUT1_251\ # !\z8|rd1[16]~56_combout\ & (!\z16|Add0~128COUT1_251\ # !\z16|Add0~184_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[16]~56_combout\,
	datab => \z16|Add0~184_combout\,
	cin => \z16|Add0~126\,
	cin0 => \z16|Add0~128\,
	cin1 => \z16|Add0~128COUT1_251\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~129_combout\,
	cout0 => \z16|Add0~130\,
	cout1 => \z16|Add0~130COUT1_253\);

\z16|Add0~131\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~131_combout\ = \z16|Add0~185_combout\ $ \z8|rd1[17]~57_combout\ $ !(!\z16|Add0~126\ & \z16|Add0~130\) # (\z16|Add0~126\ & \z16|Add0~130COUT1_253\)
-- \z16|Add0~132\ = CARRY(\z16|Add0~185_combout\ & (\z8|rd1[17]~57_combout\ # !\z16|Add0~130\) # !\z16|Add0~185_combout\ & \z8|rd1[17]~57_combout\ & !\z16|Add0~130\)
-- \z16|Add0~132COUT1_255\ = CARRY(\z16|Add0~185_combout\ & (\z8|rd1[17]~57_combout\ # !\z16|Add0~130COUT1_253\) # !\z16|Add0~185_combout\ & \z8|rd1[17]~57_combout\ & !\z16|Add0~130COUT1_253\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~185_combout\,
	datab => \z8|rd1[17]~57_combout\,
	cin => \z16|Add0~126\,
	cin0 => \z16|Add0~130\,
	cin1 => \z16|Add0~130COUT1_253\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~131_combout\,
	cout0 => \z16|Add0~132\,
	cout1 => \z16|Add0~132COUT1_255\);

\z16|Add0~133\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~133_combout\ = \z8|rd1[18]~58_combout\ $ \z16|Add0~186_combout\ $ (!\z16|Add0~126\ & \z16|Add0~132\) # (\z16|Add0~126\ & \z16|Add0~132COUT1_255\)
-- \z16|Add0~134\ = CARRY(\z8|rd1[18]~58_combout\ & !\z16|Add0~186_combout\ & !\z16|Add0~132\ # !\z8|rd1[18]~58_combout\ & (!\z16|Add0~132\ # !\z16|Add0~186_combout\))
-- \z16|Add0~134COUT1_257\ = CARRY(\z8|rd1[18]~58_combout\ & !\z16|Add0~186_combout\ & !\z16|Add0~132COUT1_255\ # !\z8|rd1[18]~58_combout\ & (!\z16|Add0~132COUT1_255\ # !\z16|Add0~186_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[18]~58_combout\,
	datab => \z16|Add0~186_combout\,
	cin => \z16|Add0~126\,
	cin0 => \z16|Add0~132\,
	cin1 => \z16|Add0~132COUT1_255\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~133_combout\,
	cout0 => \z16|Add0~134\,
	cout1 => \z16|Add0~134COUT1_257\);

\z18|sram~1016\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1016_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1016_regout\);

\z18|sram~888\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1432\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L851Q) # !\z16|Mux28~11_combout\ & \z18|sram~632_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~632_regout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1432\,
	regout => \z18|sram~888_regout\);

\z18|sram~760\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1433\ = \z16|Mux29~19_combout\ & (\z18|sram~1432\ & \z18|sram~1016_regout\ # !\z18|sram~1432\ & (P1L723Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1432\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1016_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1432\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1433\,
	regout => \z18|sram~760_regout\);

\z18|sram~1048\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1048_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1048_regout\);

\z18|sram~664\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~664_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~664_regout\);

\z18|sram~792\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1439\ = \z16|Mux29~19_combout\ & (P1L755Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~664_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~664_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1439\,
	regout => \z18|sram~792_regout\);

\z18|sram~920\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1440\ = \z16|Mux28~11_combout\ & (\z18|sram~1439\ & \z18|sram~1048_regout\ # !\z18|sram~1439\ & (P1L883Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1439\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1048_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1439\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1440\,
	regout => \z18|sram~920_regout\);

\z18|sram~984\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~984_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~984_regout\);

\z18|sram~600\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~600_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~600_regout\);

\z18|sram~728\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1434\ = \z16|Mux29~19_combout\ & (P1L691Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~600_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~600_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1434\,
	regout => \z18|sram~728_regout\);

\z18|sram~856\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1435\ = \z16|Mux28~11_combout\ & (\z18|sram~1434\ & \z18|sram~984_regout\ # !\z18|sram~1434\ & (P1L819Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1434\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~984_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1434\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1435\,
	regout => \z18|sram~856_regout\);

\z18|sram~952\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~952_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~952_regout\);

\z18|sram~568\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~568_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~568_regout\);

\z18|sram~824\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1436\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # P1L787Q) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~568_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~568_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1436\,
	regout => \z18|sram~824_regout\);

\z18|sram~696\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1437\ = \z16|Mux29~19_combout\ & (\z18|sram~1436\ & \z18|sram~952_regout\ # !\z18|sram~1436\ & (P1L659Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1436\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~952_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1436\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1437\,
	regout => \z18|sram~696_regout\);

\z18|sram~1438\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1438_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1435\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & (\z18|sram~1437\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1435\,
	datad => \z18|sram~1437\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1438_combout\);

\z18|sram~1441\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1441_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1438_combout\ & (\z18|sram~1440\) # !\z18|sram~1438_combout\ & \z18|sram~1433\) # !\z16|Mux30~12_combout\ & (\z18|sram~1438_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1433\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1440\,
	datad => \z18|sram~1438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1441_combout\);

\z18|sram~536\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~536_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~536_regout\);

\z18|sram~440\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~440_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~440_regout\);

\z18|sram~504\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1449\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L467Q) # !\z16|Mux30~12_combout\ & \z18|sram~440_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~440_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1449\,
	regout => \z18|sram~504_regout\);

\z18|sram~472\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1450\ = \z16|Mux31~8_combout\ & (\z18|sram~1449\ & \z18|sram~536_regout\ # !\z18|sram~1449\ & (P1L435Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1449\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~536_regout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1449\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1450\,
	regout => \z18|sram~472_regout\);

\z18|sram~408\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~408_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~408_regout\);

\z18|sram~312\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~312_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~312_regout\);

\z18|sram~344\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1442\ = \z16|Mux31~8_combout\ & (P1L307Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~312_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~312_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1442\,
	regout => \z18|sram~344_regout\);

\z18|sram~376\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1443\ = \z16|Mux30~12_combout\ & (\z18|sram~1442\ & \z18|sram~408_regout\ # !\z18|sram~1442\ & (P1L339Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1442\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~408_regout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1442\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1443\,
	regout => \z18|sram~376_regout\);

\z18|sram~152\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~152_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~152_regout\);

\z18|sram~56\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~56_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~56_regout\);

\z18|sram~88\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1446\ = \z16|Mux31~8_combout\ & (P1L51Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~56_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~56_regout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1446\,
	regout => \z18|sram~88_regout\);

\z18|sram~120\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1447\ = \z16|Mux30~12_combout\ & (\z18|sram~1446\ & \z18|sram~152_regout\ # !\z18|sram~1446\ & (P1L83Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1446\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~152_regout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1446\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1447\,
	regout => \z18|sram~120_regout\);

\z18|sram~280\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~280_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[18]~51\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[18]~51\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~280_regout\);

\z18|sram~184\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~184_regout\ = DFFEAS(\z8|rd2[18]~51\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[18]~51\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~184_regout\);

\z18|sram~248\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1444\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L211Q) # !\z16|Mux30~12_combout\ & \z18|sram~184_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~184_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1444\,
	regout => \z18|sram~248_regout\);

\z18|sram~216\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1445\ = \z16|Mux31~8_combout\ & (\z18|sram~1444\ & \z18|sram~280_regout\ # !\z18|sram~1444\ & (P1L179Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1444\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~280_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[18]~51\,
	datad => \z18|sram~1444\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1445\,
	regout => \z18|sram~216_regout\);

\z18|sram~1448\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1448_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # \z18|sram~1445\) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & \z18|sram~1447\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1447\,
	datad => \z18|sram~1445\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1448_combout\);

\z18|sram~1451\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1451_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1448_combout\ & \z18|sram~1450\ # !\z18|sram~1448_combout\ & (\z18|sram~1443\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1448_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1450\,
	datac => \z18|sram~1443\,
	datad => \z18|sram~1448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1451_combout\);

\z18|sram~1452\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1452_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1441_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1451_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1441_combout\,
	datad => \z18|sram~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1452_combout\);

\z5|y1[18]~175\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[18]~175_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~133_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~133_combout\,
	datad => \z18|sram~1452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[18]~175_combout\);

\rout2[18]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(18) = \z5|y1[10]~116_combout\ & (\z5|y1[18]~175_combout\ & \z5|y1[18]~174_combout\ # !\z5|y1[18]~175_combout\ & (\z16|result~82_combout\)) # !\z5|y1[10]~116_combout\ & (\z5|y1[18]~175_combout\)
-- \rout2[18]~reg0_regout\ = DFFEAS(\z5|y1\(18), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[18]~174_combout\,
	datab => \z16|result~82_combout\,
	datac => \z5|y1[10]~116_combout\,
	datad => \z5|y1[18]~175_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(18),
	regout => \rout2[18]~reg0_regout\);

\z8|mem~664\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2411\ = !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & \z8|mem~792_regout\ # !\z13|mem_initial~68\ & (F1L599Q))
-- \z8|mem~664_regout\ = DFFEAS(\z8|mem~2411\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2392_combout\, \z5|y1\(18), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~792_regout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(18),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2411\,
	regout => \z8|mem~664_regout\);

\z8|mem~2052\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2052_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & \z8|mem~2049\ # !\z13|mem_initial~64_combout\ & (\z8|mem~2051\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2049\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2051\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2052_combout\);

\z8|mem~2055\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2055_combout\ = \z13|mem_initial~66\ & (\z8|mem~2052_combout\ & (\z8|mem~2054\) # !\z8|mem~2052_combout\ & \z8|mem~2411\) # !\z13|mem_initial~66\ & (\z8|mem~2052_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2411\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2054\,
	datad => \z8|mem~2052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2055_combout\);

\z8|rd1[18]~58\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[18]~58_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2047_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2055_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2055_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[18]~58_combout\);

\z16|Add0~135\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~135_combout\ = \z8|rd1[19]~59_combout\ $ \z16|Add0~187_combout\ $ !(!\z16|Add0~126\ & \z16|Add0~134\) # (\z16|Add0~126\ & \z16|Add0~134COUT1_257\)
-- \z16|Add0~136\ = CARRY(\z8|rd1[19]~59_combout\ & (\z16|Add0~187_combout\ # !\z16|Add0~134COUT1_257\) # !\z8|rd1[19]~59_combout\ & \z16|Add0~187_combout\ & !\z16|Add0~134COUT1_257\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[19]~59_combout\,
	datab => \z16|Add0~187_combout\,
	cin => \z16|Add0~126\,
	cin0 => \z16|Add0~134\,
	cin1 => \z16|Add0~134COUT1_257\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~135_combout\,
	cout => \z16|Add0~136\);

\z18|sram~989\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~989_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~989_regout\);

\z18|sram~861\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1537\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L824Q) # !\z16|Mux28~11_combout\ & \z18|sram~605_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~605_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1537\,
	regout => \z18|sram~861_regout\);

\z18|sram~733\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1538\ = \z16|Mux29~19_combout\ & (\z18|sram~1537\ & \z18|sram~989_regout\ # !\z18|sram~1537\ & (P1L696Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1537\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~989_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1537\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1538\,
	regout => \z18|sram~733_regout\);

\z18|sram~1053\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1053_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1053_regout\);

\z18|sram~669\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~669_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~669_regout\);

\z18|sram~925\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1544\ = \z16|Mux28~11_combout\ & (P1L888Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~669_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~669_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1544\,
	regout => \z18|sram~925_regout\);

\z18|sram~797\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1545\ = \z16|Mux29~19_combout\ & (\z18|sram~1544\ & \z18|sram~1053_regout\ # !\z18|sram~1544\ & (P1L760Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1544\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1053_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1544\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1545\,
	regout => \z18|sram~797_regout\);

\z18|sram~957\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~957_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~957_regout\);

\z18|sram~573\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~573_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~573_regout\);

\z18|sram~701\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1541\ = \z16|Mux29~19_combout\ & (P1L664Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~573_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~573_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1541\,
	regout => \z18|sram~701_regout\);

\z18|sram~829\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1542\ = \z16|Mux28~11_combout\ & (\z18|sram~1541\ & \z18|sram~957_regout\ # !\z18|sram~1541\ & (P1L792Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1541\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~957_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1541\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1542\,
	regout => \z18|sram~829_regout\);

\z18|sram~1021\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1021_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1021_regout\);

\z18|sram~637\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~637_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~637_regout\);

\z18|sram~765\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1539\ = \z16|Mux29~19_combout\ & (P1L728Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~637_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~637_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1539\,
	regout => \z18|sram~765_regout\);

\z18|sram~893\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1540\ = \z16|Mux28~11_combout\ & (\z18|sram~1539\ & \z18|sram~1021_regout\ # !\z18|sram~1539\ & (P1L856Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1539\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1021_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1539\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1540\,
	regout => \z18|sram~893_regout\);

\z18|sram~1543\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1543_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1540\ # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~1542\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1542\,
	datac => \z18|sram~1540\,
	datad => \z16|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1543_combout\);

\z18|sram~1546\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1546_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1543_combout\ & (\z18|sram~1545\) # !\z18|sram~1543_combout\ & \z18|sram~1538\) # !\z16|Mux31~8_combout\ & (\z18|sram~1543_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1538\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1545\,
	datad => \z18|sram~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1546_combout\);

\z18|sram~285\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~285_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~285_regout\);

\z18|sram~189\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~189_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~189_regout\);

\z18|sram~221\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1547\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L184Q) # !\z16|Mux31~8_combout\ & \z18|sram~189_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~189_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1547\,
	regout => \z18|sram~221_regout\);

\z18|sram~253\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1548\ = \z16|Mux30~12_combout\ & (\z18|sram~1547\ & \z18|sram~285_regout\ # !\z18|sram~1547\ & (P1L216Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1547\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~285_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1547\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1548\,
	regout => \z18|sram~253_regout\);

\z18|sram~541\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~541_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~541_regout\);

\z18|sram~445\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~445_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~445_regout\);

\z18|sram~477\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1554\ = \z16|Mux31~8_combout\ & (P1L440Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~445_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~445_regout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1554\,
	regout => \z18|sram~477_regout\);

\z18|sram~509\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1555\ = \z16|Mux30~12_combout\ & (\z18|sram~1554\ & \z18|sram~541_regout\ # !\z18|sram~1554\ & (P1L472Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1554\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~541_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1554\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1555\,
	regout => \z18|sram~509_regout\);

\z18|sram~157\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~157_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~157_regout\);

\z18|sram~61\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~61_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[23]~54\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[23]~54\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~61_regout\);

\z18|sram~125\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1551\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L88Q) # !\z16|Mux30~12_combout\ & \z18|sram~61_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~61_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1551\,
	regout => \z18|sram~125_regout\);

\z18|sram~93\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1552\ = \z16|Mux31~8_combout\ & (\z18|sram~1551\ & \z18|sram~157_regout\ # !\z18|sram~1551\ & (P1L56Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1551\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~157_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1551\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1552\,
	regout => \z18|sram~93_regout\);

\z18|sram~413\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~413_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~413_regout\);

\z18|sram~317\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~317_regout\ = DFFEAS(\z8|rd2[23]~54\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[23]~54\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~317_regout\);

\z18|sram~381\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1549\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L344Q) # !\z16|Mux30~12_combout\ & \z18|sram~317_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~317_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1549\,
	regout => \z18|sram~381_regout\);

\z18|sram~349\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1550\ = \z16|Mux31~8_combout\ & (\z18|sram~1549\ & \z18|sram~413_regout\ # !\z18|sram~1549\ & (P1L312Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1549\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~413_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[23]~54\,
	datad => \z18|sram~1549\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1550\,
	regout => \z18|sram~349_regout\);

\z18|sram~1553\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1553_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1550\) # !\z16|Mux28~11_combout\ & \z18|sram~1552\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1552\,
	datad => \z18|sram~1550\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1553_combout\);

\z18|sram~1556\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1556_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1553_combout\ & (\z18|sram~1555\) # !\z18|sram~1553_combout\ & \z18|sram~1548\) # !\z16|Mux29~19_combout\ & (\z18|sram~1553_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1548\,
	datac => \z18|sram~1555\,
	datad => \z18|sram~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1556_combout\);

\z18|sram~1557\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1557_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1546_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1556_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1546_combout\,
	datad => \z18|sram~1556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1557_combout\);

\z5|y1[23]~205\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~205_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~143_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1557_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~143_combout\,
	datab => \z5|y1[10]~115_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~205_combout\);

\z16|result~23\ : cyclone_lcell
-- Equation(s):
-- \z16|result~23_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2371_combout\ & (\z4|y1[23]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2371_combout\,
	datad => \z4|y1[23]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~23_combout\);

\z16|result~55\ : cyclone_lcell
-- Equation(s):
-- \z16|result~55_combout\ = \z4|y1[23]~62_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2371_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2371_combout\,
	datad => \z4|y1[23]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~55_combout\);

\z16|ShiftLeft0~111\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~111_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~62_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8a80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftLeft0~62_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftLeft0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~111_combout\);

\z5|y1[23]~200\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~200_combout\ = \z5|y1[22]~156_combout\ & (\z5|y1[22]~157_combout\ & \z16|ShiftLeft0~47_combout\ # !\z5|y1[22]~157_combout\ & (!\z16|result~55_combout\)) # !\z5|y1[22]~156_combout\ & (!\z5|y1[22]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "858f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~156_combout\,
	datab => \z16|ShiftLeft0~47_combout\,
	datac => \z5|y1[22]~157_combout\,
	datad => \z16|result~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~200_combout\);

\z5|y1[23]~201\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~201_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[23]~200_combout\ & (\z16|ShiftLeft0~114_combout\) # !\z5|y1[23]~200_combout\ & \z16|ShiftLeft0~111_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[23]~200_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~111_combout\,
	datab => \z16|ShiftLeft0~114_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[23]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~201_combout\);

\z5|y1[23]~202\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~202_combout\ = !\z17|aluoper[3]~5_combout\ & (\z5|y1[23]~201_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[23]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~202_combout\);

\z5|y1[23]~203\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~203_combout\ = \z5|y1[5]~77_combout\ & (\z5|y1[5]~78_combout\ & \z5|y1[23]~202_combout\) # !\z5|y1[5]~77_combout\ & (\z16|result~55_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e545",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~77_combout\,
	datab => \z16|result~55_combout\,
	datac => \z5|y1[5]~78_combout\,
	datad => \z5|y1[23]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~203_combout\);

\z5|y1[23]~204\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[23]~204_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[23]~203_combout\ & \z16|result~23_combout\ # !\z5|y1[23]~203_combout\ & (\z16|ShiftRight0~115_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[23]~203_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~23_combout\,
	datab => \z5|y1[22]~155_combout\,
	datac => \z16|ShiftRight0~115_combout\,
	datad => \z5|y1[23]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[23]~204_combout\);

\rout2[23]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(23) = \z5|y1[10]~116_combout\ & (\z5|y1[23]~205_combout\ & (\z5|y1[23]~204_combout\) # !\z5|y1[23]~205_combout\ & \z16|result~87_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[23]~205_combout\)
-- \rout2[23]~reg0_regout\ = DFFEAS(\z5|y1\(23), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[10]~116_combout\,
	datab => \z16|result~87_combout\,
	datac => \z5|y1[23]~205_combout\,
	datad => \z5|y1[23]~204_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(23),
	regout => \rout2[23]~reg0_regout\);

\z8|mem~253\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1931\ = \z13|mem_initial~66\ & (\z8|mem~1930\ & (F1L188Q) # !\z8|mem~1930\ & \z8|mem~285_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1930\)
-- \z8|mem~253_regout\ = DFFEAS(\z8|mem~1931\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2339_combout\, \z5|y1\(23), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~285_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(23),
	datad => \z8|mem~1930\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2339_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1931\,
	regout => \z8|mem~253_regout\);

\z8|mem~1936\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1936_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~1933\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~1935\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1933\,
	datad => \z8|mem~1935\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1936_combout\);

\z8|mem~1939\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1939_combout\ = \z13|mem_initial~68\ & (\z8|mem~1936_combout\ & (\z8|mem~1938\) # !\z8|mem~1936_combout\ & \z8|mem~1931\) # !\z13|mem_initial~68\ & (\z8|mem~1936_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1931\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1938\,
	datad => \z8|mem~1936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1939_combout\);

\z8|mem~2371\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2371_combout\ = \z12|pc_out\(4) & (\z8|mem~1939_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~1939_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~1947_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~1939_combout\,
	datad => \z8|mem~1947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2371_combout\);

\z16|ShiftRight0~23\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~23_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2370_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2371_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2371_combout\,
	datad => \z8|mem~2370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~23_combout\);

\z16|ShiftRight0~25\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~25_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~23_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~23_combout\,
	datad => \z16|ShiftRight0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~25_combout\);

\z16|ShiftRight0~110\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~110_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~20_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~25_combout\,
	datad => \z16|ShiftRight0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~110_combout\);

\z16|ShiftRight0~146\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~146_combout\ = !\z16|ShiftLeft0~25_combout\ & (\z4|y1[0]~40_combout\ & (\z8|mem~2364_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2365_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2365_combout\,
	datab => \z8|mem~2364_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftLeft0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~146_combout\);

\z16|ShiftRight0~111\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~111_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~146_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftRight0~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftRight0~110_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~111_combout\);

\z16|result~54\ : cyclone_lcell
-- Equation(s):
-- \z16|result~54_combout\ = \z4|y1[22]~53_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2373_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[22]~53_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~54_combout\);

\z16|ShiftLeft0~107\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~107_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~58_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~76_combout\,
	datad => \z16|ShiftLeft0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~107_combout\);

\z16|ShiftLeft0~44\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~44_combout\ = \z16|ShiftLeft0~41_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~5_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~5_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~41_combout\,
	datad => \z16|ShiftLeft0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~44_combout\);

\z5|y1[22]~194\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~194_combout\ = \z5|y1[22]~157_combout\ & (\z5|y1[22]~156_combout\ & \z16|ShiftLeft0~44_combout\) # !\z5|y1[22]~157_combout\ & (!\z5|y1[22]~156_combout\ # !\z16|result~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b515",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~157_combout\,
	datab => \z16|result~54_combout\,
	datac => \z5|y1[22]~156_combout\,
	datad => \z16|ShiftLeft0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~194_combout\);

\z5|y1[22]~195\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~195_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[22]~194_combout\ & \z16|ShiftLeft0~110_combout\ # !\z5|y1[22]~194_combout\ & (\z16|ShiftLeft0~107_combout\)) # !\z16|Mux30~8_combout\ & (\z5|y1[22]~194_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~8_combout\,
	datab => \z16|ShiftLeft0~110_combout\,
	datac => \z16|ShiftLeft0~107_combout\,
	datad => \z5|y1[22]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~195_combout\);

\z5|y1[22]~196\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~196_combout\ = !\z17|aluoper[3]~5_combout\ & (\z5|y1[22]~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[22]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~196_combout\);

\z5|y1[22]~197\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~197_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[22]~196_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~54_combout\) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z16|result~54_combout\,
	datad => \z5|y1[22]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~197_combout\);

\z5|y1[22]~198\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~198_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[22]~197_combout\ & \z16|result~22_combout\ # !\z5|y1[22]~197_combout\ & (\z16|ShiftRight0~111_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[22]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~22_combout\,
	datab => \z5|y1[22]~155_combout\,
	datac => \z16|ShiftRight0~111_combout\,
	datad => \z5|y1[22]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~198_combout\);

\z18|sram~1020\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1020_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1020_regout\);

\z18|sram~892\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1516\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L855Q) # !\z16|Mux28~11_combout\ & \z18|sram~636_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~636_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1516\,
	regout => \z18|sram~892_regout\);

\z18|sram~764\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1517\ = \z18|sram~1516\ & (\z18|sram~1020_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1516\ & (P1L727Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1020_regout\,
	datab => \z18|sram~1516\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1517\,
	regout => \z18|sram~764_regout\);

\z18|sram~1052\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1052_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1052_regout\);

\z18|sram~668\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~668_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~668_regout\);

\z18|sram~796\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1523\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # P1L759Q) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & (\z18|sram~668_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~668_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1523\,
	regout => \z18|sram~796_regout\);

\z18|sram~924\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1524\ = \z18|sram~1523\ & (\z18|sram~1052_regout\ # !\z16|Mux28~11_combout\) # !\z18|sram~1523\ & (P1L887Q & \z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1052_regout\,
	datab => \z18|sram~1523\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1524\,
	regout => \z18|sram~924_regout\);

\z18|sram~956\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~956_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~956_regout\);

\z18|sram~572\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~572_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~572_regout\);

\z18|sram~828\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1520\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L791Q) # !\z16|Mux28~11_combout\ & \z18|sram~572_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~572_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1520\,
	regout => \z18|sram~828_regout\);

\z18|sram~700\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1521\ = \z16|Mux29~19_combout\ & (\z18|sram~1520\ & \z18|sram~956_regout\ # !\z18|sram~1520\ & (P1L663Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1520\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~956_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1520\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1521\,
	regout => \z18|sram~700_regout\);

\z18|sram~988\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~988_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~988_regout\);

\z18|sram~604\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~604_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~604_regout\);

\z18|sram~732\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1518\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L695Q) # !\z16|Mux29~19_combout\ & \z18|sram~604_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~604_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1518\,
	regout => \z18|sram~732_regout\);

\z18|sram~860\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1519\ = \z16|Mux28~11_combout\ & (\z18|sram~1518\ & \z18|sram~988_regout\ # !\z18|sram~1518\ & (P1L823Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1518\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~988_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1518\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1519\,
	regout => \z18|sram~860_regout\);

\z18|sram~1522\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1522_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1519\) # !\z16|Mux31~8_combout\ & \z18|sram~1521\ & !\z16|Mux30~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1521\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1519\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1522_combout\);

\z18|sram~1525\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1525_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1522_combout\ & (\z18|sram~1524\) # !\z18|sram~1522_combout\ & \z18|sram~1517\) # !\z16|Mux30~12_combout\ & (\z18|sram~1522_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1517\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1524\,
	datad => \z18|sram~1522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1525_combout\);

\z18|sram~412\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~412_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~412_regout\);

\z18|sram~316\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~316_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~316_regout\);

\z18|sram~348\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1526\ = \z16|Mux31~8_combout\ & (P1L311Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~316_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~316_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1526\,
	regout => \z18|sram~348_regout\);

\z18|sram~380\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1527\ = \z16|Mux30~12_combout\ & (\z18|sram~1526\ & \z18|sram~412_regout\ # !\z18|sram~1526\ & (P1L343Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1526\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~412_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1526\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1527\,
	regout => \z18|sram~380_regout\);

\z18|sram~540\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~540_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~540_regout\);

\z18|sram~444\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~444_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~444_regout\);

\z18|sram~508\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1533\ = \z16|Mux30~12_combout\ & (P1L471Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~444_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~444_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1533\,
	regout => \z18|sram~508_regout\);

\z18|sram~476\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1534\ = \z16|Mux31~8_combout\ & (\z18|sram~1533\ & \z18|sram~540_regout\ # !\z18|sram~1533\ & (P1L439Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1533\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~540_regout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1533\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1534\,
	regout => \z18|sram~476_regout\);

\z18|sram~284\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~284_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~284_regout\);

\z18|sram~188\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~188_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~188_regout\);

\z18|sram~252\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1528\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L215Q) # !\z16|Mux30~12_combout\ & \z18|sram~188_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~188_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1528\,
	regout => \z18|sram~252_regout\);

\z18|sram~220\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1529\ = \z16|Mux31~8_combout\ & (\z18|sram~1528\ & \z18|sram~284_regout\ # !\z18|sram~1528\ & (P1L183Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1528\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~284_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1528\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1529\,
	regout => \z18|sram~220_regout\);

\z18|sram~156\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~156_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[22]~45\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[22]~45\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~156_regout\);

\z18|sram~60\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~60_regout\ = DFFEAS(\z8|rd2[22]~45\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[22]~45\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~60_regout\);

\z18|sram~92\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1530\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L55Q) # !\z16|Mux31~8_combout\ & \z18|sram~60_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~60_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1530\,
	regout => \z18|sram~92_regout\);

\z18|sram~124\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1531\ = \z16|Mux30~12_combout\ & (\z18|sram~1530\ & \z18|sram~156_regout\ # !\z18|sram~1530\ & (P1L87Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1530\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~156_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[22]~45\,
	datad => \z18|sram~1530\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1531\,
	regout => \z18|sram~124_regout\);

\z18|sram~1532\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1532_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # \z18|sram~1529\) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & (\z18|sram~1531\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1529\,
	datad => \z18|sram~1531\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1532_combout\);

\z18|sram~1535\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1535_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1532_combout\ & (\z18|sram~1534\) # !\z18|sram~1532_combout\ & \z18|sram~1527\) # !\z16|Mux28~11_combout\ & (\z18|sram~1532_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1527\,
	datac => \z18|sram~1534\,
	datad => \z18|sram~1532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1535_combout\);

\z18|sram~1536\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1536_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1525_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1535_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1525_combout\,
	datad => \z18|sram~1535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1536_combout\);

\z5|y1[22]~199\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[22]~199_combout\ = \z5|y1[10]~285_combout\ & \z16|Add0~141_combout\ & !\z5|y1[10]~115_combout\ # !\z5|y1[10]~285_combout\ & (\z5|y1[10]~115_combout\ # \z18|sram~1536_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5d58",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~285_combout\,
	datab => \z16|Add0~141_combout\,
	datac => \z5|y1[10]~115_combout\,
	datad => \z18|sram~1536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[22]~199_combout\);

\rout2[22]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(22) = \z5|y1[10]~116_combout\ & (\z5|y1[22]~199_combout\ & (\z5|y1[22]~198_combout\) # !\z5|y1[22]~199_combout\ & \z16|result~86_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[22]~199_combout\)
-- \rout2[22]~reg0_regout\ = DFFEAS(\z5|y1\(22), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~86_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z5|y1[22]~198_combout\,
	datad => \z5|y1[22]~199_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(22),
	regout => \rout2[22]~reg0_regout\);

\z8|mem~508\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1974\ = \z13|mem_initial~64_combout\ & (\z8|mem~1973\ & (F1L443Q) # !\z8|mem~1973\ & \z8|mem~444_regout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1973\)
-- \z8|mem~508_regout\ = DFFEAS(\z8|mem~1974\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2349_combout\, \z5|y1\(22), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~444_regout\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z5|y1\(22),
	datad => \z8|mem~1973\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1974\,
	regout => \z8|mem~508_regout\);

\z8|mem~1971\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1971_combout\ = \z8|mem~1970\ & (\z8|mem~124_regout\ # !\z13|mem_initial~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~124_regout\,
	datad => \z8|mem~1970\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1971_combout\);

\z8|mem~1972\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1972_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~1969\) # !\z13|mem_initial~68\ & !\z13|mem_initial~70\ & \z8|mem~1971_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~1971_combout\,
	datad => \z8|mem~1969\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1972_combout\);

\z8|mem~1975\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1975_combout\ = \z8|mem~1972_combout\ & (\z8|mem~1974\ # !\z13|mem_initial~70\) # !\z8|mem~1972_combout\ & (\z13|mem_initial~70\ & \z8|mem~1967\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1974\,
	datab => \z8|mem~1972_combout\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~1967\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1975_combout\);

\z8|mem~2373\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2373_combout\ = \z12|pc_out\(4) & (\z8|mem~1975_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~1975_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~1983_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~1975_combout\,
	datad => \z8|mem~1983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2373_combout\);

\z16|ShiftLeft0~108\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~108_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2376_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2373_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2373_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~108_combout\);

\z16|ShiftLeft0~109\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~109_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~104_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftLeft0~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftLeft0~108_combout\,
	datac => \z16|ShiftLeft0~104_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~109_combout\);

\z16|ShiftLeft0~110\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~110_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~93_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~109_combout\,
	datad => \z16|ShiftLeft0~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~110_combout\);

\z5|y1[31]~266\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~266_combout\ = \z4|y1[2]~42_combout\ # \z4|y1[0]~40_combout\ & !\z4|y1[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~266_combout\);

\z5|y1[30]~267\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~267_combout\ = \z16|ShiftLeft0~25_combout\ & \z5|y1[31]~266_combout\ # !\z16|ShiftLeft0~25_combout\ & (\z5|y1[31]~266_combout\ & (\z8|rd1[29]~49_combout\) # !\z5|y1[31]~266_combout\ & \z8|rd1[30]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~25_combout\,
	datab => \z5|y1[31]~266_combout\,
	datac => \z8|rd1[30]~50_combout\,
	datad => \z8|rd1[29]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~267_combout\);

\z5|y1[30]~268\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~268_combout\ = \z16|ShiftLeft0~25_combout\ & (\z5|y1[30]~267_combout\ & (\z16|ShiftLeft0~123_combout\) # !\z5|y1[30]~267_combout\ & \z16|ShiftLeft0~128_combout\) # !\z16|ShiftLeft0~25_combout\ & (\z5|y1[30]~267_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~25_combout\,
	datab => \z16|ShiftLeft0~128_combout\,
	datac => \z16|ShiftLeft0~123_combout\,
	datad => \z5|y1[30]~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~268_combout\);

\z5|y1[30]~269\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~269_combout\ = \z5|y1[22]~156_combout\ & (\z5|y1[22]~157_combout\ & (\z16|ShiftLeft0~78_combout\) # !\z5|y1[22]~157_combout\ & !\z16|result~62_combout\) # !\z5|y1[22]~156_combout\ & (!\z5|y1[22]~157_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c707",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~62_combout\,
	datab => \z5|y1[22]~156_combout\,
	datac => \z5|y1[22]~157_combout\,
	datad => \z16|ShiftLeft0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~269_combout\);

\z5|y1[30]~270\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~270_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[30]~269_combout\ & (\z5|y1[30]~268_combout\) # !\z5|y1[30]~269_combout\ & \z16|ShiftLeft0~110_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[30]~269_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~8_combout\,
	datab => \z16|ShiftLeft0~110_combout\,
	datac => \z5|y1[30]~268_combout\,
	datad => \z5|y1[30]~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~270_combout\);

\z5|y1[30]~271\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~271_combout\ = !\z17|aluoper[3]~5_combout\ & (\z5|y1[30]~270_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[30]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~271_combout\);

\z5|y1[30]~272\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~272_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[30]~271_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~62_combout\) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z16|result~62_combout\,
	datad => \z5|y1[30]~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~272_combout\);

\z5|y1[30]~273\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~273_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[30]~272_combout\ & \z16|result~30_combout\ # !\z5|y1[30]~272_combout\ & (\z16|ShiftRight0~135_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[30]~272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~30_combout\,
	datab => \z16|ShiftRight0~135_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z5|y1[30]~272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~273_combout\);

\z16|result~94\ : cyclone_lcell
-- Equation(s):
-- \z16|result~94_combout\ = \z4|y1[30]~57_combout\ $ \z8|rd1[30]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[30]~57_combout\,
	datad => \z8|rd1[30]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~94_combout\);

\z16|Add0~198\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~198_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[30]~57_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[30]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "005e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z4|y1[30]~57_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~198_combout\);

\z16|Add0~157\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~157_combout\ = \z16|Add0~198_combout\ $ \z8|rd1[30]~50_combout\ $ \z16|Add0~156\
-- \z16|Add0~158\ = CARRY(\z16|Add0~198_combout\ & !\z8|rd1[30]~50_combout\ & !\z16|Add0~156\ # !\z16|Add0~198_combout\ & (!\z16|Add0~156\ # !\z8|rd1[30]~50_combout\))
-- \z16|Add0~158COUT1_275\ = CARRY(\z16|Add0~198_combout\ & !\z8|rd1[30]~50_combout\ & !\z16|Add0~156\ # !\z16|Add0~198_combout\ & (!\z16|Add0~156\ # !\z8|rd1[30]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~198_combout\,
	datab => \z8|rd1[30]~50_combout\,
	cin => \z16|Add0~156\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~157_combout\,
	cout0 => \z16|Add0~158\,
	cout1 => \z16|Add0~158COUT1_275\);

\z18|sram~1060\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1060_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1060_regout\);

\z18|sram~676\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~676_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~676_regout\);

\z18|sram~804\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1685\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L767Q) # !\z16|Mux29~19_combout\ & \z18|sram~676_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~676_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1685\,
	regout => \z18|sram~804_regout\);

\z18|sram~932\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1686\ = \z16|Mux28~11_combout\ & (\z18|sram~1685\ & \z18|sram~1060_regout\ # !\z18|sram~1685\ & (P1L895Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1685\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1060_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1685\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1686\,
	regout => \z18|sram~932_regout\);

\z18|sram~1028\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1028_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1028_regout\);

\z18|sram~900\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1678\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L863Q) # !\z16|Mux28~11_combout\ & \z18|sram~644_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~644_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1678\,
	regout => \z18|sram~900_regout\);

\z18|sram~772\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1679\ = \z16|Mux29~19_combout\ & (\z18|sram~1678\ & \z18|sram~1028_regout\ # !\z18|sram~1678\ & (P1L735Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1678\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1028_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1678\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1679\,
	regout => \z18|sram~772_regout\);

\z18|sram~964\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~964_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~964_regout\);

\z18|sram~580\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~580_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~580_regout\);

\z18|sram~836\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1682\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L799Q) # !\z16|Mux28~11_combout\ & \z18|sram~580_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~580_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1682\,
	regout => \z18|sram~836_regout\);

\z18|sram~708\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1683\ = \z16|Mux29~19_combout\ & (\z18|sram~1682\ & \z18|sram~964_regout\ # !\z18|sram~1682\ & (P1L671Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1682\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~964_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1682\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1683\,
	regout => \z18|sram~708_regout\);

\z18|sram~996\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~996_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~996_regout\);

\z18|sram~612\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~612_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~612_regout\);

\z18|sram~740\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1680\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L703Q) # !\z16|Mux29~19_combout\ & \z18|sram~612_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~612_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1680\,
	regout => \z18|sram~740_regout\);

\z18|sram~868\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1681\ = \z16|Mux28~11_combout\ & (\z18|sram~1680\ & \z18|sram~996_regout\ # !\z18|sram~1680\ & (P1L831Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1680\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~996_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1680\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1681\,
	regout => \z18|sram~868_regout\);

\z18|sram~1684\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1684_combout\ = \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (\z18|sram~1681\) # !\z16|Mux31~8_combout\ & \z18|sram~1683\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1683\,
	datad => \z18|sram~1681\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1684_combout\);

\z18|sram~1687\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1687_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1684_combout\ & \z18|sram~1686\ # !\z18|sram~1684_combout\ & (\z18|sram~1679\)) # !\z16|Mux30~12_combout\ & (\z18|sram~1684_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1686\,
	datac => \z18|sram~1679\,
	datad => \z18|sram~1684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1687_combout\);

\z18|sram~548\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~548_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~548_regout\);

\z18|sram~452\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~452_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~452_regout\);

\z18|sram~516\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1695\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L479Q) # !\z16|Mux30~12_combout\ & \z18|sram~452_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~452_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1695\,
	regout => \z18|sram~516_regout\);

\z18|sram~484\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1696\ = \z16|Mux31~8_combout\ & (\z18|sram~1695\ & \z18|sram~548_regout\ # !\z18|sram~1695\ & (P1L447Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1695\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~548_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1695\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1696\,
	regout => \z18|sram~484_regout\);

\z18|sram~420\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~420_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~420_regout\);

\z18|sram~324\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~324_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~324_regout\);

\z18|sram~356\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1688\ = \z16|Mux31~8_combout\ & (P1L319Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~324_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~324_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1688\,
	regout => \z18|sram~356_regout\);

\z18|sram~388\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1689\ = \z16|Mux30~12_combout\ & (\z18|sram~1688\ & \z18|sram~420_regout\ # !\z18|sram~1688\ & (P1L351Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1688\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~420_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1688\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1689\,
	regout => \z18|sram~388_regout\);

\z18|sram~164\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~164_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~164_regout\);

\z18|sram~68\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~68_regout\ = DFFEAS(\z8|rd2[30]~49\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[30]~49\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~68_regout\);

\z18|sram~100\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1692\ = \z16|Mux31~8_combout\ & (P1L63Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~68_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~68_regout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1692\,
	regout => \z18|sram~100_regout\);

\z18|sram~132\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1693\ = \z16|Mux30~12_combout\ & (\z18|sram~1692\ & \z18|sram~164_regout\ # !\z18|sram~1692\ & (P1L95Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1692\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~164_regout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1692\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1693\,
	regout => \z18|sram~132_regout\);

\z18|sram~292\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~292_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~292_regout\);

\z18|sram~196\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~196_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[30]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[30]~49\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~196_regout\);

\z18|sram~260\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1690\ = \z16|Mux30~12_combout\ & (P1L223Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~196_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~196_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1690\,
	regout => \z18|sram~260_regout\);

\z18|sram~228\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1691\ = \z16|Mux31~8_combout\ & (\z18|sram~1690\ & \z18|sram~292_regout\ # !\z18|sram~1690\ & (P1L191Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1690\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~292_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[30]~49\,
	datad => \z18|sram~1690\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1691\,
	regout => \z18|sram~228_regout\);

\z18|sram~1694\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1694_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1691\) # !\z16|Mux29~19_combout\ & \z18|sram~1693\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1693\,
	datad => \z18|sram~1691\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1694_combout\);

\z18|sram~1697\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1697_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1694_combout\ & \z18|sram~1696\ # !\z18|sram~1694_combout\ & (\z18|sram~1689\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1694_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1696\,
	datac => \z18|sram~1689\,
	datad => \z18|sram~1694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1697_combout\);

\z18|sram~1698\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1698_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1687_combout\) # !\z16|Mux27~9_combout\ & (\z18|sram~1697_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|sram~1687_combout\,
	datad => \z18|sram~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1698_combout\);

\z5|y1[30]~274\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[30]~274_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~157_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1698_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~157_combout\,
	datad => \z18|sram~1698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[30]~274_combout\);

\rout2[30]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(30) = \z5|y1[10]~116_combout\ & (\z5|y1[30]~274_combout\ & \z5|y1[30]~273_combout\ # !\z5|y1[30]~274_combout\ & (\z16|result~94_combout\)) # !\z5|y1[10]~116_combout\ & (\z5|y1[30]~274_combout\)
-- \rout2[30]~reg0_regout\ = DFFEAS(\z5|y1\(30), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[10]~116_combout\,
	datab => \z5|y1[30]~273_combout\,
	datac => \z16|result~94_combout\,
	datad => \z5|y1[30]~274_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(30),
	regout => \rout2[30]~reg0_regout\);

\z8|mem~644\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~644_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2359_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(30),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~644_regout\);

\z8|mem~772\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1837\ = \z13|mem_initial~68\ & (F1L707Q # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & \z8|mem~644_regout\ & (!\z13|mem_initial~70\)
-- \z8|mem~772_regout\ = DFFEAS(\z8|mem~1837\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2358_combout\, \z5|y1\(30), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~644_regout\,
	datac => \z5|y1\(30),
	datad => \z13|mem_initial~70\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1837\,
	regout => \z8|mem~772_regout\);

\z8|mem~1838\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1838_combout\ = \z13|mem_initial~70\ & (\z8|mem~1837\ & \z8|mem~1028_regout\ # !\z8|mem~1837\ & (\z8|mem~900_regout\)) # !\z13|mem_initial~70\ & (\z8|mem~1837\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1028_regout\,
	datab => \z8|mem~900_regout\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~1837\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1838_combout\);

\z8|mem~1836\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1836_combout\ = \z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ # \z8|mem~1833\) # !\z13|mem_initial~64_combout\ & \z8|mem~1835\ & !\z13|mem_initial~66\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1835\,
	datac => \z13|mem_initial~66\,
	datad => \z8|mem~1833\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1836_combout\);

\z8|mem~1839\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1839_combout\ = \z13|mem_initial~66\ & (\z8|mem~1836_combout\ & \z8|mem~1838_combout\ # !\z8|mem~1836_combout\ & (\z8|mem~2423\)) # !\z13|mem_initial~66\ & (\z8|mem~1836_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~1838_combout\,
	datac => \z8|mem~2423\,
	datad => \z8|mem~1836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1839_combout\);

\z8|mem~2365\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2365_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~1831_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & (\z8|mem~1831_combout\) # !\z12|pc_out\(4) & \z8|mem~1839_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~1839_combout\,
	datad => \z8|mem~1831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2365_combout\);

\z16|ShiftRight0~16\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~16_combout\ = \z4|y1[0]~40_combout\ & \z8|mem~2364_combout\ # !\z4|y1[0]~40_combout\ & (\z8|mem~2365_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2364_combout\,
	datac => \z8|mem~2365_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~16_combout\);

\z16|ShiftRight0~90\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~90_combout\ = \z4|y1[0]~40_combout\ & (\z8|mem~2366_combout\) # !\z4|y1[0]~40_combout\ & (\z8|mem~2368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z8|mem~2366_combout\,
	datad => \z8|mem~2368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~90_combout\);

\z16|ShiftRight0~91\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~91_combout\ = \z4|y1[1]~41_combout\ & \z16|ShiftRight0~16_combout\ # !\z4|y1[1]~41_combout\ & (\z16|ShiftRight0~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftRight0~16_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z16|ShiftRight0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~91_combout\);

\z16|ShiftRight0~93\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~93_combout\ = \z4|y1[2]~42_combout\ & (\z4|y1[3]~43_combout\ & \z16|ShiftRight0~91_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftRight0~91_combout\,
	datad => \z16|ShiftRight0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~93_combout\);

\z16|ShiftRight0~96\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~96_combout\ = !\z4|y1[2]~42_combout\ & (\z4|y1[3]~43_combout\ & \z16|ShiftRight0~94_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~94_combout\,
	datad => \z16|ShiftRight0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~96_combout\);

\z16|ShiftRight0~138\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~138_combout\ = \z8|Equal0~1_combout\ & (\z16|ShiftRight0~93_combout\ # \z16|ShiftRight0~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a8a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftRight0~93_combout\,
	datac => \z16|ShiftRight0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~138_combout\);

\z16|result~48\ : cyclone_lcell
-- Equation(s):
-- \z16|result~48_combout\ = \z4|y1[16]~49_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2327_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[16]~49_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2327_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~48_combout\);

\z16|ShiftLeft0~84\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~84_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~32_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~49_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~32_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~84_combout\);

\z16|ShiftLeft0~28\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~28_combout\ = !\z4|y1[2]~42_combout\ & !\z4|y1[3]~43_combout\ & \z8|mem~2361_combout\ & \z16|ShiftLeft0~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z8|mem~2361_combout\,
	datad => \z16|ShiftLeft0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~28_combout\);

\z5|y1[16]~158\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~158_combout\ = \z5|y1[22]~157_combout\ & (\z16|ShiftLeft0~28_combout\ & \z5|y1[22]~156_combout\) # !\z5|y1[22]~157_combout\ & (!\z5|y1[22]~156_combout\ # !\z16|result~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c50f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~48_combout\,
	datab => \z16|ShiftLeft0~28_combout\,
	datac => \z5|y1[22]~157_combout\,
	datad => \z5|y1[22]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~158_combout\);

\z5|y1[16]~159\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~159_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[16]~158_combout\ & (\z16|ShiftLeft0~86_combout\) # !\z5|y1[16]~158_combout\ & \z16|ShiftLeft0~84_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[16]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~84_combout\,
	datab => \z16|ShiftLeft0~86_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[16]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~159_combout\);

\z5|y1[16]~160\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~160_combout\ = !\z17|aluoper[3]~5_combout\ & \z5|y1[16]~159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z5|y1[16]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~160_combout\);

\z5|y1[16]~161\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~161_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[16]~160_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~48_combout\) # !\z5|y1[5]~78_combout\ & !\z5|y1[5]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b931",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z16|result~48_combout\,
	datad => \z5|y1[16]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~161_combout\);

\z5|y1[16]~162\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~162_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[16]~161_combout\ & \z16|result~16_combout\ # !\z5|y1[16]~161_combout\ & (\z16|ShiftRight0~138_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[16]~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~155_combout\,
	datab => \z16|result~16_combout\,
	datac => \z16|ShiftRight0~138_combout\,
	datad => \z5|y1[16]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~162_combout\);

\z18|sram~886\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1390\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L849Q) # !\z16|Mux28~11_combout\ & \z18|sram~630_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~630_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1390\,
	regout => \z18|sram~886_regout\);

\z18|sram~1014\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1014_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1014_regout\);

\z18|sram~758\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1391\ = \z18|sram~1390\ & (\z18|sram~1014_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1390\ & (P1L721Q & \z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1390\,
	datab => \z18|sram~1014_regout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1391\,
	regout => \z18|sram~758_regout\);

\z18|sram~1046\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1046_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1046_regout\);

\z18|sram~662\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~662_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~662_regout\);

\z18|sram~790\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1397\ = \z16|Mux29~19_combout\ & (P1L753Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~662_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~662_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1397\,
	regout => \z18|sram~790_regout\);

\z18|sram~918\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1398\ = \z16|Mux28~11_combout\ & (\z18|sram~1397\ & \z18|sram~1046_regout\ # !\z18|sram~1397\ & (P1L881Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1397\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1046_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1397\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1398\,
	regout => \z18|sram~918_regout\);

\z18|sram~982\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~982_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~982_regout\);

\z18|sram~598\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~598_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~598_regout\);

\z18|sram~726\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1392\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L689Q) # !\z16|Mux29~19_combout\ & \z18|sram~598_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~598_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1392\,
	regout => \z18|sram~726_regout\);

\z18|sram~854\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1393\ = \z16|Mux28~11_combout\ & (\z18|sram~1392\ & \z18|sram~982_regout\ # !\z18|sram~1392\ & (P1L817Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1392\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~982_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1392\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1393\,
	regout => \z18|sram~854_regout\);

\z18|sram~950\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~950_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~950_regout\);

\z18|sram~566\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~566_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~566_regout\);

\z18|sram~822\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1394\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L785Q) # !\z16|Mux28~11_combout\ & \z18|sram~566_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~566_regout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1394\,
	regout => \z18|sram~822_regout\);

\z18|sram~694\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1395\ = \z16|Mux29~19_combout\ & (\z18|sram~1394\ & \z18|sram~950_regout\ # !\z18|sram~1394\ & (P1L657Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1394\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~950_regout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1394\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1395\,
	regout => \z18|sram~694_regout\);

\z18|sram~1396\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1396_combout\ = \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & \z18|sram~1393\ # !\z16|Mux31~8_combout\ & (\z18|sram~1395\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1393\,
	datad => \z18|sram~1395\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1396_combout\);

\z18|sram~1399\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1399_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1396_combout\ & (\z18|sram~1398\) # !\z18|sram~1396_combout\ & \z18|sram~1391\) # !\z16|Mux30~12_combout\ & (\z18|sram~1396_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1391\,
	datac => \z18|sram~1398\,
	datad => \z18|sram~1396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1399_combout\);

\z18|sram~406\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~406_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~406_regout\);

\z18|sram~310\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~310_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~310_regout\);

\z18|sram~342\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1400\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L305Q) # !\z16|Mux31~8_combout\ & \z18|sram~310_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~310_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1400\,
	regout => \z18|sram~342_regout\);

\z18|sram~374\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1401\ = \z16|Mux30~12_combout\ & (\z18|sram~1400\ & \z18|sram~406_regout\ # !\z18|sram~1400\ & (P1L337Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1400\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~406_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1400\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1401\,
	regout => \z18|sram~374_regout\);

\z18|sram~534\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~534_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~534_regout\);

\z18|sram~438\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~438_regout\ = DFFEAS(\z8|rd2[16]~41\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[16]~41\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~438_regout\);

\z18|sram~502\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1407\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L465Q) # !\z16|Mux30~12_combout\ & \z18|sram~438_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~438_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1407\,
	regout => \z18|sram~502_regout\);

\z18|sram~470\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1408\ = \z16|Mux31~8_combout\ & (\z18|sram~1407\ & \z18|sram~534_regout\ # !\z18|sram~1407\ & (P1L433Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1407\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~534_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1407\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1408\,
	regout => \z18|sram~470_regout\);

\z18|sram~150\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~150_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~150_regout\);

\z18|sram~54\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~54_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~54_regout\);

\z18|sram~86\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1404\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L49Q) # !\z16|Mux31~8_combout\ & \z18|sram~54_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~54_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1404\,
	regout => \z18|sram~86_regout\);

\z18|sram~118\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1405\ = \z16|Mux30~12_combout\ & (\z18|sram~1404\ & \z18|sram~150_regout\ # !\z18|sram~1404\ & (P1L81Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1404\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~150_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1404\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1405\,
	regout => \z18|sram~118_regout\);

\z18|sram~278\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~278_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~278_regout\);

\z18|sram~182\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~182_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[16]~41\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[16]~41\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~182_regout\);

\z18|sram~246\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1402\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L209Q) # !\z16|Mux30~12_combout\ & \z18|sram~182_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~182_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1402\,
	regout => \z18|sram~246_regout\);

\z18|sram~214\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1403\ = \z16|Mux31~8_combout\ & (\z18|sram~1402\ & \z18|sram~278_regout\ # !\z18|sram~1402\ & (P1L177Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1402\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~278_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[16]~41\,
	datad => \z18|sram~1402\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1403\,
	regout => \z18|sram~214_regout\);

\z18|sram~1406\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1406_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1403\) # !\z16|Mux29~19_combout\ & \z18|sram~1405\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1405\,
	datad => \z18|sram~1403\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1406_combout\);

\z18|sram~1409\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1409_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1406_combout\ & (\z18|sram~1408\) # !\z18|sram~1406_combout\ & \z18|sram~1401\) # !\z16|Mux28~11_combout\ & (\z18|sram~1406_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1401\,
	datac => \z18|sram~1408\,
	datad => \z18|sram~1406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1409_combout\);

\z18|sram~1410\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1410_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1399_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1409_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1399_combout\,
	datad => \z18|sram~1409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1410_combout\);

\z5|y1[16]~163\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[16]~163_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~129_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1410_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~129_combout\,
	datad => \z18|sram~1410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[16]~163_combout\);

\rout2[16]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(16) = \z5|y1[10]~116_combout\ & (\z5|y1[16]~163_combout\ & (\z5|y1[16]~162_combout\) # !\z5|y1[16]~163_combout\ & \z16|result~80_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[16]~163_combout\)
-- \rout2[16]~reg0_regout\ = DFFEAS(\z5|y1\(16), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~80_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z5|y1[16]~162_combout\,
	datad => \z5|y1[16]~163_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(16),
	regout => \rout2[16]~reg0_regout\);

\z8|mem~2243\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2243_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~2240\) # !\z13|mem_initial~68\ & !\z13|mem_initial~70\ & \z8|mem~2242\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2242\,
	datad => \z8|mem~2240\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2243_combout\);

\z8|mem~2246\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2246_combout\ = \z13|mem_initial~70\ & (\z8|mem~2243_combout\ & \z8|mem~2245\ # !\z8|mem~2243_combout\ & (\z8|mem~2238\)) # !\z13|mem_initial~70\ & (\z8|mem~2243_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2245\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2238\,
	datad => \z8|mem~2243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2246_combout\);

\z16|ShiftRight0~38\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~38_combout\ = \z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2246_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|mem~2246_combout\,
	datad => \z8|mem~2254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~38_combout\);

\z16|ShiftLeft0~97\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~97_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~38_combout\ # \z16|ShiftRight0~141_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~38_combout\,
	datac => \z16|ShiftRight0~141_combout\,
	datad => \z16|ShiftLeft0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~97_combout\);

\z16|ShiftLeft0~113\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~113_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~108_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~112_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~112_combout\,
	datad => \z16|ShiftLeft0~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~113_combout\);

\z16|ShiftLeft0~114\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~114_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~97_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~97_combout\,
	datad => \z16|ShiftLeft0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~114_combout\);

\z5|y1[31]~275\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~275_combout\ = \z16|ShiftLeft0~25_combout\ & (\z5|y1[31]~266_combout\ # \z16|ShiftLeft0~130_combout\) # !\z16|ShiftLeft0~25_combout\ & !\z5|y1[31]~266_combout\ & \z8|rd1[31]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~25_combout\,
	datab => \z5|y1[31]~266_combout\,
	datac => \z8|rd1[31]~51_combout\,
	datad => \z16|ShiftLeft0~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~275_combout\);

\z5|y1[31]~276\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~276_combout\ = \z5|y1[31]~266_combout\ & (\z5|y1[31]~275_combout\ & \z16|ShiftLeft0~126_combout\ # !\z5|y1[31]~275_combout\ & (\z8|rd1[30]~50_combout\)) # !\z5|y1[31]~266_combout\ & (\z5|y1[31]~275_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~126_combout\,
	datab => \z5|y1[31]~266_combout\,
	datac => \z8|rd1[30]~50_combout\,
	datad => \z5|y1[31]~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~276_combout\);

\z5|y1[31]~277\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~277_combout\ = \z5|y1[22]~157_combout\ & (\z16|ShiftLeft0~83_combout\ & \z5|y1[22]~156_combout\) # !\z5|y1[22]~157_combout\ & (!\z5|y1[22]~156_combout\ # !\z16|result~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c50f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~63_combout\,
	datab => \z16|ShiftLeft0~83_combout\,
	datac => \z5|y1[22]~157_combout\,
	datad => \z5|y1[22]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~277_combout\);

\z5|y1[31]~278\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~278_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[31]~277_combout\ & (\z5|y1[31]~276_combout\) # !\z5|y1[31]~277_combout\ & \z16|ShiftLeft0~114_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[31]~277_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~114_combout\,
	datab => \z5|y1[31]~276_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[31]~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~278_combout\);

\z5|y1[31]~279\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~279_combout\ = !\z17|aluoper[3]~5_combout\ & \z5|y1[31]~278_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[31]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~279_combout\);

\z5|y1[31]~280\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~280_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[31]~279_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~63_combout\) # !\z5|y1[5]~78_combout\ & (!\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ad0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z16|result~63_combout\,
	datac => \z5|y1[5]~77_combout\,
	datad => \z5|y1[31]~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~280_combout\);

\z5|y1[31]~281\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~281_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[31]~280_combout\ & (\z16|result~31_combout\) # !\z5|y1[31]~280_combout\ & \z16|ShiftRight0~137_combout\) # !\z5|y1[22]~155_combout\ & (\z5|y1[31]~280_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~137_combout\,
	datab => \z16|result~31_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z5|y1[31]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~281_combout\);

\z16|Add0~199\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~199_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[31]~48_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[31]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1154",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z4|y1[31]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~199_combout\);

\z16|Add0~159\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~159_combout\ = \z8|rd1[31]~51_combout\ $ (!\z16|Add0~156\ & \z16|Add0~158\) # (\z16|Add0~156\ & \z16|Add0~158COUT1_275\) $ !\z16|Add0~199_combout\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3cc3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|rd1[31]~51_combout\,
	datad => \z16|Add0~199_combout\,
	cin => \z16|Add0~156\,
	cin0 => \z16|Add0~158\,
	cin1 => \z16|Add0~158COUT1_275\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~159_combout\);

\z18|sram~997\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~997_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~997_regout\);

\z18|sram~869\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1699\ = \z16|Mux28~11_combout\ & (P1L832Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~613_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~613_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1699\,
	regout => \z18|sram~869_regout\);

\z18|sram~741\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1700\ = \z16|Mux29~19_combout\ & (\z18|sram~1699\ & \z18|sram~997_regout\ # !\z18|sram~1699\ & (P1L704Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1699\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~997_regout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1699\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1700\,
	regout => \z18|sram~741_regout\);

\z18|sram~1061\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1061_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1061_regout\);

\z18|sram~677\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~677_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~677_regout\);

\z18|sram~933\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1706\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L896Q) # !\z16|Mux28~11_combout\ & \z18|sram~677_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~677_regout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1706\,
	regout => \z18|sram~933_regout\);

\z18|sram~805\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1707\ = \z16|Mux29~19_combout\ & (\z18|sram~1706\ & \z18|sram~1061_regout\ # !\z18|sram~1706\ & (P1L768Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1706\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1061_regout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1706\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1707\,
	regout => \z18|sram~805_regout\);

\z18|sram~965\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~965_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~965_regout\);

\z18|sram~581\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~581_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~581_regout\);

\z18|sram~709\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1703\ = \z16|Mux29~19_combout\ & (P1L672Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~581_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~581_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1703\,
	regout => \z18|sram~709_regout\);

\z18|sram~837\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1704\ = \z16|Mux28~11_combout\ & (\z18|sram~1703\ & \z18|sram~965_regout\ # !\z18|sram~1703\ & (P1L800Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1703\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~965_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1703\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1704\,
	regout => \z18|sram~837_regout\);

\z18|sram~1029\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1029_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1029_regout\);

\z18|sram~645\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~645_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~645_regout\);

\z18|sram~773\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1701\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L736Q) # !\z16|Mux29~19_combout\ & \z18|sram~645_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~645_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1701\,
	regout => \z18|sram~773_regout\);

\z18|sram~901\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1702\ = \z16|Mux28~11_combout\ & (\z18|sram~1701\ & \z18|sram~1029_regout\ # !\z18|sram~1701\ & (P1L864Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1701\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1029_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1701\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1702\,
	regout => \z18|sram~901_regout\);

\z18|sram~1705\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1705_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1702\) # !\z16|Mux30~12_combout\ & \z18|sram~1704\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1704\,
	datab => \z16|Mux31~8_combout\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1702\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1705_combout\);

\z18|sram~1708\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1708_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1705_combout\ & (\z18|sram~1707\) # !\z18|sram~1705_combout\ & \z18|sram~1700\) # !\z16|Mux31~8_combout\ & (\z18|sram~1705_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1700\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1707\,
	datad => \z18|sram~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1708_combout\);

\z18|sram~293\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~293_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~293_regout\);

\z18|sram~197\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~197_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~197_regout\);

\z18|sram~229\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1709\ = \z16|Mux31~8_combout\ & (P1L192Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~197_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~197_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1709\,
	regout => \z18|sram~229_regout\);

\z18|sram~261\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1710\ = \z16|Mux30~12_combout\ & (\z18|sram~1709\ & \z18|sram~293_regout\ # !\z18|sram~1709\ & (P1L224Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1709\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~293_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1709\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1710\,
	regout => \z18|sram~261_regout\);

\z18|sram~549\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~549_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[31]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[31]~40\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~549_regout\);

\z18|sram~453\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~453_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~453_regout\);

\z18|sram~485\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1716\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L448Q) # !\z16|Mux31~8_combout\ & \z18|sram~453_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~453_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1716\,
	regout => \z18|sram~485_regout\);

\z18|sram~517\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1717\ = \z16|Mux30~12_combout\ & (\z18|sram~1716\ & \z18|sram~549_regout\ # !\z18|sram~1716\ & (P1L480Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1716\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~549_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1716\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1717\,
	regout => \z18|sram~517_regout\);

\z18|sram~165\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~165_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~165_regout\);

\z18|sram~69\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~69_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~69_regout\);

\z18|sram~133\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1713\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L96Q) # !\z16|Mux30~12_combout\ & \z18|sram~69_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~69_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1713\,
	regout => \z18|sram~133_regout\);

\z18|sram~101\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1714\ = \z16|Mux31~8_combout\ & (\z18|sram~1713\ & \z18|sram~165_regout\ # !\z18|sram~1713\ & (P1L64Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1713\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~165_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1713\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1714\,
	regout => \z18|sram~101_regout\);

\z18|sram~421\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~421_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~421_regout\);

\z18|sram~325\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~325_regout\ = DFFEAS(\z8|rd2[31]~40\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[31]~40\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~325_regout\);

\z18|sram~389\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1711\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L352Q) # !\z16|Mux30~12_combout\ & \z18|sram~325_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~325_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1711\,
	regout => \z18|sram~389_regout\);

\z18|sram~357\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1712\ = \z16|Mux31~8_combout\ & (\z18|sram~1711\ & \z18|sram~421_regout\ # !\z18|sram~1711\ & (P1L320Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1711\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~421_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[31]~40\,
	datad => \z18|sram~1711\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1712\,
	regout => \z18|sram~357_regout\);

\z18|sram~1715\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1715_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1712\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & \z18|sram~1714\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1714\,
	datad => \z18|sram~1712\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1715_combout\);

\z18|sram~1718\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1718_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1715_combout\ & (\z18|sram~1717\) # !\z18|sram~1715_combout\ & \z18|sram~1710\) # !\z16|Mux29~19_combout\ & (\z18|sram~1715_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1710\,
	datac => \z18|sram~1717\,
	datad => \z18|sram~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1718_combout\);

\z18|sram~1719\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1719_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1708_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1718_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1708_combout\,
	datad => \z18|sram~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1719_combout\);

\z5|y1[31]~282\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[31]~282_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~159_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1719_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~159_combout\,
	datad => \z18|sram~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[31]~282_combout\);

\rout2[31]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(31) = \z5|y1[10]~116_combout\ & (\z5|y1[31]~282_combout\ & (\z5|y1[31]~281_combout\) # !\z5|y1[31]~282_combout\ & \z16|result~95_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[31]~282_combout\)
-- \rout2[31]~reg0_regout\ = DFFEAS(\z5|y1\(31), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~95_combout\,
	datab => \z5|y1[31]~281_combout\,
	datac => \z5|y1[10]~116_combout\,
	datad => \z5|y1[31]~282_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(31),
	regout => \rout2[31]~reg0_regout\);

\z8|mem~581\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1814\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\) # !\z13|mem_initial~70\ & F1L516Q & !\z13|mem_initial~68\
-- \z8|mem~581_regout\ = DFFEAS(\z8|mem~1814\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2393_combout\, \z5|y1\(31), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~70\,
	datac => \z5|y1\(31),
	datad => \z13|mem_initial~68\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2393_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1814\,
	regout => \z8|mem~581_regout\);

\z8|mem~1815\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1815_combout\ = \z13|mem_initial~68\ & (\z8|mem~1814\ & (\z8|mem~965_regout\) # !\z8|mem~1814\ & \z8|mem~709_regout\) # !\z13|mem_initial~68\ & (\z8|mem~1814\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~709_regout\,
	datab => \z8|mem~965_regout\,
	datac => \z13|mem_initial~68\,
	datad => \z8|mem~1814\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1815_combout\);

\z8|mem~1818\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1818_combout\ = \z13|mem_initial~64_combout\ & \z13|mem_initial~66\ # !\z13|mem_initial~64_combout\ & (\z13|mem_initial~66\ & \z8|mem~2424\ # !\z13|mem_initial~66\ & (\z8|mem~1817\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~2424\,
	datad => \z8|mem~1817\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1818_combout\);

\z8|mem~1821\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1821_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~1818_combout\ & (\z8|mem~1820\) # !\z8|mem~1818_combout\ & \z8|mem~1815_combout\) # !\z13|mem_initial~64_combout\ & (\z8|mem~1818_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~1815_combout\,
	datac => \z8|mem~1820\,
	datad => \z8|mem~1818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1821_combout\);

\z8|mem~2364\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2364_combout\ = \z12|pc_out\(4) & (\z8|mem~1813_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & (\z8|mem~1813_combout\) # !\z13|mem_initial~71_combout\ & \z8|mem~1821_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~1821_combout\,
	datad => \z8|mem~1813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2364_combout\);

\z16|ShiftRight0~114\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~114_combout\ = \z4|y1[2]~42_combout\ & \z16|ShiftRight0~47_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftRight0~47_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~114_combout\);

\z16|ShiftRight0~115\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~115_combout\ = \z16|ShiftLeft0~24_combout\ & (\z16|ShiftRight0~114_combout\ # \z16|ShiftLeft0~48_combout\ & \z8|mem~2364_combout\) # !\z16|ShiftLeft0~24_combout\ & \z16|ShiftLeft0~48_combout\ & \z8|mem~2364_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eac0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~24_combout\,
	datab => \z16|ShiftLeft0~48_combout\,
	datac => \z8|mem~2364_combout\,
	datad => \z16|ShiftRight0~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~115_combout\);

\z16|ShiftRight0~32\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~32_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2379_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2380_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2380_combout\,
	datad => \z8|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~32_combout\);

\z8|mem~2381\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2381_combout\ = \z12|pc_out\(4) & (\z8|mem~2138_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~2138_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~2146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2138_combout\,
	datad => \z8|mem~2146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2381_combout\);

\z16|ShiftRight0~55\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~55_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2388_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2381_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2388_combout\,
	datad => \z8|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~55_combout\);

\z16|ShiftRight0~56\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~56_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~55_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftRight0~32_combout\,
	datac => \z16|ShiftRight0~55_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~56_combout\);

\z16|ShiftRight0~40\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~40_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2386_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2387_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2387_combout\,
	datad => \z8|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~40_combout\);

\z16|ShiftRight0~62\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~62_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~60_combout\ # \z16|ShiftRight0~61_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~60_combout\,
	datac => \z16|ShiftRight0~40_combout\,
	datad => \z16|ShiftRight0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~62_combout\);

\z16|ShiftRight0~113\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~113_combout\ = \z8|Equal0~1_combout\ & (\z16|ShiftRight0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~113_combout\);

\z5|y1[7]~98\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~98_combout\ = \z16|ShiftLeft0~35_combout\ & \z5|y1[5]~74_combout\ # !\z16|ShiftLeft0~35_combout\ & (\z5|y1[5]~74_combout\ & (\z16|ShiftRight0~113_combout\) # !\z5|y1[5]~74_combout\ & \z16|ShiftRight0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~35_combout\,
	datab => \z5|y1[5]~74_combout\,
	datac => \z16|ShiftRight0~56_combout\,
	datad => \z16|ShiftRight0~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~98_combout\);

\z5|y1[7]~99\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~99_combout\ = \z16|ShiftLeft0~35_combout\ & (\z5|y1[7]~98_combout\ & \z16|ShiftRight0~115_combout\ # !\z5|y1[7]~98_combout\ & (\z16|ShiftRight0~112_combout\)) # !\z16|ShiftLeft0~35_combout\ & (\z5|y1[7]~98_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~115_combout\,
	datab => \z16|ShiftRight0~112_combout\,
	datac => \z16|ShiftLeft0~35_combout\,
	datad => \z5|y1[7]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~99_combout\);

\z5|y1[7]~101\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~101_combout\ = \z5|y1[7]~100_combout\ & (\z16|result~7_combout\ # !\z5|y1[5]~79_combout\) # !\z5|y1[7]~100_combout\ & (\z5|y1[5]~79_combout\ & \z5|y1[7]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~7_combout\,
	datab => \z5|y1[7]~100_combout\,
	datac => \z5|y1[5]~79_combout\,
	datad => \z5|y1[7]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~101_combout\);

\z5|y1[7]~104\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~104_combout\ = \z5|y1[5]~83_combout\ & (\z5|y1[7]~103_combout\ & (\z5|y1[7]~101_combout\) # !\z5|y1[7]~103_combout\ & \z16|ShiftLeft0~47_combout\) # !\z5|y1[5]~83_combout\ & (\z5|y1[7]~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~83_combout\,
	datab => \z16|ShiftLeft0~47_combout\,
	datac => \z5|y1[7]~103_combout\,
	datad => \z5|y1[7]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~104_combout\);

\z18|sram~589\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[7]~61\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1749_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1741_combout\))
-- \z18|sram~589_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2320",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1749_combout\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|rd2[0]~32\,
	datad => \z8|mem~1741_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[7]~61\,
	regout => \z18|sram~589_regout\);

\z18|sram~941\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~941_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~941_regout\);

\z18|sram~557\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~557_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~557_regout\);

\z18|sram~685\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1206\ = \z16|Mux29~19_combout\ & (P1L648Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~557_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~557_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1206\,
	regout => \z18|sram~685_regout\);

\z18|sram~813\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1207\ = \z16|Mux28~11_combout\ & (\z18|sram~1206\ & \z18|sram~941_regout\ # !\z18|sram~1206\ & (P1L776Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1206\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~941_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1206\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1207\,
	regout => \z18|sram~813_regout\);

\z18|sram~1005\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1005_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1005_regout\);

\z18|sram~621\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~621_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~621_regout\);

\z18|sram~749\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1204\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L712Q) # !\z16|Mux29~19_combout\ & \z18|sram~621_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~621_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1204\,
	regout => \z18|sram~749_regout\);

\z18|sram~877\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1205\ = \z16|Mux28~11_combout\ & (\z18|sram~1204\ & \z18|sram~1005_regout\ # !\z18|sram~1204\ & (P1L840Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1204\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1005_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1204\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1205\,
	regout => \z18|sram~877_regout\);

\z18|sram~1208\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1208_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1205\) # !\z16|Mux30~12_combout\ & \z18|sram~1207\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1207\,
	datad => \z18|sram~1205\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1208_combout\);

\z18|sram~845\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1202\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L808Q) # !\z16|Mux28~11_combout\ & \z18|sram~589_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~589_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1202\,
	regout => \z18|sram~845_regout\);

\z18|sram~973\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~973_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~973_regout\);

\z18|sram~717\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1203\ = \z18|sram~1202\ & (\z18|sram~973_regout\ # !\z16|Mux29~19_combout\) # !\z18|sram~1202\ & \z16|Mux29~19_combout\ & P1L680Q

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1202\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~973_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1203\,
	regout => \z18|sram~717_regout\);

\z18|sram~1037\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1037_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1037_regout\);

\z18|sram~653\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~653_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~653_regout\);

\z18|sram~909\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1209\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L872Q) # !\z16|Mux28~11_combout\ & \z18|sram~653_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~653_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1209\,
	regout => \z18|sram~909_regout\);

\z18|sram~781\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1210\ = \z16|Mux29~19_combout\ & (\z18|sram~1209\ & \z18|sram~1037_regout\ # !\z18|sram~1209\ & (P1L744Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1209\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1037_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1209\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1210\,
	regout => \z18|sram~781_regout\);

\z18|sram~1211\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1211_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1208_combout\ & (\z18|sram~1210\) # !\z18|sram~1208_combout\ & \z18|sram~1203\) # !\z16|Mux31~8_combout\ & \z18|sram~1208_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1208_combout\,
	datac => \z18|sram~1203\,
	datad => \z18|sram~1210\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1211_combout\);

\z18|sram~269\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~269_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~269_regout\);

\z18|sram~173\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~173_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~173_regout\);

\z18|sram~205\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1212\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L168Q) # !\z16|Mux31~8_combout\ & \z18|sram~173_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~173_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1212\,
	regout => \z18|sram~205_regout\);

\z18|sram~237\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1213\ = \z16|Mux30~12_combout\ & (\z18|sram~1212\ & \z18|sram~269_regout\ # !\z18|sram~1212\ & (P1L200Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1212\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~269_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1212\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1213\,
	regout => \z18|sram~237_regout\);

\z18|sram~525\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~525_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~525_regout\);

\z18|sram~429\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~429_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~429_regout\);

\z18|sram~461\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1219\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L424Q) # !\z16|Mux31~8_combout\ & \z18|sram~429_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~429_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1219\,
	regout => \z18|sram~461_regout\);

\z18|sram~493\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1220\ = \z16|Mux30~12_combout\ & (\z18|sram~1219\ & \z18|sram~525_regout\ # !\z18|sram~1219\ & (P1L456Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1219\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~525_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1219\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1220\,
	regout => \z18|sram~493_regout\);

\z18|sram~397\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~397_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~397_regout\);

\z18|sram~301\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~301_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[7]~61\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[7]~61\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~301_regout\);

\z18|sram~365\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1214\ = \z16|Mux30~12_combout\ & (P1L328Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~301_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~301_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1214\,
	regout => \z18|sram~365_regout\);

\z18|sram~333\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1215\ = \z18|sram~1214\ & (\z18|sram~397_regout\ # !\z16|Mux31~8_combout\) # !\z18|sram~1214\ & (P1L296Q & \z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~397_regout\,
	datab => \z18|sram~1214\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1215\,
	regout => \z18|sram~333_regout\);

\z18|sram~141\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~141_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~141_regout\);

\z18|sram~45\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~45_regout\ = DFFEAS(\z8|rd2[7]~61\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[7]~61\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~45_regout\);

\z18|sram~109\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1216\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L72Q) # !\z16|Mux30~12_combout\ & \z18|sram~45_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~45_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1216\,
	regout => \z18|sram~109_regout\);

\z18|sram~77\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1217\ = \z16|Mux31~8_combout\ & (\z18|sram~1216\ & \z18|sram~141_regout\ # !\z18|sram~1216\ & (P1L40Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1216\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~141_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[7]~61\,
	datad => \z18|sram~1216\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1217\,
	regout => \z18|sram~77_regout\);

\z18|sram~1218\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1218_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1215\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~1217\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1215\,
	datad => \z18|sram~1217\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1218_combout\);

\z18|sram~1221\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1221_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1218_combout\ & (\z18|sram~1220\) # !\z18|sram~1218_combout\ & \z18|sram~1213\) # !\z16|Mux29~19_combout\ & (\z18|sram~1218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1213\,
	datac => \z18|sram~1220\,
	datad => \z18|sram~1218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1221_combout\);

\z5|y1[7]~97\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~97_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1211_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1211_combout\,
	datad => \z18|sram~1221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~97_combout\);

\rout2[7]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[7]~105\ = \z5|y1[7]~97_combout\ # \z15|Mux0~0_combout\ & \z5|y1[7]~104_combout\
-- \rout2[7]~reg0_regout\ = DFFEAS(\z5|y1[7]~105\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z15|Mux0~0_combout\,
	datac => \z5|y1[7]~104_combout\,
	datad => \z5|y1[7]~97_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[7]~105\,
	regout => \rout2[7]~reg0_regout\);

\z8|mem~525\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2119\ = \z13|mem_initial~66\ & (\z8|mem~2118\ & \z8|mem~493_regout\ # !\z8|mem~2118\ & (F1L460Q)) # !\z13|mem_initial~66\ & (\z8|mem~2118\)
-- \z8|mem~525_regout\ = DFFEAS(\z8|mem~2119\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1[7]~105\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~493_regout\,
	datac => \z5|y1[7]~105\,
	datad => \z8|mem~2118\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2119\,
	regout => \z8|mem~525_regout\);

\z8|mem~2117\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2117_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z13|mem_initial~70\ & \z8|mem~2114\ # !\z13|mem_initial~70\ & (\z8|mem~2116\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2114\,
	datab => \z8|mem~2116\,
	datac => \z13|mem_initial~68\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2117_combout\);

\z8|mem~2120\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2120_combout\ = \z13|mem_initial~68\ & (\z8|mem~2117_combout\ & \z8|mem~2119\ # !\z8|mem~2117_combout\ & (\z8|mem~2112\)) # !\z13|mem_initial~68\ & (\z8|mem~2117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2119\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2112\,
	datad => \z8|mem~2117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2120_combout\);

\z8|mem~2380\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2380_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2120_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~2120_combout\ # !\z12|pc_out\(4) & (\z8|mem~2128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2120_combout\,
	datad => \z8|mem~2128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2380_combout\);

\z16|ShiftLeft0~53\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~53_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2380_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2379_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2380_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~53_combout\);

\z16|ShiftLeft0~58\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~58_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~53_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~124_combout\ # \z16|ShiftRight0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~124_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~53_combout\,
	datad => \z16|ShiftRight0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~58_combout\);

\z16|ShiftLeft0~59\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~59_combout\ = \z4|y1[2]~42_combout\ & \z16|ShiftLeft0~43_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~43_combout\,
	datac => \z16|ShiftLeft0~58_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~59_combout\);

\z16|ShiftLeft0~60\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~60_combout\ = \z16|ShiftRight0~123_combout\ & (\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~57_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8a80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~123_combout\,
	datab => \z16|ShiftLeft0~57_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftLeft0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~60_combout\);

\z16|ShiftRight0~39\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~39_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftRight0~36_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~38_combout\ # \z16|ShiftRight0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddd8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~36_combout\,
	datac => \z16|ShiftRight0~38_combout\,
	datad => \z16|ShiftRight0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~39_combout\);

\z16|ShiftRight0~43\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~43_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~40_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~42_combout\ # \z16|ShiftRight0~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~42_combout\,
	datac => \z16|ShiftRight0~41_combout\,
	datad => \z16|ShiftRight0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~43_combout\);

\z16|ShiftRight0~44\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~44_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~39_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~39_combout\,
	datad => \z16|ShiftRight0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~44_combout\);

\z16|ShiftRight0~125\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~125_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~25_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftRight0~28_combout\,
	datac => \z16|ShiftRight0~25_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~125_combout\);

\z16|result~10\ : cyclone_lcell
-- Equation(s):
-- \z16|result~10_combout\ = \z8|mem~2388_combout\ & \z8|Equal0~1_combout\ & !\z4|y1[10]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2388_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[10]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~10_combout\);

\z5|y1[10]~123\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~123_combout\ = \z5|y1[10]~108_combout\ & (\z5|y1[10]~109_combout\ & (\z16|ShiftRight0~126_combout\) # !\z5|y1[10]~109_combout\ & \z16|result~10_combout\) # !\z5|y1[10]~108_combout\ & (!\z5|y1[10]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0af",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~10_combout\,
	datab => \z16|ShiftRight0~126_combout\,
	datac => \z5|y1[10]~108_combout\,
	datad => \z5|y1[10]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~123_combout\);

\z5|y1[10]~124\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~124_combout\ = \z5|y1[10]~107_combout\ & (\z5|y1[10]~123_combout\) # !\z5|y1[10]~107_combout\ & (\z5|y1[10]~123_combout\ & \z16|ShiftRight0~44_combout\ # !\z5|y1[10]~123_combout\ & (\z16|ShiftRight0~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~44_combout\,
	datab => \z16|ShiftRight0~125_combout\,
	datac => \z5|y1[10]~107_combout\,
	datad => \z5|y1[10]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~124_combout\);

\z5|y1[10]~125\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~125_combout\ = \z17|Mux4~0_combout\ & !\z17|aluoper[0]~6_combout\ # !\z17|Mux4~0_combout\ & (\z17|aluoper[0]~6_combout\ & \z16|result~42_combout\ # !\z17|aluoper[0]~6_combout\ & (\z5|y1[10]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z16|result~42_combout\,
	datad => \z5|y1[10]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~125_combout\);

\z5|y1[10]~126\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~126_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[10]~125_combout\ & !\z16|result~42_combout\ # !\z5|y1[10]~125_combout\ & (\z16|ShiftLeft0~60_combout\)) # !\z5|y1[10]~106_combout\ & (\z5|y1[10]~125_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~42_combout\,
	datab => \z5|y1[10]~106_combout\,
	datac => \z16|ShiftLeft0~60_combout\,
	datad => \z5|y1[10]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~126_combout\);

\z5|y1[10]~287\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~287_combout\ = \z5|y1[10]~126_combout\ & (\z17|Mux1~6_combout\ # !\z17|aluoper[3]~5_combout\ # !\z15|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[10]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~287_combout\);

\z18|sram~624\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[10]~64\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1731_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1723_combout\)
-- \z18|sram~624_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1723_combout\,
	datac => \z8|mem~1731_combout\,
	datad => \z8|Equal1~1_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[10]~64\,
	regout => \z18|sram~624_regout\);

\z18|sram~528\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~528_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~528_regout\);

\z18|sram~432\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~432_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~432_regout\);

\z18|sram~496\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1281\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L459Q) # !\z16|Mux30~12_combout\ & \z18|sram~432_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~432_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1281\,
	regout => \z18|sram~496_regout\);

\z18|sram~464\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1282\ = \z16|Mux31~8_combout\ & (\z18|sram~1281\ & \z18|sram~528_regout\ # !\z18|sram~1281\ & (P1L427Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1281\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~528_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1281\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1282\,
	regout => \z18|sram~464_regout\);

\z18|sram~400\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~400_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~400_regout\);

\z18|sram~304\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~304_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~304_regout\);

\z18|sram~336\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1274\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L299Q) # !\z16|Mux31~8_combout\ & \z18|sram~304_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~304_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1274\,
	regout => \z18|sram~336_regout\);

\z18|sram~368\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1275\ = \z16|Mux30~12_combout\ & (\z18|sram~1274\ & \z18|sram~400_regout\ # !\z18|sram~1274\ & (P1L331Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1274\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~400_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1274\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1275\,
	regout => \z18|sram~368_regout\);

\z18|sram~272\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~272_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~272_regout\);

\z18|sram~176\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~176_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~176_regout\);

\z18|sram~240\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1276\ = \z16|Mux30~12_combout\ & (P1L203Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~176_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~176_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1276\,
	regout => \z18|sram~240_regout\);

\z18|sram~208\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1277\ = \z16|Mux31~8_combout\ & (\z18|sram~1276\ & \z18|sram~272_regout\ # !\z18|sram~1276\ & (P1L171Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1276\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~272_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1276\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1277\,
	regout => \z18|sram~208_regout\);

\z18|sram~144\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~144_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~144_regout\);

\z18|sram~48\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~48_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~48_regout\);

\z18|sram~80\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1278\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L43Q) # !\z16|Mux31~8_combout\ & \z18|sram~48_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~48_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1278\,
	regout => \z18|sram~80_regout\);

\z18|sram~112\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1279\ = \z16|Mux30~12_combout\ & (\z18|sram~1278\ & \z18|sram~144_regout\ # !\z18|sram~1278\ & (P1L75Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1278\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~144_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1278\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1279\,
	regout => \z18|sram~112_regout\);

\z18|sram~1280\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1280_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1277\ # !\z16|Mux29~19_combout\ & (\z18|sram~1279\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1277\,
	datad => \z18|sram~1279\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1280_combout\);

\z18|sram~1283\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1283_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1280_combout\ & \z18|sram~1282\ # !\z18|sram~1280_combout\ & (\z18|sram~1275\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1280_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1282\,
	datac => \z18|sram~1275\,
	datad => \z18|sram~1280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1283_combout\);

\z18|sram~1008\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1008_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1008_regout\);

\z18|sram~880\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1264\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L843Q) # !\z16|Mux28~11_combout\ & \z18|sram~624_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~624_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1264\,
	regout => \z18|sram~880_regout\);

\z18|sram~752\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1265\ = \z16|Mux29~19_combout\ & (\z18|sram~1264\ & \z18|sram~1008_regout\ # !\z18|sram~1264\ & (P1L715Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1264\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1008_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1264\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1265\,
	regout => \z18|sram~752_regout\);

\z18|sram~1040\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1040_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1040_regout\);

\z18|sram~656\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~656_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~656_regout\);

\z18|sram~784\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1271\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L747Q) # !\z16|Mux29~19_combout\ & \z18|sram~656_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~656_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1271\,
	regout => \z18|sram~784_regout\);

\z18|sram~912\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1272\ = \z16|Mux28~11_combout\ & (\z18|sram~1271\ & \z18|sram~1040_regout\ # !\z18|sram~1271\ & (P1L875Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1271\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1040_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1271\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1272\,
	regout => \z18|sram~912_regout\);

\z18|sram~976\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~976_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~976_regout\);

\z18|sram~592\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~592_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~592_regout\);

\z18|sram~720\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1266\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L683Q) # !\z16|Mux29~19_combout\ & \z18|sram~592_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~592_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1266\,
	regout => \z18|sram~720_regout\);

\z18|sram~848\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1267\ = \z16|Mux28~11_combout\ & (\z18|sram~1266\ & \z18|sram~976_regout\ # !\z18|sram~1266\ & (P1L811Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1266\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~976_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1266\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1267\,
	regout => \z18|sram~848_regout\);

\z18|sram~944\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~944_regout\ = DFFEAS(\z8|rd2[10]~64\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[10]~64\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~944_regout\);

\z18|sram~560\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~560_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[10]~64\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[10]~64\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~560_regout\);

\z18|sram~816\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1268\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L779Q) # !\z16|Mux28~11_combout\ & \z18|sram~560_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~560_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1268\,
	regout => \z18|sram~816_regout\);

\z18|sram~688\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1269\ = \z16|Mux29~19_combout\ & (\z18|sram~1268\ & \z18|sram~944_regout\ # !\z18|sram~1268\ & (P1L651Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1268\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~944_regout\,
	datac => \z8|rd2[10]~64\,
	datad => \z18|sram~1268\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1269\,
	regout => \z18|sram~688_regout\);

\z18|sram~1270\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1270_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1267\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & (\z18|sram~1269\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1267\,
	datad => \z18|sram~1269\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1270_combout\);

\z18|sram~1273\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1273_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1270_combout\ & (\z18|sram~1272\) # !\z18|sram~1270_combout\ & \z18|sram~1265\) # !\z16|Mux30~12_combout\ & (\z18|sram~1270_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1265\,
	datac => \z18|sram~1272\,
	datad => \z18|sram~1270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1273_combout\);

\z18|sram~1284\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1284_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1273_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1283_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1283_combout\,
	datad => \z18|sram~1273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1284_combout\);

\z5|y1[10]~127\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[10]~127_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~117_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~117_combout\,
	datad => \z18|sram~1284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[10]~127_combout\);

\rout2[10]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(10) = \z5|y1[10]~116_combout\ & (\z5|y1[10]~127_combout\ & (\z5|y1[10]~287_combout\) # !\z5|y1[10]~127_combout\ & !\z16|result~74_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[10]~127_combout\)
-- \rout2[10]~reg0_regout\ = DFFEAS(\z5|y1\(10), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[10]~116_combout\,
	datab => \z16|result~74_combout\,
	datac => \z5|y1[10]~287_combout\,
	datad => \z5|y1[10]~127_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(10),
	regout => \rout2[10]~reg0_regout\);

\z8|mem~528\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2298\ = \z13|mem_initial~66\ & (F1L463Q # \z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & \z8|mem~464_regout\ & (!\z13|mem_initial~64_combout\)
-- \z8|mem~528_regout\ = DFFEAS(\z8|mem~2298\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~464_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2298\,
	regout => \z8|mem~528_regout\);

\z8|mem~432\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2299\ = \z8|mem~2298\ & (\z8|mem~496_regout\ # !\z13|mem_initial~64_combout\) # !\z8|mem~2298\ & (F1L367Q & \z13|mem_initial~64_combout\)
-- \z8|mem~432_regout\ = DFFEAS(\z8|mem~2299\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2345_combout\, \z5|y1\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~496_regout\,
	datab => \z8|mem~2298\,
	datac => \z5|y1\(10),
	datad => \z13|mem_initial~64_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2299\,
	regout => \z8|mem~432_regout\);

\z8|mem~2297\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2297_combout\ = \z13|mem_initial~68\ & (\z13|mem_initial~70\ # \z8|mem~2294\) # !\z13|mem_initial~68\ & \z8|mem~2296\ & !\z13|mem_initial~70\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2296\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~2294\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2297_combout\);

\z8|mem~2300\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2300_combout\ = \z13|mem_initial~70\ & (\z8|mem~2297_combout\ & \z8|mem~2299\ # !\z8|mem~2297_combout\ & (\z8|mem~2292\)) # !\z13|mem_initial~70\ & (\z8|mem~2297_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2299\,
	datab => \z8|mem~2292\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~2297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2300_combout\);

\z16|ShiftRight0~41\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~41_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2300_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|mem~2300_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~41_combout\);

\z16|ShiftRight0~80\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~80_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2387_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2379_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2387_combout\,
	datad => \z8|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~80_combout\);

\z16|ShiftRight0~81\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~81_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~42_combout\ # \z16|ShiftRight0~41_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~42_combout\,
	datac => \z16|ShiftRight0~41_combout\,
	datad => \z16|ShiftRight0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~81_combout\);

\z16|ShiftRight0~102\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~102_combout\ = \z8|Equal0~1_combout\ & (\z16|ShiftRight0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~102_combout\);

\z16|ShiftRight0~78\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~78_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2380_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2377_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2380_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~78_combout\);

\z16|ShiftRight0~33\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~33_combout\ = \z4|y1[1]~41_combout\ & (\z8|mem~2381_combout\) # !\z4|y1[1]~41_combout\ & (\z8|mem~2382_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2382_combout\,
	datad => \z8|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~33_combout\);

\z16|ShiftRight0~104\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~104_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~33_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~78_combout\,
	datab => \z16|ShiftRight0~33_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~104_combout\);

\z5|y1[5]~75\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~75_combout\ = \z5|y1[5]~74_combout\ & (\z16|ShiftLeft0~35_combout\) # !\z5|y1[5]~74_combout\ & (\z16|ShiftLeft0~35_combout\ & (\z16|ShiftRight0~103_combout\) # !\z16|ShiftLeft0~35_combout\ & \z16|ShiftRight0~104_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~104_combout\,
	datab => \z5|y1[5]~74_combout\,
	datac => \z16|ShiftLeft0~35_combout\,
	datad => \z16|ShiftRight0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~75_combout\);

\z5|y1[5]~76\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~76_combout\ = \z5|y1[5]~75_combout\ & (\z16|ShiftRight0~145_combout\ # !\z5|y1[5]~74_combout\) # !\z5|y1[5]~75_combout\ & \z16|ShiftRight0~102_combout\ & \z5|y1[5]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~102_combout\,
	datab => \z5|y1[5]~75_combout\,
	datac => \z5|y1[5]~74_combout\,
	datad => \z16|ShiftRight0~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~76_combout\);

\z5|y1[5]~81\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~81_combout\ = \z5|y1[5]~80_combout\ & (\z16|result~5_combout\ # !\z5|y1[5]~79_combout\) # !\z5|y1[5]~80_combout\ & (\z5|y1[5]~79_combout\ & \z5|y1[5]~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~5_combout\,
	datab => \z5|y1[5]~80_combout\,
	datac => \z5|y1[5]~79_combout\,
	datad => \z5|y1[5]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~81_combout\);

\z5|y1[5]~86\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~86_combout\ = \z5|y1[5]~85_combout\ & (\z5|y1[5]~81_combout\ # !\z5|y1[5]~83_combout\) # !\z5|y1[5]~85_combout\ & \z16|ShiftLeft0~40_combout\ & \z5|y1[5]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~85_combout\,
	datab => \z16|ShiftLeft0~40_combout\,
	datac => \z5|y1[5]~83_combout\,
	datad => \z5|y1[5]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~86_combout\);

\z18|sram~267\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~267_regout\ = DFFEAS(\z8|rd2[5]~47\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[5]~47\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~267_regout\);

\z18|sram~171\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~171_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~171_regout\);

\z18|sram~203\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1172\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L166Q) # !\z16|Mux31~8_combout\ & \z18|sram~171_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~171_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1172\,
	regout => \z18|sram~203_regout\);

\z18|sram~235\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1173\ = \z16|Mux30~12_combout\ & (\z18|sram~1172\ & \z18|sram~267_regout\ # !\z18|sram~1172\ & (P1L198Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1172\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~267_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1172\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1173\,
	regout => \z18|sram~235_regout\);

\z18|sram~523\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~523_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~523_regout\);

\z18|sram~427\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~427_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~427_regout\);

\z18|sram~459\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1179\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L422Q) # !\z16|Mux31~8_combout\ & \z18|sram~427_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~427_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1179\,
	regout => \z18|sram~459_regout\);

\z18|sram~491\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1180\ = \z16|Mux30~12_combout\ & (\z18|sram~1179\ & \z18|sram~523_regout\ # !\z18|sram~1179\ & (P1L454Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1179\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~523_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1179\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1180\,
	regout => \z18|sram~491_regout\);

\z18|sram~139\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~139_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~139_regout\);

\z18|sram~43\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~43_regout\ = DFFEAS(\z8|rd2[5]~47\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[5]~47\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~43_regout\);

\z18|sram~107\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1176\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L70Q) # !\z16|Mux30~12_combout\ & \z18|sram~43_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~43_regout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1176\,
	regout => \z18|sram~107_regout\);

\z18|sram~75\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1177\ = \z16|Mux31~8_combout\ & (\z18|sram~1176\ & \z18|sram~139_regout\ # !\z18|sram~1176\ & (P1L38Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1176\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~139_regout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1176\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1177\,
	regout => \z18|sram~75_regout\);

\z18|sram~395\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~395_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~395_regout\);

\z18|sram~299\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~299_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~299_regout\);

\z18|sram~363\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1174\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L326Q) # !\z16|Mux30~12_combout\ & \z18|sram~299_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~299_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1174\,
	regout => \z18|sram~363_regout\);

\z18|sram~331\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1175\ = \z16|Mux31~8_combout\ & (\z18|sram~1174\ & \z18|sram~395_regout\ # !\z18|sram~1174\ & (P1L294Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1174\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~395_regout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1174\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1175\,
	regout => \z18|sram~331_regout\);

\z18|sram~1178\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1178_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1175\) # !\z16|Mux28~11_combout\ & \z18|sram~1177\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1177\,
	datad => \z18|sram~1175\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1178_combout\);

\z18|sram~1181\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1181_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1178_combout\ & (\z18|sram~1180\) # !\z18|sram~1178_combout\ & \z18|sram~1173\) # !\z16|Mux29~19_combout\ & (\z18|sram~1178_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1173\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1180\,
	datad => \z18|sram~1178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1181_combout\);

\z18|sram~971\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~971_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~971_regout\);

\z18|sram~843\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1162\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L806Q) # !\z16|Mux28~11_combout\ & \z18|sram~587_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~587_regout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1162\,
	regout => \z18|sram~843_regout\);

\z18|sram~715\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1163\ = \z16|Mux29~19_combout\ & (\z18|sram~1162\ & \z18|sram~971_regout\ # !\z18|sram~1162\ & (P1L678Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1162\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~971_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1162\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1163\,
	regout => \z18|sram~715_regout\);

\z18|sram~939\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~939_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~939_regout\);

\z18|sram~555\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~555_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~555_regout\);

\z18|sram~683\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1166\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & P1L646Q # !\z16|Mux29~19_combout\ & (\z18|sram~555_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~555_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1166\,
	regout => \z18|sram~683_regout\);

\z18|sram~811\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1167\ = \z18|sram~1166\ & (\z18|sram~939_regout\ # !\z16|Mux28~11_combout\) # !\z18|sram~1166\ & (P1L774Q & \z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~939_regout\,
	datab => \z18|sram~1166\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1167\,
	regout => \z18|sram~811_regout\);

\z18|sram~1003\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1003_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1003_regout\);

\z18|sram~619\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~619_regout\ = DFFEAS(\z8|rd2[5]~47\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[5]~47\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~619_regout\);

\z18|sram~747\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1164\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L710Q) # !\z16|Mux29~19_combout\ & \z18|sram~619_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~619_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1164\,
	regout => \z18|sram~747_regout\);

\z18|sram~875\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1165\ = \z16|Mux28~11_combout\ & (\z18|sram~1164\ & \z18|sram~1003_regout\ # !\z18|sram~1164\ & (P1L838Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1164\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1003_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1164\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1165\,
	regout => \z18|sram~875_regout\);

\z18|sram~1168\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1168_combout\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ # \z18|sram~1165\) # !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\ & \z18|sram~1167\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1167\,
	datad => \z18|sram~1165\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1168_combout\);

\z18|sram~1035\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1035_regout\ = DFFEAS(\z8|rd2[5]~47\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[5]~47\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1035_regout\);

\z18|sram~651\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~651_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[5]~47\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[5]~47\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~651_regout\);

\z18|sram~907\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1169\ = \z16|Mux28~11_combout\ & (P1L870Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~651_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~651_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1169\,
	regout => \z18|sram~907_regout\);

\z18|sram~779\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1170\ = \z16|Mux29~19_combout\ & (\z18|sram~1169\ & \z18|sram~1035_regout\ # !\z18|sram~1169\ & (P1L742Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1169\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1035_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[5]~47\,
	datad => \z18|sram~1169\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1170\,
	regout => \z18|sram~779_regout\);

\z18|sram~1171\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1171_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1168_combout\ & (\z18|sram~1170\) # !\z18|sram~1168_combout\ & \z18|sram~1163\) # !\z16|Mux31~8_combout\ & (\z18|sram~1168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1163\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1168_combout\,
	datad => \z18|sram~1170\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1171_combout\);

\z5|y1[5]~73\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~73_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & (\z18|sram~1171_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1181_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1181_combout\,
	datad => \z18|sram~1171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~73_combout\);

\rout2[5]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[5]~87\ = \z5|y1[5]~73_combout\ # \z15|Mux0~0_combout\ & \z5|y1[5]~86_combout\
-- \rout2[5]~reg0_regout\ = DFFEAS(\z5|y1[5]~87\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z15|Mux0~0_combout\,
	datac => \z5|y1[5]~86_combout\,
	datad => \z5|y1[5]~73_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[5]~87\,
	regout => \rout2[5]~reg0_regout\);

\z8|mem~2073\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2073_combout\ = \z13|mem_initial~68\ & (\z8|mem~2072\ & (\z8|mem~1003_regout\) # !\z8|mem~2072\ & \z8|mem~747_regout\) # !\z13|mem_initial~68\ & (\z8|mem~2072\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~747_regout\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1003_regout\,
	datad => \z8|mem~2072\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2073_combout\);

\z8|mem~2071\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2071_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2410\) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & \z8|mem~2070\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2070\,
	datad => \z8|mem~2410\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2071_combout\);

\z8|mem~2074\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2074_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2071_combout\ & \z8|mem~2073_combout\ # !\z8|mem~2071_combout\ & (\z8|mem~2068\)) # !\z13|mem_initial~64_combout\ & (\z8|mem~2071_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2073_combout\,
	datac => \z8|mem~2068\,
	datad => \z8|mem~2071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2074_combout\);

\z8|rd1[5]~37\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[5]~37_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & (\z8|mem~2066_combout\) # !\z13|mem_initial~72_combout\ & \z8|mem~2074_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2074_combout\,
	datab => \z13|mem_initial~72_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2066_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[5]~37_combout\);

\z4|y1[6]~70\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[6]~70_combout\ = \z4|y1[4]~72_combout\ # \z8|rd2[0]~32\ & (!\z8|mem~1785_combout\) # !\z8|rd2[0]~32\ & !\z8|mem~1777_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1fb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1777_combout\,
	datac => \z4|y1[4]~72_combout\,
	datad => \z8|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[6]~70_combout\);

\z5|y1[6]~93\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~93_combout\ = \z4|y1[6]~70_combout\ $ \z8|rd1[6]~38_combout\ # !\z5|y1[10]~283_combout\ # !\z17|aluoper[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7ff7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z4|y1[6]~70_combout\,
	datad => \z8|rd1[6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~93_combout\);

\z5|y1[6]~94\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~94_combout\ = \z5|y1[5]~82_combout\ & (\z5|y1[5]~297_combout\ & \z16|Add0~109_combout\ # !\z5|y1[5]~297_combout\ & (!\z5|y1[6]~93_combout\)) # !\z5|y1[5]~82_combout\ & !\z5|y1[5]~297_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "91b3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~82_combout\,
	datab => \z5|y1[5]~297_combout\,
	datac => \z16|Add0~109_combout\,
	datad => \z5|y1[6]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~94_combout\);

\z16|result~6\ : cyclone_lcell
-- Equation(s):
-- \z16|result~6_combout\ = !\z4|y1[6]~70_combout\ & \z8|rd1[6]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[6]~70_combout\,
	datad => \z8|rd1[6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~6_combout\);

\z16|result~38\ : cyclone_lcell
-- Equation(s):
-- \z16|result~38_combout\ = \z4|y1[6]~70_combout\ & !\z8|rd1[6]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[6]~70_combout\,
	datad => \z8|rd1[6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~38_combout\);

\z5|y1[6]~91\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~91_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & !\z17|aluoper[3]~5_combout\ & \z16|result~38_combout\ # !\z5|y1[5]~77_combout\ & (!\z16|result~38_combout\)) # !\z5|y1[5]~78_combout\ & (!\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "430f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z5|y1[5]~78_combout\,
	datac => \z5|y1[5]~77_combout\,
	datad => \z16|result~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~91_combout\);

\z16|ShiftRight0~108\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~108_combout\ = \z8|Equal0~1_combout\ & \z16|ShiftRight0~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~108_combout\);

\z16|ShiftRight0~109\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~109_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~28_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~39_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~109_combout\);

\z16|ShiftRight0~34\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~34_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~32_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~33_combout\,
	datad => \z16|ShiftRight0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~34_combout\);

\z5|y1[6]~89\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~89_combout\ = \z16|ShiftLeft0~35_combout\ & (\z16|ShiftRight0~109_combout\ # \z5|y1[5]~74_combout\) # !\z16|ShiftLeft0~35_combout\ & (\z16|ShiftRight0~34_combout\ & !\z5|y1[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~109_combout\,
	datab => \z16|ShiftRight0~34_combout\,
	datac => \z16|ShiftLeft0~35_combout\,
	datad => \z5|y1[5]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~89_combout\);

\z5|y1[6]~90\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~90_combout\ = \z5|y1[5]~74_combout\ & (\z5|y1[6]~89_combout\ & (\z16|ShiftRight0~111_combout\) # !\z5|y1[6]~89_combout\ & \z16|ShiftRight0~108_combout\) # !\z5|y1[5]~74_combout\ & (\z5|y1[6]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~108_combout\,
	datab => \z5|y1[5]~74_combout\,
	datac => \z16|ShiftRight0~111_combout\,
	datad => \z5|y1[6]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~90_combout\);

\z5|y1[6]~92\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~92_combout\ = \z5|y1[5]~79_combout\ & (\z5|y1[6]~91_combout\ & \z16|result~6_combout\ # !\z5|y1[6]~91_combout\ & (\z5|y1[6]~90_combout\)) # !\z5|y1[5]~79_combout\ & (\z5|y1[6]~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bcb0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~6_combout\,
	datab => \z5|y1[5]~79_combout\,
	datac => \z5|y1[6]~91_combout\,
	datad => \z5|y1[6]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~92_combout\);

\z5|y1[6]~95\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~95_combout\ = \z5|y1[6]~94_combout\ & (\z5|y1[6]~92_combout\ # !\z5|y1[5]~83_combout\) # !\z5|y1[6]~94_combout\ & \z16|ShiftLeft0~44_combout\ & (\z5|y1[5]~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[6]~94_combout\,
	datab => \z16|ShiftLeft0~44_combout\,
	datac => \z5|y1[6]~92_combout\,
	datad => \z5|y1[5]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~95_combout\);

\rout2[6]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[6]~96\ = \z5|y1[6]~88_combout\ # \z15|Mux0~0_combout\ & \z5|y1[6]~95_combout\
-- \rout2[6]~reg0_regout\ = DFFEAS(\z5|y1[6]~96\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z15|Mux0~0_combout\,
	datac => \z5|y1[6]~88_combout\,
	datad => \z5|y1[6]~95_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[6]~96\,
	regout => \rout2[6]~reg0_regout\);

\z8|mem~2153\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2153_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~2150\) # !\z13|mem_initial~68\ & \z8|mem~2152\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2152\,
	datad => \z8|mem~2150\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2153_combout\);

\z8|mem~2156\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2156_combout\ = \z13|mem_initial~70\ & (\z8|mem~2153_combout\ & (\z8|mem~2155\) # !\z8|mem~2153_combout\ & \z8|mem~2148\) # !\z13|mem_initial~70\ & (\z8|mem~2153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2148\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2155\,
	datad => \z8|mem~2153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2156_combout\);

\z16|ShiftRight0~107\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~107_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2156_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2156_combout\,
	datad => \z8|mem~2164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~107_combout\);

\z16|ShiftLeft0~45\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~45_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2377_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2380_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2377_combout\,
	datad => \z8|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~45_combout\);

\z16|ShiftLeft0~46\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~46_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~107_combout\ # \z16|ShiftLeft0~42_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fbc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~107_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~42_combout\,
	datad => \z16|ShiftLeft0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~46_combout\);

\z16|ShiftLeft0~63\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~63_combout\ = !\z4|y1[3]~43_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~46_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~46_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftLeft0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~63_combout\);

\z16|ShiftLeft0~64\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~64_combout\ = \z16|ShiftRight0~123_combout\ & (\z16|ShiftLeft0~63_combout\ # \z16|ShiftRight0~127_combout\ & \z16|ShiftLeft0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~127_combout\,
	datab => \z16|ShiftLeft0~21_combout\,
	datac => \z16|ShiftRight0~123_combout\,
	datad => \z16|ShiftLeft0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~64_combout\);

\z16|result~43\ : cyclone_lcell
-- Equation(s):
-- \z16|result~43_combout\ = \z4|y1[11]~50_combout\ # \z8|mem~2387_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2387_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[11]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~43_combout\);

\z16|ShiftRight0~63\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~63_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~59_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~59_combout\,
	datad => \z16|ShiftRight0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~63_combout\);

\z16|result~11\ : cyclone_lcell
-- Equation(s):
-- \z16|result~11_combout\ = \z8|mem~2387_combout\ & \z8|Equal0~1_combout\ & \z4|y1[11]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2387_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[11]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~11_combout\);

\z5|y1[11]~128\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~128_combout\ = \z5|y1[10]~109_combout\ & \z16|ShiftRight0~129_combout\ & (\z5|y1[10]~108_combout\) # !\z5|y1[10]~109_combout\ & (\z16|result~11_combout\ # !\z5|y1[10]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b833",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~129_combout\,
	datab => \z5|y1[10]~109_combout\,
	datac => \z16|result~11_combout\,
	datad => \z5|y1[10]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~128_combout\);

\z16|ShiftRight0~128\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~128_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~49_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~49_combout\,
	datad => \z16|ShiftRight0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~128_combout\);

\z5|y1[11]~129\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~129_combout\ = \z5|y1[11]~128_combout\ & (\z16|ShiftRight0~63_combout\ # \z5|y1[10]~107_combout\) # !\z5|y1[11]~128_combout\ & (\z16|ShiftRight0~128_combout\ & !\z5|y1[10]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~63_combout\,
	datab => \z5|y1[11]~128_combout\,
	datac => \z16|ShiftRight0~128_combout\,
	datad => \z5|y1[10]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~129_combout\);

\z5|y1[11]~130\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~130_combout\ = \z17|aluoper[0]~6_combout\ & (\z16|result~43_combout\ & !\z17|Mux4~0_combout\) # !\z17|aluoper[0]~6_combout\ & (\z5|y1[11]~129_combout\ # \z17|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[11]~129_combout\,
	datac => \z16|result~43_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~130_combout\);

\z5|y1[11]~131\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~131_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[11]~130_combout\ & (!\z16|result~43_combout\) # !\z5|y1[11]~130_combout\ & \z16|ShiftLeft0~64_combout\) # !\z5|y1[10]~106_combout\ & (\z5|y1[11]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~106_combout\,
	datab => \z16|ShiftLeft0~64_combout\,
	datac => \z16|result~43_combout\,
	datad => \z5|y1[11]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~131_combout\);

\z5|y1[11]~288\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~288_combout\ = \z5|y1[11]~131_combout\ & (\z17|Mux1~6_combout\ # !\z17|aluoper[3]~5_combout\ # !\z15|Mux8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z15|Mux8~2_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[11]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~288_combout\);

\z18|sram~977\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~977_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~977_regout\);

\z18|sram~849\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1285\ = \z16|Mux28~11_combout\ & (P1L812Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~593_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~593_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1285\,
	regout => \z18|sram~849_regout\);

\z18|sram~721\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1286\ = \z16|Mux29~19_combout\ & (\z18|sram~1285\ & \z18|sram~977_regout\ # !\z18|sram~1285\ & (P1L684Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1285\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~977_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1285\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1286\,
	regout => \z18|sram~721_regout\);

\z18|sram~1041\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1041_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1041_regout\);

\z18|sram~657\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~657_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~657_regout\);

\z18|sram~913\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1292\ = \z16|Mux28~11_combout\ & (P1L876Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~657_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~657_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1292\,
	regout => \z18|sram~913_regout\);

\z18|sram~785\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1293\ = \z16|Mux29~19_combout\ & (\z18|sram~1292\ & \z18|sram~1041_regout\ # !\z18|sram~1292\ & (P1L748Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1292\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1041_regout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1292\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1293\,
	regout => \z18|sram~785_regout\);

\z18|sram~1009\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1009_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1009_regout\);

\z18|sram~625\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~625_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~625_regout\);

\z18|sram~753\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1287\ = \z16|Mux29~19_combout\ & (P1L716Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~625_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~625_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1287\,
	regout => \z18|sram~753_regout\);

\z18|sram~881\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1288\ = \z16|Mux28~11_combout\ & (\z18|sram~1287\ & \z18|sram~1009_regout\ # !\z18|sram~1287\ & (P1L844Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1287\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1009_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1287\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1288\,
	regout => \z18|sram~881_regout\);

\z18|sram~945\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~945_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~945_regout\);

\z18|sram~561\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~561_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~561_regout\);

\z18|sram~689\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1289\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L652Q) # !\z16|Mux29~19_combout\ & \z18|sram~561_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~561_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1289\,
	regout => \z18|sram~689_regout\);

\z18|sram~817\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1290\ = \z16|Mux28~11_combout\ & (\z18|sram~1289\ & \z18|sram~945_regout\ # !\z18|sram~1289\ & (P1L780Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1289\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~945_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1289\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1290\,
	regout => \z18|sram~817_regout\);

\z18|sram~1291\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1291_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & \z18|sram~1288\ # !\z16|Mux30~12_combout\ & (\z18|sram~1290\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1288\,
	datad => \z18|sram~1290\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1291_combout\);

\z18|sram~1294\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1294_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1291_combout\ & (\z18|sram~1293\) # !\z18|sram~1291_combout\ & \z18|sram~1286\) # !\z16|Mux31~8_combout\ & (\z18|sram~1291_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1286\,
	datac => \z18|sram~1293\,
	datad => \z18|sram~1291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1294_combout\);

\z18|sram~273\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~273_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~273_regout\);

\z18|sram~177\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~177_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~177_regout\);

\z18|sram~209\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1295\ = \z16|Mux31~8_combout\ & (P1L172Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~177_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~177_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1295\,
	regout => \z18|sram~209_regout\);

\z18|sram~241\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1296\ = \z16|Mux30~12_combout\ & (\z18|sram~1295\ & \z18|sram~273_regout\ # !\z18|sram~1295\ & (P1L204Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1295\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~273_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1295\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1296\,
	regout => \z18|sram~241_regout\);

\z18|sram~529\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~529_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~529_regout\);

\z18|sram~433\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~433_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~433_regout\);

\z18|sram~465\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1302\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L428Q) # !\z16|Mux31~8_combout\ & \z18|sram~433_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~433_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1302\,
	regout => \z18|sram~465_regout\);

\z18|sram~497\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1303\ = \z16|Mux30~12_combout\ & (\z18|sram~1302\ & \z18|sram~529_regout\ # !\z18|sram~1302\ & (P1L460Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1302\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~529_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1302\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1303\,
	regout => \z18|sram~497_regout\);

\z18|sram~145\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~145_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~145_regout\);

\z18|sram~49\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~49_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~49_regout\);

\z18|sram~113\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1299\ = \z16|Mux30~12_combout\ & (P1L76Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~49_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~49_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1299\,
	regout => \z18|sram~113_regout\);

\z18|sram~81\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1300\ = \z16|Mux31~8_combout\ & (\z18|sram~1299\ & \z18|sram~145_regout\ # !\z18|sram~1299\ & (P1L44Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1299\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~145_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1299\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1300\,
	regout => \z18|sram~81_regout\);

\z18|sram~401\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~401_regout\ = DFFEAS(\z8|rd2[11]~42\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[11]~42\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~401_regout\);

\z18|sram~305\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~305_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[11]~42\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[11]~42\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~305_regout\);

\z18|sram~369\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1297\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L332Q) # !\z16|Mux30~12_combout\ & \z18|sram~305_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~305_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1297\,
	regout => \z18|sram~369_regout\);

\z18|sram~337\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1298\ = \z16|Mux31~8_combout\ & (\z18|sram~1297\ & \z18|sram~401_regout\ # !\z18|sram~1297\ & (P1L300Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1297\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~401_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[11]~42\,
	datad => \z18|sram~1297\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1298\,
	regout => \z18|sram~337_regout\);

\z18|sram~1301\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1301_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # \z18|sram~1298\) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & \z18|sram~1300\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1300\,
	datad => \z18|sram~1298\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1301_combout\);

\z18|sram~1304\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1304_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1301_combout\ & (\z18|sram~1303\) # !\z18|sram~1301_combout\ & \z18|sram~1296\) # !\z16|Mux29~19_combout\ & (\z18|sram~1301_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1296\,
	datac => \z18|sram~1303\,
	datad => \z18|sram~1301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1304_combout\);

\z18|sram~1305\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1305_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1294_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1304_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1294_combout\,
	datad => \z18|sram~1304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1305_combout\);

\z5|y1[11]~132\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[11]~132_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~119_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z16|Add0~119_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[11]~132_combout\);

\rout2[11]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(11) = \z5|y1[11]~132_combout\ & (\z5|y1[11]~288_combout\ # !\z5|y1[10]~116_combout\) # !\z5|y1[11]~132_combout\ & \z16|result~75_combout\ & (\z5|y1[10]~116_combout\)
-- \rout2[11]~reg0_regout\ = DFFEAS(\z5|y1\(11), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~75_combout\,
	datab => \z5|y1[11]~288_combout\,
	datac => \z5|y1[11]~132_combout\,
	datad => \z5|y1[10]~116_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(11),
	regout => \rout2[11]~reg0_regout\);

\z8|mem~2287\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2287_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ # \z8|mem~2398\) # !\z13|mem_initial~66\ & !\z13|mem_initial~64_combout\ & \z8|mem~2286\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~66\,
	datab => \z13|mem_initial~64_combout\,
	datac => \z8|mem~2286\,
	datad => \z8|mem~2398\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2287_combout\);

\z8|mem~2290\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2290_combout\ = \z13|mem_initial~64_combout\ & (\z8|mem~2287_combout\ & (\z8|mem~2289\) # !\z8|mem~2287_combout\ & \z8|mem~2284\) # !\z13|mem_initial~64_combout\ & (\z8|mem~2287_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~64_combout\,
	datab => \z8|mem~2284\,
	datac => \z8|mem~2289\,
	datad => \z8|mem~2287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2290_combout\);

\z8|mem~2387\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2387_combout\ = \z12|pc_out\(4) & (\z8|mem~2282_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & (\z8|mem~2282_combout\) # !\z13|mem_initial~71_combout\ & \z8|mem~2290_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2290_combout\,
	datad => \z8|mem~2282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2387_combout\);

\z16|ShiftLeft0~70\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~70_combout\ = \z4|y1[1]~41_combout\ & \z8|mem~2387_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2386_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~2387_combout\,
	datac => \z8|mem~2386_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~70_combout\);

\z16|ShiftLeft0~76\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~76_combout\ = \z4|y1[0]~40_combout\ & \z16|ShiftLeft0~70_combout\ # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~42_combout\ # \z16|ShiftRight0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~70_combout\,
	datab => \z16|ShiftRight0~42_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z16|ShiftRight0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~76_combout\);

\z16|ShiftLeft0~77\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~77_combout\ = !\z4|y1[2]~42_combout\ & (\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~43_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~76_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~43_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~77_combout\);

\z16|ShiftLeft0~75\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~75_combout\ = \z4|y1[2]~42_combout\ & (\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~5_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftLeft0~5_combout\,
	datac => \z16|ShiftLeft0~58_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~75_combout\);

\z16|ShiftLeft0~78\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~78_combout\ = \z8|Equal0~1_combout\ & \z16|ShiftLeft0~23_combout\ & (\z16|ShiftLeft0~77_combout\ # \z16|ShiftLeft0~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftLeft0~23_combout\,
	datac => \z16|ShiftLeft0~77_combout\,
	datad => \z16|ShiftLeft0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~78_combout\);

\z16|result~46\ : cyclone_lcell
-- Equation(s):
-- \z16|result~46_combout\ = \z8|rd1[14]~42_combout\ # \z4|y1[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[14]~42_combout\,
	datac => \z4|y1[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~46_combout\);

\z5|y1[14]~144\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~144_combout\ = \z8|rd1[14]~42_combout\ & (\z17|aluoper[0]~6_combout\ # \z4|y1[14]~47_combout\) # !\z8|rd1[14]~42_combout\ & \z17|aluoper[0]~6_combout\ & \z4|y1[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8e8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[14]~42_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~144_combout\);

\z16|ShiftRight0~134\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~134_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~20_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~25_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~20_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~134_combout\);

\z5|y1[14]~145\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~145_combout\ = \z5|y1[10]~108_combout\ & (\z5|y1[10]~109_combout\ & (!\z16|ShiftRight0~135_combout\) # !\z5|y1[10]~109_combout\ & !\z5|y1[14]~144_combout\) # !\z5|y1[10]~108_combout\ & (\z5|y1[10]~109_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[14]~144_combout\,
	datab => \z5|y1[10]~108_combout\,
	datac => \z16|ShiftRight0~135_combout\,
	datad => \z5|y1[10]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~145_combout\);

\z5|y1[14]~146\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~146_combout\ = \z5|y1[14]~145_combout\ & (\z16|ShiftRight0~134_combout\ & !\z5|y1[10]~107_combout\) # !\z5|y1[14]~145_combout\ & (\z16|ShiftRight0~109_combout\ # \z5|y1[10]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0fca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~109_combout\,
	datab => \z16|ShiftRight0~134_combout\,
	datac => \z5|y1[14]~145_combout\,
	datad => \z5|y1[10]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~146_combout\);

\z5|y1[14]~147\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~147_combout\ = \z17|aluoper[0]~6_combout\ & !\z17|Mux4~0_combout\ & \z5|y1[14]~144_combout\ # !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ # \z5|y1[14]~146_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7564",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z5|y1[14]~144_combout\,
	datad => \z5|y1[14]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~147_combout\);

\z5|y1[14]~148\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~148_combout\ = \z5|y1[14]~147_combout\ & (!\z5|y1[10]~106_combout\ # !\z16|result~46_combout\) # !\z5|y1[14]~147_combout\ & \z16|ShiftLeft0~78_combout\ & (\z5|y1[10]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~78_combout\,
	datab => \z16|result~46_combout\,
	datac => \z5|y1[14]~147_combout\,
	datad => \z5|y1[10]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~148_combout\);

\z5|y1[14]~291\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~291_combout\ = \z5|y1[14]~148_combout\ & (\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z5|y1[14]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~291_combout\);

\z16|Add0~125\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~125_combout\ = \z16|Add0~182_combout\ $ \z8|rd1[14]~42_combout\ $ (!\z16|Add0~116\ & \z16|Add0~124\) # (\z16|Add0~116\ & \z16|Add0~124COUT1_249\)
-- \z16|Add0~126\ = CARRY(\z16|Add0~182_combout\ & !\z8|rd1[14]~42_combout\ & !\z16|Add0~124COUT1_249\ # !\z16|Add0~182_combout\ & (!\z16|Add0~124COUT1_249\ # !\z8|rd1[14]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~182_combout\,
	datab => \z8|rd1[14]~42_combout\,
	cin => \z16|Add0~116\,
	cin0 => \z16|Add0~124\,
	cin1 => \z16|Add0~124COUT1_249\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~125_combout\,
	cout => \z16|Add0~126\);

\z18|sram~532\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~532_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~532_regout\);

\z18|sram~436\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~436_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~436_regout\);

\z18|sram~500\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1365\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L463Q) # !\z16|Mux30~12_combout\ & \z18|sram~436_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~436_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1365\,
	regout => \z18|sram~500_regout\);

\z18|sram~468\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1366\ = \z16|Mux31~8_combout\ & (\z18|sram~1365\ & \z18|sram~532_regout\ # !\z18|sram~1365\ & (P1L431Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1365\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~532_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1365\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1366\,
	regout => \z18|sram~468_regout\);

\z18|sram~404\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~404_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~404_regout\);

\z18|sram~308\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~308_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~308_regout\);

\z18|sram~340\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1358\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L303Q) # !\z16|Mux31~8_combout\ & \z18|sram~308_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~308_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1358\,
	regout => \z18|sram~340_regout\);

\z18|sram~372\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1359\ = \z16|Mux30~12_combout\ & (\z18|sram~1358\ & \z18|sram~404_regout\ # !\z18|sram~1358\ & (P1L335Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1358\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~404_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1358\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1359\,
	regout => \z18|sram~372_regout\);

\z18|sram~276\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~276_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~276_regout\);

\z18|sram~180\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~180_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~180_regout\);

\z18|sram~244\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1360\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L207Q) # !\z16|Mux30~12_combout\ & \z18|sram~180_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~180_regout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1360\,
	regout => \z18|sram~244_regout\);

\z18|sram~212\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1361\ = \z16|Mux31~8_combout\ & (\z18|sram~1360\ & \z18|sram~276_regout\ # !\z18|sram~1360\ & (P1L175Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1360\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~276_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1360\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1361\,
	regout => \z18|sram~212_regout\);

\z18|sram~148\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~148_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~148_regout\);

\z18|sram~52\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~52_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~52_regout\);

\z18|sram~84\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1362\ = \z16|Mux31~8_combout\ & (P1L47Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~52_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~52_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1362\,
	regout => \z18|sram~84_regout\);

\z18|sram~116\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1363\ = \z16|Mux30~12_combout\ & (\z18|sram~1362\ & \z18|sram~148_regout\ # !\z18|sram~1362\ & (P1L79Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1362\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~148_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1362\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1363\,
	regout => \z18|sram~116_regout\);

\z18|sram~1364\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1364_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1361\ # !\z16|Mux29~19_combout\ & (\z18|sram~1363\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1361\,
	datad => \z18|sram~1363\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1364_combout\);

\z18|sram~1367\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1367_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1364_combout\ & \z18|sram~1366\ # !\z18|sram~1364_combout\ & (\z18|sram~1359\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1364_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1366\,
	datac => \z18|sram~1359\,
	datad => \z18|sram~1364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1367_combout\);

\z18|sram~1044\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1044_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1044_regout\);

\z18|sram~660\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~660_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~660_regout\);

\z18|sram~788\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1355\ = \z16|Mux29~19_combout\ & (P1L751Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~660_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~660_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1355\,
	regout => \z18|sram~788_regout\);

\z18|sram~916\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1356\ = \z16|Mux28~11_combout\ & (\z18|sram~1355\ & \z18|sram~1044_regout\ # !\z18|sram~1355\ & (P1L879Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1355\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1044_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1355\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1356\,
	regout => \z18|sram~916_regout\);

\z18|sram~1012\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1012_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1012_regout\);

\z8|mem~1368\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1368_combout\ = \z13|mem_initial~61\ & \z13|mem_initial~59\ # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & \z8|mem~1365\ # !\z13|mem_initial~59\ & (\z8|mem~1367\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1365\,
	datad => \z8|mem~1367\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1368_combout\);

\z8|mem~1371\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1371_combout\ = \z13|mem_initial~61\ & (\z8|mem~1368_combout\ & (\z8|mem~1370\) # !\z8|mem~1368_combout\ & \z8|mem~1363\) # !\z13|mem_initial~61\ & (\z8|mem~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1363\,
	datac => \z8|mem~1370\,
	datad => \z8|mem~1368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1371_combout\);

\z18|sram~628\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[14]~39\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1361_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1371_combout\))
-- \z18|sram~628_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1361_combout\,
	datad => \z8|mem~1371_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[14]~39\,
	regout => \z18|sram~628_regout\);

\z18|sram~884\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1348\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L847Q) # !\z16|Mux28~11_combout\ & \z18|sram~628_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~628_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1348\,
	regout => \z18|sram~884_regout\);

\z18|sram~756\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1349\ = \z16|Mux29~19_combout\ & (\z18|sram~1348\ & \z18|sram~1012_regout\ # !\z18|sram~1348\ & (P1L719Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1348\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1012_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1348\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1349\,
	regout => \z18|sram~756_regout\);

\z18|sram~980\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~980_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~980_regout\);

\z18|sram~596\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~596_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~596_regout\);

\z18|sram~724\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1350\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L687Q) # !\z16|Mux29~19_combout\ & \z18|sram~596_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~596_regout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1350\,
	regout => \z18|sram~724_regout\);

\z18|sram~852\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1351\ = \z16|Mux28~11_combout\ & (\z18|sram~1350\ & \z18|sram~980_regout\ # !\z18|sram~1350\ & (P1L815Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1350\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~980_regout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1350\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1351\,
	regout => \z18|sram~852_regout\);

\z18|sram~948\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~948_regout\ = DFFEAS(\z8|rd2[14]~39\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[14]~39\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~948_regout\);

\z18|sram~564\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~564_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[14]~39\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[14]~39\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~564_regout\);

\z18|sram~820\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1352\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L783Q) # !\z16|Mux28~11_combout\ & \z18|sram~564_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~564_regout\,
	datac => \z8|rd2[14]~39\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1352\,
	regout => \z18|sram~820_regout\);

\z18|sram~692\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1353\ = \z16|Mux29~19_combout\ & (\z18|sram~1352\ & \z18|sram~948_regout\ # !\z18|sram~1352\ & (P1L655Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1352\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~948_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[14]~39\,
	datad => \z18|sram~1352\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1353\,
	regout => \z18|sram~692_regout\);

\z18|sram~1354\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1354_combout\ = \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & \z18|sram~1351\ # !\z16|Mux31~8_combout\ & (\z18|sram~1353\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1351\,
	datad => \z18|sram~1353\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1354_combout\);

\z18|sram~1357\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1357_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1354_combout\ & \z18|sram~1356\ # !\z18|sram~1354_combout\ & (\z18|sram~1349\)) # !\z16|Mux30~12_combout\ & (\z18|sram~1354_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1356\,
	datac => \z18|sram~1349\,
	datad => \z18|sram~1354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1357_combout\);

\z18|sram~1368\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1368_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1357_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1367_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1367_combout\,
	datad => \z18|sram~1357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1368_combout\);

\z5|y1[14]~149\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[14]~149_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~125_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~125_combout\,
	datad => \z18|sram~1368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[14]~149_combout\);

\rout2[14]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(14) = \z5|y1[10]~116_combout\ & (\z5|y1[14]~149_combout\ & (\z5|y1[14]~291_combout\) # !\z5|y1[14]~149_combout\ & \z16|result~78_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[14]~149_combout\)
-- \rout2[14]~reg0_regout\ = DFFEAS(\z5|y1\(14), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~78_combout\,
	datab => \z5|y1[14]~291_combout\,
	datac => \z5|y1[10]~116_combout\,
	datad => \z5|y1[14]~149_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(14),
	regout => \rout2[14]~reg0_regout\);

\z8|mem~596\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~596_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2355_combout\, \z5|y1\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z5|y1\(14),
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~596_regout\);

\z8|mem~1358\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1358_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2449\ # !\z13|mem_initial~55\ & (\z8|mem~1357\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2449\,
	datad => \z8|mem~1357\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1358_combout\);

\z8|mem~1361\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1361_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1358_combout\ & \z8|mem~1360\ # !\z8|mem~1358_combout\ & (\z8|mem~1355\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1358_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1360\,
	datac => \z8|mem~1355\,
	datad => \z8|mem~1358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1361_combout\);

\z4|y1[14]~47\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[14]~47_combout\ = \z13|mem_initial~74\ & (\z13|mem_initial~51\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & \z13|mem_initial~51\ # !\z13|mem_initial~80\ & (\z8|rd2[14]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~51\,
	datad => \z8|rd2[14]~39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[14]~47_combout\);

\z16|Add0~182\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~182_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & !\z4|y1[14]~47_combout\ # !\z17|Mux4~0_combout\ & (\z4|y1[14]~47_combout\ # \z17|aluoper[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0076",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z4|y1[14]~47_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~182_combout\);

\z18|sram~281\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~281_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~281_regout\);

\z18|sram~185\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~185_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~185_regout\);

\z18|sram~217\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1463\ = \z16|Mux31~8_combout\ & (P1L180Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~185_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~185_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1463\,
	regout => \z18|sram~217_regout\);

\z18|sram~249\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1464\ = \z18|sram~1463\ & (\z18|sram~281_regout\ # !\z16|Mux30~12_combout\) # !\z18|sram~1463\ & (P1L212Q & \z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~281_regout\,
	datab => \z18|sram~1463\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1464\,
	regout => \z18|sram~249_regout\);

\z18|sram~537\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~537_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[19]~57\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~537_regout\);

\z18|sram~441\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~441_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[19]~57\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~441_regout\);

\z18|sram~473\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1470\ = \z16|Mux31~8_combout\ & (P1L436Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~441_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~441_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1470\,
	regout => \z18|sram~473_regout\);

\z18|sram~505\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1471\ = \z16|Mux30~12_combout\ & (\z18|sram~1470\ & \z18|sram~537_regout\ # !\z18|sram~1470\ & (P1L468Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1470\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~537_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1470\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1471\,
	regout => \z18|sram~505_regout\);

\z18|sram~153\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~153_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~153_regout\);

\z18|sram~57\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~57_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[19]~57\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~57_regout\);

\z18|sram~121\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1467\ = \z16|Mux30~12_combout\ & (P1L84Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~57_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~57_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1467\,
	regout => \z18|sram~121_regout\);

\z18|sram~89\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1468\ = \z16|Mux31~8_combout\ & (\z18|sram~1467\ & \z18|sram~153_regout\ # !\z18|sram~1467\ & (P1L52Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1467\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~153_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1467\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1468\,
	regout => \z18|sram~89_regout\);

\z18|sram~409\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~409_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~409_regout\);

\z18|sram~313\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~313_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[19]~57\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~313_regout\);

\z18|sram~377\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1465\ = \z16|Mux30~12_combout\ & (P1L340Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~313_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~313_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1465\,
	regout => \z18|sram~377_regout\);

\z18|sram~345\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1466\ = \z16|Mux31~8_combout\ & (\z18|sram~1465\ & \z18|sram~409_regout\ # !\z18|sram~1465\ & (P1L308Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1465\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~409_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1465\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1466\,
	regout => \z18|sram~345_regout\);

\z18|sram~1469\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1469_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1466\) # !\z16|Mux28~11_combout\ & \z18|sram~1468\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1468\,
	datac => \z16|Mux28~11_combout\,
	datad => \z18|sram~1466\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1469_combout\);

\z18|sram~1472\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1472_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1469_combout\ & (\z18|sram~1471\) # !\z18|sram~1469_combout\ & \z18|sram~1464\) # !\z16|Mux29~19_combout\ & (\z18|sram~1469_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1464\,
	datac => \z18|sram~1471\,
	datad => \z18|sram~1469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1472_combout\);

\z18|sram~985\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~985_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~985_regout\);

\z18|sram~857\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1453\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L820Q) # !\z16|Mux28~11_combout\ & \z18|sram~601_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~601_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1453\,
	regout => \z18|sram~857_regout\);

\z18|sram~729\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1454\ = \z16|Mux29~19_combout\ & (\z18|sram~1453\ & \z18|sram~985_regout\ # !\z18|sram~1453\ & (P1L692Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1453\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~985_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1453\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1454\,
	regout => \z18|sram~729_regout\);

\z18|sram~1049\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1049_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1049_regout\);

\z18|sram~665\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~665_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~665_regout\);

\z18|sram~921\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1460\ = \z16|Mux28~11_combout\ & (P1L884Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~665_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~665_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1460\,
	regout => \z18|sram~921_regout\);

\z18|sram~793\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1461\ = \z16|Mux29~19_combout\ & (\z18|sram~1460\ & \z18|sram~1049_regout\ # !\z18|sram~1460\ & (P1L756Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1460\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1049_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1460\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1461\,
	regout => \z18|sram~793_regout\);

\z18|sram~953\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~953_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~953_regout\);

\z18|sram~569\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~569_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~569_regout\);

\z18|sram~697\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1457\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L660Q) # !\z16|Mux29~19_combout\ & \z18|sram~569_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~569_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1457\,
	regout => \z18|sram~697_regout\);

\z18|sram~825\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1458\ = \z16|Mux28~11_combout\ & (\z18|sram~1457\ & \z18|sram~953_regout\ # !\z18|sram~1457\ & (P1L788Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1457\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~953_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1457\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1458\,
	regout => \z18|sram~825_regout\);

\z18|sram~1017\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1017_regout\ = DFFEAS(\z8|rd2[19]~57\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[19]~57\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1017_regout\);

\z18|sram~633\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~633_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[19]~57\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[19]~57\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~633_regout\);

\z18|sram~761\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1455\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L724Q) # !\z16|Mux29~19_combout\ & \z18|sram~633_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~633_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1455\,
	regout => \z18|sram~761_regout\);

\z18|sram~889\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1456\ = \z16|Mux28~11_combout\ & (\z18|sram~1455\ & \z18|sram~1017_regout\ # !\z18|sram~1455\ & (P1L852Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1455\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1017_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[19]~57\,
	datad => \z18|sram~1455\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1456\,
	regout => \z18|sram~889_regout\);

\z18|sram~1459\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1459_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1456\) # !\z16|Mux30~12_combout\ & \z18|sram~1458\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1458\,
	datad => \z18|sram~1456\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1459_combout\);

\z18|sram~1462\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1462_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1459_combout\ & (\z18|sram~1461\) # !\z18|sram~1459_combout\ & \z18|sram~1454\) # !\z16|Mux31~8_combout\ & (\z18|sram~1459_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1454\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1461\,
	datad => \z18|sram~1459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1462_combout\);

\z18|sram~1473\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1473_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1462_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1472_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1472_combout\,
	datad => \z18|sram~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1473_combout\);

\z5|y1[19]~181\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~181_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~135_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~135_combout\,
	datad => \z18|sram~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~181_combout\);

\z16|result~19\ : cyclone_lcell
-- Equation(s):
-- \z16|result~19_combout\ = \z8|mem~2375_combout\ & (\z8|Equal0~1_combout\ & \z4|y1[19]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2375_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[19]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~19_combout\);

\z16|ShiftRight0~52\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~52_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~49_combout\) # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~49_combout\,
	datad => \z16|ShiftRight0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~52_combout\);

\z16|ShiftRight0~45\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~45_combout\ = \z8|mem~2364_combout\ & \z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~22_combout\ # \z16|ShiftRight0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~22_combout\,
	datab => \z8|mem~2364_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~45_combout\);

\z16|ShiftRight0~144\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~144_combout\ = \z16|ShiftRight0~45_combout\ # !\z4|y1[2]~42_combout\ & \z8|Equal0~1_combout\ & \z16|ShiftRight0~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftRight0~45_combout\,
	datad => \z16|ShiftRight0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~144_combout\);

\z16|ShiftRight0~53\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~53_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~144_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftRight0~22_combout\ & \z16|ShiftRight0~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftRight0~22_combout\,
	datac => \z16|ShiftRight0~52_combout\,
	datad => \z16|ShiftRight0~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~53_combout\);

\z16|result~51\ : cyclone_lcell
-- Equation(s):
-- \z16|result~51_combout\ = \z4|y1[19]~65_combout\ # \z8|mem~2375_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2375_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[19]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~51_combout\);

\z16|ShiftLeft0~95\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~95_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~46_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~62_combout\,
	datad => \z16|ShiftLeft0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~95_combout\);

\z16|ShiftLeft0~131\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~131_combout\ = \z8|Equal0~1_combout\ & !\z4|y1[2]~42_combout\ & !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftLeft0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~131_combout\);

\z5|y1[19]~176\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~176_combout\ = \z5|y1[22]~157_combout\ & \z16|ShiftLeft0~131_combout\ & \z5|y1[22]~156_combout\ # !\z5|y1[22]~157_combout\ & (!\z16|result~51_combout\ # !\z5|y1[22]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "85d5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~157_combout\,
	datab => \z16|ShiftLeft0~131_combout\,
	datac => \z5|y1[22]~156_combout\,
	datad => \z16|result~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~176_combout\);

\z5|y1[19]~177\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~177_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[19]~176_combout\ & (\z16|ShiftLeft0~98_combout\) # !\z5|y1[19]~176_combout\ & \z16|ShiftLeft0~95_combout\) # !\z16|Mux30~8_combout\ & (\z5|y1[19]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~95_combout\,
	datab => \z16|ShiftLeft0~98_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[19]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~177_combout\);

\z5|y1[19]~178\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~178_combout\ = !\z17|aluoper[3]~5_combout\ & (\z5|y1[19]~177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[19]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~178_combout\);

\z5|y1[19]~179\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~179_combout\ = \z5|y1[5]~78_combout\ & (\z5|y1[5]~77_combout\ & (\z5|y1[19]~178_combout\) # !\z5|y1[5]~77_combout\ & \z16|result~51_combout\) # !\z5|y1[5]~78_combout\ & (!\z5|y1[5]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ad0d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[5]~78_combout\,
	datab => \z16|result~51_combout\,
	datac => \z5|y1[5]~77_combout\,
	datad => \z5|y1[19]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~179_combout\);

\z5|y1[19]~180\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[19]~180_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[19]~179_combout\ & \z16|result~19_combout\ # !\z5|y1[19]~179_combout\ & (\z16|ShiftRight0~53_combout\)) # !\z5|y1[22]~155_combout\ & (\z5|y1[19]~179_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~19_combout\,
	datab => \z16|ShiftRight0~53_combout\,
	datac => \z5|y1[22]~155_combout\,
	datad => \z5|y1[19]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[19]~180_combout\);

\rout2[19]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(19) = \z5|y1[10]~116_combout\ & (\z5|y1[19]~181_combout\ & (\z5|y1[19]~180_combout\) # !\z5|y1[19]~181_combout\ & \z16|result~83_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[19]~181_combout\)
-- \rout2[19]~reg0_regout\ = DFFEAS(\z5|y1\(19), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~83_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z5|y1[19]~181_combout\,
	datad => \z5|y1[19]~180_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(19),
	regout => \rout2[19]~reg0_regout\);

\z8|mem~281\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2003\ = \z13|mem_initial~66\ & (\z8|mem~2002\ & \z8|mem~249_regout\ # !\z8|mem~2002\ & (F1L216Q)) # !\z13|mem_initial~66\ & (\z8|mem~2002\)
-- \z8|mem~281_regout\ = DFFEAS(\z8|mem~2003\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2335_combout\, \z5|y1\(19), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~249_regout\,
	datac => \z5|y1\(19),
	datad => \z8|mem~2002\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2335_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2003\,
	regout => \z8|mem~281_regout\);

\z8|mem~2008\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2008_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~2005\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~2007\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2005\,
	datad => \z8|mem~2007\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2008_combout\);

\z8|mem~2011\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2011_combout\ = \z13|mem_initial~68\ & (\z8|mem~2008_combout\ & (\z8|mem~2010\) # !\z8|mem~2008_combout\ & \z8|mem~2003\) # !\z13|mem_initial~68\ & (\z8|mem~2008_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2003\,
	datac => \z8|mem~2010\,
	datad => \z8|mem~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2011_combout\);

\z8|mem~2375\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2375_combout\ = \z13|mem_initial~71_combout\ & (\z8|mem~2011_combout\) # !\z13|mem_initial~71_combout\ & (\z12|pc_out\(4) & \z8|mem~2011_combout\ # !\z12|pc_out\(4) & (\z8|mem~2019_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~71_combout\,
	datab => \z12|pc_out\(4),
	datac => \z8|mem~2011_combout\,
	datad => \z8|mem~2019_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2375_combout\);

\z16|ShiftRight0~68\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~68_combout\ = \z8|mem~2375_combout\ & \z4|y1[1]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|mem~2375_combout\,
	datad => \z4|y1[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~68_combout\);

\z16|ShiftRight0~69\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~69_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~27_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~67_combout\ # \z16|ShiftRight0~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe32",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~67_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~68_combout\,
	datad => \z16|ShiftRight0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~69_combout\);

\z16|ShiftRight0~74\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~74_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~71_combout\ # !\z4|y1[3]~43_combout\) # !\z4|y1[2]~42_combout\ & \z4|y1[3]~43_combout\ & \z16|ShiftRight0~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftRight0~73_combout\,
	datad => \z16|ShiftRight0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~74_combout\);

\z16|ShiftRight0~75\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~75_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~74_combout\) # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~74_combout\ & (\z16|ShiftRight0~66_combout\) # !\z16|ShiftRight0~74_combout\ & \z16|ShiftRight0~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftRight0~69_combout\,
	datac => \z16|ShiftRight0~66_combout\,
	datad => \z16|ShiftRight0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~75_combout\);

\z16|ShiftRight0~140\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~140_combout\ = \z8|Equal0~1_combout\ & \z16|ShiftLeft0~23_combout\ & \z16|ShiftRight0~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z16|ShiftLeft0~23_combout\,
	datac => \z16|ShiftRight0~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~140_combout\);

\z16|result~17\ : cyclone_lcell
-- Equation(s):
-- \z16|result~17_combout\ = \z4|y1[17]~66_combout\ & (\z8|Equal0~1_combout\ & \z8|mem~2384_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[17]~66_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~17_combout\);

\z16|result~49\ : cyclone_lcell
-- Equation(s):
-- \z16|result~49_combout\ = \z4|y1[17]~66_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2384_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datac => \z4|y1[17]~66_combout\,
	datad => \z8|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~49_combout\);

\z16|ShiftLeft0~87\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~87_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~37_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z16|ShiftLeft0~37_combout\,
	datad => \z16|ShiftLeft0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~87_combout\);

\z16|ShiftLeft0~91\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~91_combout\ = !\z16|ShiftLeft0~25_combout\ & \z16|ShiftLeft0~19_combout\ & \z8|Equal0~1_combout\ & !\z4|y1[3]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~25_combout\,
	datab => \z16|ShiftLeft0~19_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~91_combout\);

\z5|y1[17]~164\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~164_combout\ = \z5|y1[22]~157_combout\ & \z16|ShiftLeft0~91_combout\ & (\z5|y1[22]~156_combout\) # !\z5|y1[22]~157_combout\ & (!\z5|y1[22]~156_combout\ # !\z16|result~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d55",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~157_combout\,
	datab => \z16|ShiftLeft0~91_combout\,
	datac => \z16|result~49_combout\,
	datad => \z5|y1[22]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~164_combout\);

\z5|y1[17]~165\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~165_combout\ = \z16|Mux30~8_combout\ & (\z5|y1[17]~164_combout\ & \z16|ShiftLeft0~90_combout\ # !\z5|y1[17]~164_combout\ & (\z16|ShiftLeft0~87_combout\)) # !\z16|Mux30~8_combout\ & (\z5|y1[17]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~90_combout\,
	datab => \z16|ShiftLeft0~87_combout\,
	datac => \z16|Mux30~8_combout\,
	datad => \z5|y1[17]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~165_combout\);

\z5|y1[17]~166\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~166_combout\ = !\z17|aluoper[3]~5_combout\ & (\z5|y1[17]~165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z5|y1[17]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~166_combout\);

\z5|y1[17]~167\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~167_combout\ = \z5|y1[5]~77_combout\ & (\z5|y1[17]~166_combout\ & \z5|y1[5]~78_combout\) # !\z5|y1[5]~77_combout\ & (\z16|result~49_combout\ # !\z5|y1[5]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e233",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~49_combout\,
	datab => \z5|y1[5]~77_combout\,
	datac => \z5|y1[17]~166_combout\,
	datad => \z5|y1[5]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~167_combout\);

\z5|y1[17]~168\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~168_combout\ = \z5|y1[22]~155_combout\ & (\z5|y1[17]~167_combout\ & (\z16|result~17_combout\) # !\z5|y1[17]~167_combout\ & \z16|ShiftRight0~140_combout\) # !\z5|y1[22]~155_combout\ & (\z5|y1[17]~167_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[22]~155_combout\,
	datab => \z16|ShiftRight0~140_combout\,
	datac => \z16|result~17_combout\,
	datad => \z5|y1[17]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~168_combout\);

\z18|sram~1047\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1047_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1047_regout\);

\z18|sram~663\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~663_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[17]~58\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~663_regout\);

\z18|sram~919\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1418\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L882Q) # !\z16|Mux28~11_combout\ & \z18|sram~663_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~663_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1418\,
	regout => \z18|sram~919_regout\);

\z18|sram~791\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1419\ = \z16|Mux29~19_combout\ & (\z18|sram~1418\ & \z18|sram~1047_regout\ # !\z18|sram~1418\ & (P1L754Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1418\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1047_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1418\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1419\,
	regout => \z18|sram~791_regout\);

\z18|sram~983\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~983_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~983_regout\);

\z18|sram~855\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1411\ = \z16|Mux28~11_combout\ & (P1L818Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~599_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~599_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1411\,
	regout => \z18|sram~855_regout\);

\z18|sram~727\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1412\ = \z16|Mux29~19_combout\ & (\z18|sram~1411\ & \z18|sram~983_regout\ # !\z18|sram~1411\ & (P1L690Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1411\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~983_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1411\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1412\,
	regout => \z18|sram~727_regout\);

\z18|sram~951\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~951_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~951_regout\);

\z18|sram~567\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~567_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[17]~58\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~567_regout\);

\z18|sram~695\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1415\ = \z16|Mux29~19_combout\ & (P1L658Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~567_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~567_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1415\,
	regout => \z18|sram~695_regout\);

\z18|sram~823\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1416\ = \z16|Mux28~11_combout\ & (\z18|sram~1415\ & \z18|sram~951_regout\ # !\z18|sram~1415\ & (P1L786Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1415\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~951_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1415\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1416\,
	regout => \z18|sram~823_regout\);

\z18|sram~1015\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1015_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1015_regout\);

\z18|sram~631\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~631_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~631_regout\);

\z18|sram~759\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1413\ = \z16|Mux29~19_combout\ & (P1L722Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~631_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~631_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1413\,
	regout => \z18|sram~759_regout\);

\z18|sram~887\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1414\ = \z16|Mux28~11_combout\ & (\z18|sram~1413\ & \z18|sram~1015_regout\ # !\z18|sram~1413\ & (P1L850Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1413\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1015_regout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1413\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1414\,
	regout => \z18|sram~887_regout\);

\z18|sram~1417\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1417_combout\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ # \z18|sram~1414\) # !\z16|Mux30~12_combout\ & !\z16|Mux31~8_combout\ & \z18|sram~1416\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1416\,
	datad => \z18|sram~1414\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1417_combout\);

\z18|sram~1420\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1420_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1417_combout\ & \z18|sram~1419\ # !\z18|sram~1417_combout\ & (\z18|sram~1412\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1417_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1419\,
	datac => \z18|sram~1412\,
	datad => \z18|sram~1417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1420_combout\);

\z18|sram~279\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~279_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~279_regout\);

\z18|sram~183\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~183_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[17]~58\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~183_regout\);

\z18|sram~215\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1421\ = \z16|Mux31~8_combout\ & (P1L178Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~183_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~183_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1421\,
	regout => \z18|sram~215_regout\);

\z18|sram~247\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1422\ = \z16|Mux30~12_combout\ & (\z18|sram~1421\ & \z18|sram~279_regout\ # !\z18|sram~1421\ & (P1L210Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1421\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~279_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1421\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1422\,
	regout => \z18|sram~247_regout\);

\z18|sram~535\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~535_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~535_regout\);

\z18|sram~439\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~439_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~439_regout\);

\z18|sram~471\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1428\ = \z16|Mux31~8_combout\ & (P1L434Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~439_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~439_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1428\,
	regout => \z18|sram~471_regout\);

\z18|sram~503\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1429\ = \z16|Mux30~12_combout\ & (\z18|sram~1428\ & \z18|sram~535_regout\ # !\z18|sram~1428\ & (P1L466Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1428\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~535_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1428\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1429\,
	regout => \z18|sram~503_regout\);

\z18|sram~407\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~407_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[17]~58\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~407_regout\);

\z18|sram~311\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~311_regout\ = DFFEAS(\z8|rd2[17]~58\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[17]~58\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~311_regout\);

\z18|sram~375\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1423\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L338Q) # !\z16|Mux30~12_combout\ & \z18|sram~311_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~311_regout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1423\,
	regout => \z18|sram~375_regout\);

\z18|sram~343\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1424\ = \z16|Mux31~8_combout\ & (\z18|sram~1423\ & \z18|sram~407_regout\ # !\z18|sram~1423\ & (P1L306Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1423\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~407_regout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1423\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1424\,
	regout => \z18|sram~343_regout\);

\z18|sram~151\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~151_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~151_regout\);

\z18|sram~55\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~55_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[17]~58\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[17]~58\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~55_regout\);

\z18|sram~119\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1425\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L82Q) # !\z16|Mux30~12_combout\ & \z18|sram~55_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~55_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1425\,
	regout => \z18|sram~119_regout\);

\z18|sram~87\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1426\ = \z16|Mux31~8_combout\ & (\z18|sram~1425\ & \z18|sram~151_regout\ # !\z18|sram~1425\ & (P1L50Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1425\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~151_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[17]~58\,
	datad => \z18|sram~1425\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1426\,
	regout => \z18|sram~87_regout\);

\z18|sram~1427\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1427_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & \z18|sram~1424\ # !\z16|Mux28~11_combout\ & (\z18|sram~1426\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1424\,
	datad => \z18|sram~1426\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1427_combout\);

\z18|sram~1430\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1430_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1427_combout\ & (\z18|sram~1429\) # !\z18|sram~1427_combout\ & \z18|sram~1422\) # !\z16|Mux29~19_combout\ & (\z18|sram~1427_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1422\,
	datac => \z18|sram~1429\,
	datad => \z18|sram~1427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1430_combout\);

\z18|sram~1431\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1431_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1420_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1430_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1420_combout\,
	datad => \z18|sram~1430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1431_combout\);

\z5|y1[17]~169\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[17]~169_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~131_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1431_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z16|Add0~131_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[17]~169_combout\);

\rout2[17]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(17) = \z5|y1[10]~116_combout\ & (\z5|y1[17]~169_combout\ & (\z5|y1[17]~168_combout\) # !\z5|y1[17]~169_combout\ & \z16|result~81_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[17]~169_combout\)
-- \rout2[17]~reg0_regout\ = DFFEAS(\z5|y1\(17), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[10]~116_combout\,
	datab => \z16|result~81_combout\,
	datac => \z5|y1[17]~168_combout\,
	datad => \z5|y1[17]~169_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(17),
	regout => \rout2[17]~reg0_regout\);

\z8|mem~535\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2191\ = \z13|mem_initial~66\ & (\z8|mem~2190\ & \z8|mem~503_regout\ # !\z8|mem~2190\ & (F1L470Q)) # !\z13|mem_initial~66\ & (\z8|mem~2190\)
-- \z8|mem~535_regout\ = DFFEAS(\z8|mem~2191\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2391_combout\, \z5|y1\(17), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~503_regout\,
	datac => \z5|y1\(17),
	datad => \z8|mem~2190\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2191\,
	regout => \z8|mem~535_regout\);

\z8|mem~2189\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2189_combout\ = \z13|mem_initial~70\ & (\z13|mem_initial~68\ # \z8|mem~2186\) # !\z13|mem_initial~70\ & !\z13|mem_initial~68\ & (\z8|mem~2188\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2186\,
	datad => \z8|mem~2188\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2189_combout\);

\z8|mem~2192\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2192_combout\ = \z13|mem_initial~68\ & (\z8|mem~2189_combout\ & \z8|mem~2191\ # !\z8|mem~2189_combout\ & (\z8|mem~2184\)) # !\z13|mem_initial~68\ & (\z8|mem~2189_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2191\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~2184\,
	datad => \z8|mem~2189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2192_combout\);

\z8|mem~2384\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2384_combout\ = \z12|pc_out\(4) & (\z8|mem~2192_combout\) # !\z12|pc_out\(4) & (\z13|mem_initial~71_combout\ & \z8|mem~2192_combout\ # !\z13|mem_initial~71_combout\ & (\z8|mem~2200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(4),
	datab => \z13|mem_initial~71_combout\,
	datac => \z8|mem~2192_combout\,
	datad => \z8|mem~2200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2384_combout\);

\z16|ShiftRight0~67\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~67_combout\ = !\z4|y1[1]~41_combout\ & \z8|mem~2384_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~67_combout\);

\z16|ShiftRight0~95\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~95_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~67_combout\ # \z16|ShiftRight0~68_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~67_combout\,
	datac => \z16|ShiftRight0~68_combout\,
	datad => \z16|ShiftRight0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~95_combout\);

\z16|ShiftRight0~117\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~117_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~92_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~95_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~92_combout\,
	datad => \z8|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~117_combout\);

\z16|ShiftRight0~85\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~85_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~80_combout\) # !\z4|y1[0]~40_combout\ & \z16|ShiftRight0~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~55_combout\,
	datad => \z16|ShiftRight0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~85_combout\);

\z16|ShiftRight0~82\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~82_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~76_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~60_combout\ # \z16|ShiftRight0~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftRight0~60_combout\,
	datac => \z16|ShiftRight0~61_combout\,
	datad => \z16|ShiftRight0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~82_combout\);

\z16|ShiftRight0~118\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~118_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~82_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~85_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~118_combout\);

\z16|result~8\ : cyclone_lcell
-- Equation(s):
-- \z16|result~8_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2381_combout\ & !\z4|y1[8]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~2381_combout\,
	datad => \z4|y1[8]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~8_combout\);

\z5|y1[8]~110\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~110_combout\ = \z5|y1[10]~109_combout\ & \z16|ShiftRight0~119_combout\ & \z5|y1[10]~108_combout\ # !\z5|y1[10]~109_combout\ & (\z16|result~8_combout\ # !\z5|y1[10]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b383",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~119_combout\,
	datab => \z5|y1[10]~109_combout\,
	datac => \z5|y1[10]~108_combout\,
	datad => \z16|result~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~110_combout\);

\z5|y1[8]~111\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~111_combout\ = \z5|y1[10]~107_combout\ & (\z5|y1[8]~110_combout\) # !\z5|y1[10]~107_combout\ & (\z5|y1[8]~110_combout\ & (\z16|ShiftRight0~118_combout\) # !\z5|y1[8]~110_combout\ & \z16|ShiftRight0~117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~107_combout\,
	datab => \z16|ShiftRight0~117_combout\,
	datac => \z16|ShiftRight0~118_combout\,
	datad => \z5|y1[8]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~111_combout\);

\z5|y1[8]~112\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~112_combout\ = \z17|Mux4~0_combout\ & (!\z17|aluoper[0]~6_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[0]~6_combout\ & \z16|result~40_combout\ # !\z17|aluoper[0]~6_combout\ & (\z5|y1[8]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "44fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z16|result~40_combout\,
	datac => \z5|y1[8]~111_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~112_combout\);

\z5|y1[8]~113\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~113_combout\ = \z5|y1[8]~112_combout\ & (!\z5|y1[10]~106_combout\ # !\z16|result~40_combout\) # !\z5|y1[8]~112_combout\ & \z16|ShiftLeft0~51_combout\ & (\z5|y1[10]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3af0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~51_combout\,
	datab => \z16|result~40_combout\,
	datac => \z5|y1[8]~112_combout\,
	datad => \z5|y1[10]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~113_combout\);

\z5|y1[8]~284\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~284_combout\ = \z5|y1[8]~113_combout\ & (\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z5|y1[8]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~284_combout\);

\z16|result~72\ : cyclone_lcell
-- Equation(s):
-- \z16|result~72_combout\ = \z8|rd1[8]~40_combout\ $ \z4|y1[8]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|rd1[8]~40_combout\,
	datac => \z4|y1[8]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~72_combout\);

\z18|sram~622\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[8]~62\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1803_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1795_combout\))
-- \z18|sram~622_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|mem~1803_combout\,
	datac => \z8|Equal1~1_combout\,
	datad => \z8|mem~1795_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[8]~62\,
	regout => \z18|sram~622_regout\);

\z18|sram~526\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~526_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~526_regout\);

\z18|sram~430\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~430_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~430_regout\);

\z18|sram~494\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1239\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L457Q) # !\z16|Mux30~12_combout\ & \z18|sram~430_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~430_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1239\,
	regout => \z18|sram~494_regout\);

\z18|sram~462\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1240\ = \z16|Mux31~8_combout\ & (\z18|sram~1239\ & \z18|sram~526_regout\ # !\z18|sram~1239\ & (P1L425Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1239\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~526_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1239\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1240\,
	regout => \z18|sram~462_regout\);

\z18|sram~398\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~398_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~398_regout\);

\z18|sram~302\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~302_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[8]~62\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~302_regout\);

\z18|sram~334\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1232\ = \z16|Mux31~8_combout\ & (P1L297Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~302_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~302_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1232\,
	regout => \z18|sram~334_regout\);

\z18|sram~366\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1233\ = \z16|Mux30~12_combout\ & (\z18|sram~1232\ & \z18|sram~398_regout\ # !\z18|sram~1232\ & (P1L329Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1232\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~398_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1232\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1233\,
	regout => \z18|sram~366_regout\);

\z18|sram~270\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~270_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~270_regout\);

\z18|sram~174\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~174_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~174_regout\);

\z18|sram~238\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1234\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L201Q) # !\z16|Mux30~12_combout\ & \z18|sram~174_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~174_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1234\,
	regout => \z18|sram~238_regout\);

\z18|sram~206\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1235\ = \z16|Mux31~8_combout\ & (\z18|sram~1234\ & \z18|sram~270_regout\ # !\z18|sram~1234\ & (P1L169Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1234\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~270_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1234\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1235\,
	regout => \z18|sram~206_regout\);

\z18|sram~142\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~142_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[8]~62\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~142_regout\);

\z18|sram~46\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~46_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~46_regout\);

\z18|sram~78\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1236\ = \z16|Mux31~8_combout\ & (P1L41Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~46_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~46_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1236\,
	regout => \z18|sram~78_regout\);

\z18|sram~110\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1237\ = \z16|Mux30~12_combout\ & (\z18|sram~1236\ & \z18|sram~142_regout\ # !\z18|sram~1236\ & (P1L73Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1236\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~142_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1236\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1237\,
	regout => \z18|sram~110_regout\);

\z18|sram~1238\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1238_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1235\ # !\z16|Mux29~19_combout\ & (\z18|sram~1237\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1235\,
	datad => \z18|sram~1237\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1238_combout\);

\z18|sram~1241\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1241_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1238_combout\ & \z18|sram~1240\ # !\z18|sram~1238_combout\ & (\z18|sram~1233\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1238_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1240\,
	datac => \z18|sram~1233\,
	datad => \z18|sram~1238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1241_combout\);

\z18|sram~1038\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1038_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1038_regout\);

\z18|sram~654\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~654_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~654_regout\);

\z18|sram~782\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1229\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L745Q) # !\z16|Mux29~19_combout\ & \z18|sram~654_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~654_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1229\,
	regout => \z18|sram~782_regout\);

\z18|sram~910\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1230\ = \z16|Mux28~11_combout\ & (\z18|sram~1229\ & \z18|sram~1038_regout\ # !\z18|sram~1229\ & (P1L873Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1229\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1038_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1229\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1230\,
	regout => \z18|sram~910_regout\);

\z18|sram~1006\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1006_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1006_regout\);

\z18|sram~878\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1222\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L841Q) # !\z16|Mux28~11_combout\ & \z18|sram~622_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~622_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1222\,
	regout => \z18|sram~878_regout\);

\z18|sram~750\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1223\ = \z16|Mux29~19_combout\ & (\z18|sram~1222\ & \z18|sram~1006_regout\ # !\z18|sram~1222\ & (P1L713Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1222\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1006_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1222\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1223\,
	regout => \z18|sram~750_regout\);

\z18|sram~974\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~974_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[8]~62\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[8]~62\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~974_regout\);

\z18|sram~590\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~590_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[8]~62\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~590_regout\);

\z18|sram~718\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1224\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L681Q) # !\z16|Mux29~19_combout\ & \z18|sram~590_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~590_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1224\,
	regout => \z18|sram~718_regout\);

\z18|sram~846\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1225\ = \z16|Mux28~11_combout\ & (\z18|sram~1224\ & \z18|sram~974_regout\ # !\z18|sram~1224\ & (P1L809Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1224\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~974_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1224\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1225\,
	regout => \z18|sram~846_regout\);

\z18|sram~942\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~942_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[8]~62\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~942_regout\);

\z18|sram~558\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~558_regout\ = DFFEAS(\z8|rd2[8]~62\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[8]~62\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~558_regout\);

\z18|sram~814\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1226\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L777Q) # !\z16|Mux28~11_combout\ & \z18|sram~558_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~558_regout\,
	datac => \z8|rd2[8]~62\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1226\,
	regout => \z18|sram~814_regout\);

\z18|sram~686\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1227\ = \z16|Mux29~19_combout\ & (\z18|sram~1226\ & \z18|sram~942_regout\ # !\z18|sram~1226\ & (P1L649Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1226\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~942_regout\,
	datac => \z8|rd2[8]~62\,
	datad => \z18|sram~1226\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1227\,
	regout => \z18|sram~686_regout\);

\z18|sram~1228\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1228_combout\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & \z18|sram~1225\ # !\z16|Mux31~8_combout\ & (\z18|sram~1227\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1225\,
	datac => \z16|Mux31~8_combout\,
	datad => \z18|sram~1227\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1228_combout\);

\z18|sram~1231\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1231_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1228_combout\ & \z18|sram~1230\ # !\z18|sram~1228_combout\ & (\z18|sram~1223\)) # !\z16|Mux30~12_combout\ & (\z18|sram~1228_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1230\,
	datac => \z18|sram~1223\,
	datad => \z18|sram~1228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1231_combout\);

\z18|sram~1242\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1242_combout\ = \z16|Mux27~9_combout\ & (\z18|sram~1231_combout\) # !\z16|Mux27~9_combout\ & (\z18|sram~1241_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datac => \z18|sram~1241_combout\,
	datad => \z18|sram~1231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1242_combout\);

\z5|y1[8]~117\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[8]~117_combout\ = \z5|y1[10]~115_combout\ & (!\z5|y1[10]~285_combout\) # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~113_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f4a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z16|Add0~113_combout\,
	datac => \z5|y1[10]~285_combout\,
	datad => \z18|sram~1242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[8]~117_combout\);

\rout2[8]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(8) = \z5|y1[10]~116_combout\ & (\z5|y1[8]~117_combout\ & \z5|y1[8]~284_combout\ # !\z5|y1[8]~117_combout\ & (!\z16|result~72_combout\)) # !\z5|y1[10]~116_combout\ & (\z5|y1[8]~117_combout\)
-- \rout2[8]~reg0_regout\ = DFFEAS(\z5|y1\(8), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z5|y1[8]~284_combout\,
	datab => \z16|result~72_combout\,
	datac => \z5|y1[10]~116_combout\,
	datad => \z5|y1[8]~117_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(8),
	regout => \rout2[8]~reg0_regout\);

\z8|mem~398\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2130\ = \z13|mem_initial~66\ & (\z8|mem~2129\ & \z8|mem~366_regout\ # !\z8|mem~2129\ & (F1L333Q)) # !\z13|mem_initial~66\ & (\z8|mem~2129\)
-- \z8|mem~398_regout\ = DFFEAS(\z8|mem~2130\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z13|mem_initial~66\,
	datab => \z8|mem~366_regout\,
	datac => \z5|y1\(8),
	datad => \z8|mem~2129\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2130\,
	regout => \z8|mem~398_regout\);

\z8|mem~2135\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2135_combout\ = \z13|mem_initial~68\ & (\z8|mem~2132\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & (!\z13|mem_initial~70\ & \z8|mem~2134\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2132\,
	datac => \z13|mem_initial~70\,
	datad => \z8|mem~2134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2135_combout\);

\z8|mem~2138\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2138_combout\ = \z13|mem_initial~70\ & (\z8|mem~2135_combout\ & (\z8|mem~2137\) # !\z8|mem~2135_combout\ & \z8|mem~2130\) # !\z13|mem_initial~70\ & (\z8|mem~2135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~2130\,
	datac => \z8|mem~2137\,
	datad => \z8|mem~2135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2138_combout\);

\z16|ShiftRight0~116\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~116_combout\ = !\z4|y1[1]~41_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2138_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2138_combout\,
	datad => \z8|mem~2146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~116_combout\);

\z16|ShiftLeft0~49\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~49_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~45_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~116_combout\ # \z16|ShiftLeft0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe32",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~116_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftLeft0~27_combout\,
	datad => \z16|ShiftLeft0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~49_combout\);

\z16|ShiftLeft0~67\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~67_combout\ = \z4|y1[3]~43_combout\ & \z4|y1[2]~42_combout\ # !\z4|y1[3]~43_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftLeft0~49_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftLeft0~49_combout\,
	datad => \z16|ShiftLeft0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~67_combout\);

\z16|ShiftLeft0~33\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~33_combout\ = \z4|y1[2]~42_combout\ & \z8|mem~2361_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftLeft0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|mem~2361_combout\,
	datad => \z16|ShiftLeft0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~33_combout\);

\z16|ShiftLeft0~68\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~68_combout\ = \z16|ShiftLeft0~33_combout\ & (\z16|ShiftLeft0~22_combout\ # !\z16|ShiftLeft0~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~22_combout\,
	datac => \z16|ShiftLeft0~33_combout\,
	datad => \z16|ShiftLeft0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~68_combout\);

\z16|ShiftLeft0~69\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~69_combout\ = \z4|y1[3]~43_combout\ & \z16|ShiftLeft0~68_combout\ & (\z16|ShiftLeft0~67_combout\ # \z8|Equal0~1_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftLeft0~67_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|ShiftLeft0~67_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~69_combout\);

\z5|y1[12]~133\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~133_combout\ = \z4|y1[12]~54_combout\ & (\z17|aluoper[0]~6_combout\ # \z8|rd1[12]~41_combout\) # !\z4|y1[12]~54_combout\ & \z17|aluoper[0]~6_combout\ & \z8|rd1[12]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[12]~54_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z8|rd1[12]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~133_combout\);

\z16|ShiftRight0~131\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~131_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~94_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[2]~42_combout\,
	datab => \z16|ShiftRight0~92_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~131_combout\);

\z16|ShiftRight0~132\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~132_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[2]~42_combout\ & \z16|ShiftRight0~95_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~95_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftRight0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~132_combout\);

\z5|y1[12]~134\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~134_combout\ = \z5|y1[10]~109_combout\ & (!\z5|y1[10]~108_combout\ # !\z16|ShiftRight0~147_combout\) # !\z5|y1[10]~109_combout\ & (!\z5|y1[12]~133_combout\ & \z5|y1[10]~108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "53f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~147_combout\,
	datab => \z5|y1[12]~133_combout\,
	datac => \z5|y1[10]~109_combout\,
	datad => \z5|y1[10]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~134_combout\);

\z5|y1[12]~135\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~135_combout\ = \z5|y1[10]~107_combout\ & (!\z5|y1[12]~134_combout\) # !\z5|y1[10]~107_combout\ & (\z5|y1[12]~134_combout\ & \z16|ShiftRight0~131_combout\ # !\z5|y1[12]~134_combout\ & (\z16|ShiftRight0~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "44fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~107_combout\,
	datab => \z16|ShiftRight0~131_combout\,
	datac => \z16|ShiftRight0~132_combout\,
	datad => \z5|y1[12]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~135_combout\);

\z5|y1[12]~136\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~136_combout\ = \z17|aluoper[0]~6_combout\ & !\z17|Mux4~0_combout\ & \z5|y1[12]~133_combout\ # !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ # \z5|y1[12]~135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7564",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z5|y1[12]~133_combout\,
	datad => \z5|y1[12]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~136_combout\);

\z5|y1[12]~137\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~137_combout\ = \z5|y1[10]~106_combout\ & (\z5|y1[12]~136_combout\ & !\z16|result~44_combout\ # !\z5|y1[12]~136_combout\ & (\z16|ShiftLeft0~69_combout\)) # !\z5|y1[10]~106_combout\ & (\z5|y1[12]~136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~44_combout\,
	datab => \z16|ShiftLeft0~69_combout\,
	datac => \z5|y1[10]~106_combout\,
	datad => \z5|y1[12]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~137_combout\);

\z5|y1[12]~289\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~289_combout\ = \z5|y1[12]~137_combout\ & (\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\ # !\z17|aluoper[3]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux1~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z15|Mux8~2_combout\,
	datad => \z5|y1[12]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~289_combout\);

\z18|sram~1010\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1010_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1010_regout\);

\z8|mem~1494\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1494_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (\z8|mem~1491\) # !\z13|mem_initial~59\ & \z8|mem~1493\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1493\,
	datab => \z13|mem_initial~61\,
	datac => \z13|mem_initial~59\,
	datad => \z8|mem~1491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1494_combout\);

\z8|mem~1497\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1497_combout\ = \z13|mem_initial~61\ & (\z8|mem~1494_combout\ & \z8|mem~1496\ # !\z8|mem~1494_combout\ & (\z8|mem~1489\)) # !\z13|mem_initial~61\ & (\z8|mem~1494_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z8|mem~1496\,
	datac => \z8|mem~1489\,
	datad => \z8|mem~1494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1497_combout\);

\z18|sram~626\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[12]~46\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & \z8|mem~1487_combout\ # !\z8|rd2[0]~32\ & (\z8|mem~1497_combout\))
-- \z18|sram~626_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1487_combout\,
	datad => \z8|mem~1497_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[12]~46\,
	regout => \z18|sram~626_regout\);

\z18|sram~882\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1306\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L845Q) # !\z16|Mux28~11_combout\ & \z18|sram~626_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~626_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1306\,
	regout => \z18|sram~882_regout\);

\z18|sram~754\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1307\ = \z16|Mux29~19_combout\ & (\z18|sram~1306\ & \z18|sram~1010_regout\ # !\z18|sram~1306\ & (P1L717Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1306\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1010_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1306\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1307\,
	regout => \z18|sram~754_regout\);

\z18|sram~1042\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1042_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1042_regout\);

\z18|sram~658\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~658_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~658_regout\);

\z18|sram~786\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1313\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # P1L749Q) # !\z16|Mux29~19_combout\ & !\z16|Mux28~11_combout\ & (\z18|sram~658_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~658_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1313\,
	regout => \z18|sram~786_regout\);

\z18|sram~914\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1314\ = \z16|Mux28~11_combout\ & (\z18|sram~1313\ & \z18|sram~1042_regout\ # !\z18|sram~1313\ & (P1L877Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1313\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1042_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1313\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1314\,
	regout => \z18|sram~914_regout\);

\z18|sram~978\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~978_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~978_regout\);

\z18|sram~594\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~594_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~594_regout\);

\z18|sram~722\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1308\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L685Q) # !\z16|Mux29~19_combout\ & \z18|sram~594_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~594_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1308\,
	regout => \z18|sram~722_regout\);

\z18|sram~850\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1309\ = \z16|Mux28~11_combout\ & (\z18|sram~1308\ & \z18|sram~978_regout\ # !\z18|sram~1308\ & (P1L813Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1308\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~978_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1308\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1309\,
	regout => \z18|sram~850_regout\);

\z18|sram~946\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~946_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[12]~46\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~946_regout\);

\z18|sram~562\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~562_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~562_regout\);

\z18|sram~818\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1310\ = \z16|Mux28~11_combout\ & (P1L781Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~562_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~562_regout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1310\,
	regout => \z18|sram~818_regout\);

\z18|sram~690\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1311\ = \z16|Mux29~19_combout\ & (\z18|sram~1310\ & \z18|sram~946_regout\ # !\z18|sram~1310\ & (P1L653Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1310\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~946_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1310\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1311\,
	regout => \z18|sram~690_regout\);

\z18|sram~1312\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1312_combout\ = \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & \z18|sram~1309\ # !\z16|Mux31~8_combout\ & (\z18|sram~1311\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1309\,
	datad => \z18|sram~1311\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1312_combout\);

\z18|sram~1315\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1315_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1312_combout\ & (\z18|sram~1314\) # !\z18|sram~1312_combout\ & \z18|sram~1307\) # !\z16|Mux30~12_combout\ & (\z18|sram~1312_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1307\,
	datac => \z18|sram~1314\,
	datad => \z18|sram~1312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1315_combout\);

\z18|sram~530\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~530_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[12]~46\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~530_regout\);

\z18|sram~434\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~434_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~434_regout\);

\z18|sram~498\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1323\ = \z16|Mux30~12_combout\ & (P1L461Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~434_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~434_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1323\,
	regout => \z18|sram~498_regout\);

\z18|sram~466\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1324\ = \z18|sram~1323\ & (\z18|sram~530_regout\ # !\z16|Mux31~8_combout\) # !\z18|sram~1323\ & (P1L429Q & \z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~530_regout\,
	datab => \z18|sram~1323\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1324\,
	regout => \z18|sram~466_regout\);

\z18|sram~402\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~402_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[12]~46\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~402_regout\);

\z18|sram~306\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~306_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~306_regout\);

\z18|sram~338\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1316\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L301Q) # !\z16|Mux31~8_combout\ & \z18|sram~306_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~306_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1316\,
	regout => \z18|sram~338_regout\);

\z18|sram~370\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1317\ = \z16|Mux30~12_combout\ & (\z18|sram~1316\ & \z18|sram~402_regout\ # !\z18|sram~1316\ & (P1L333Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1316\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~402_regout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1316\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1317\,
	regout => \z18|sram~370_regout\);

\z18|sram~146\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~146_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~146_regout\);

\z18|sram~50\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~50_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[12]~46\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~50_regout\);

\z18|sram~82\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1320\ = \z16|Mux31~8_combout\ & (P1L45Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~50_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~50_regout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1320\,
	regout => \z18|sram~82_regout\);

\z18|sram~114\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1321\ = \z16|Mux30~12_combout\ & (\z18|sram~1320\ & \z18|sram~146_regout\ # !\z18|sram~1320\ & (P1L77Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1320\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~146_regout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1320\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1321\,
	regout => \z18|sram~114_regout\);

\z18|sram~274\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~274_regout\ = DFFEAS(\z8|rd2[12]~46\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[12]~46\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~274_regout\);

\z18|sram~178\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~178_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[12]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[12]~46\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~178_regout\);

\z18|sram~242\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1318\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L205Q) # !\z16|Mux30~12_combout\ & \z18|sram~178_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~178_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1318\,
	regout => \z18|sram~242_regout\);

\z18|sram~210\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1319\ = \z16|Mux31~8_combout\ & (\z18|sram~1318\ & \z18|sram~274_regout\ # !\z18|sram~1318\ & (P1L173Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1318\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~274_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[12]~46\,
	datad => \z18|sram~1318\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1319\,
	regout => \z18|sram~210_regout\);

\z18|sram~1322\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1322_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1319\) # !\z16|Mux29~19_combout\ & \z18|sram~1321\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1321\,
	datad => \z18|sram~1319\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1322_combout\);

\z18|sram~1325\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1325_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1322_combout\ & \z18|sram~1324\ # !\z18|sram~1322_combout\ & (\z18|sram~1317\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1322_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1324\,
	datac => \z18|sram~1317\,
	datad => \z18|sram~1322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1325_combout\);

\z18|sram~1326\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1326_combout\ = \z16|Mux27~9_combout\ & \z18|sram~1315_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1325_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1315_combout\,
	datad => \z18|sram~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1326_combout\);

\z5|y1[12]~138\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[12]~138_combout\ = \z5|y1[10]~115_combout\ & !\z5|y1[10]~285_combout\ # !\z5|y1[10]~115_combout\ & (\z5|y1[10]~285_combout\ & \z16|Add0~121_combout\ # !\z5|y1[10]~285_combout\ & (\z18|sram~1326_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7362",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[10]~115_combout\,
	datab => \z5|y1[10]~285_combout\,
	datac => \z16|Add0~121_combout\,
	datad => \z18|sram~1326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[12]~138_combout\);

\rout2[12]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1\(12) = \z5|y1[10]~116_combout\ & (\z5|y1[12]~138_combout\ & (\z5|y1[12]~289_combout\) # !\z5|y1[12]~138_combout\ & \z16|result~76_combout\) # !\z5|y1[10]~116_combout\ & (\z5|y1[12]~138_combout\)
-- \rout2[12]~reg0_regout\ = DFFEAS(\z5|y1\(12), GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|result~76_combout\,
	datab => \z5|y1[10]~116_combout\,
	datac => \z5|y1[12]~289_combout\,
	datad => \z5|y1[12]~138_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1\(12),
	regout => \rout2[12]~reg0_regout\);

\z8|mem~1484\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1484_combout\ = \z13|mem_initial~57_combout\ & \z13|mem_initial~55\ # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2442\ # !\z13|mem_initial~55\ & (\z8|mem~1483\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~2442\,
	datad => \z8|mem~1483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1484_combout\);

\z8|mem~1481\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1481_combout\ = \z8|mem~1480\ & (\z8|mem~946_regout\ # !\z13|mem_initial~59\) # !\z8|mem~1480\ & \z8|mem~690_regout\ & (\z13|mem_initial~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~690_regout\,
	datab => \z8|mem~1480\,
	datac => \z8|mem~946_regout\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1481_combout\);

\z8|mem~1487\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1487_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1484_combout\ & (\z8|mem~1486\) # !\z8|mem~1484_combout\ & \z8|mem~1481_combout\) # !\z13|mem_initial~57_combout\ & \z8|mem~1484_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1484_combout\,
	datac => \z8|mem~1481_combout\,
	datad => \z8|mem~1486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1487_combout\);

\z4|y1[12]~54\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[12]~54_combout\ = \z13|mem_initial~80\ & (\z13|mem_initial~47\) # !\z13|mem_initial~80\ & (\z13|mem_initial~74\ & (\z13|mem_initial~47\) # !\z13|mem_initial~74\ & \z8|rd2[12]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~80\,
	datab => \z13|mem_initial~74\,
	datac => \z8|rd2[12]~46\,
	datad => \z13|mem_initial~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[12]~54_combout\);

\z16|ShiftLeft0~11\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~11_combout\ = \z4|y1[20]~58_combout\ # \z4|y1[30]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z4|y1[20]~58_combout\,
	datad => \z4|y1[30]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~11_combout\);

\z16|ShiftLeft0~12\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~12_combout\ = \z4|y1[12]~54_combout\ # \z4|y1[28]~56_combout\ # \z4|y1[5]~55_combout\ # \z16|ShiftLeft0~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[12]~54_combout\,
	datab => \z4|y1[28]~56_combout\,
	datac => \z4|y1[5]~55_combout\,
	datad => \z16|ShiftLeft0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~12_combout\);

\z16|ShiftLeft0~13\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~13_combout\ = \z4|y1[29]~63_combout\ # \z4|y1[24]~64_combout\ # \z4|y1[23]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[29]~63_combout\,
	datac => \z4|y1[24]~64_combout\,
	datad => \z4|y1[23]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~13_combout\);

\z16|ShiftLeft0~14\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~14_combout\ = \z4|y1[18]~59_combout\ # \z4|y1[26]~60_combout\ # \z4|y1[25]~61_combout\ # \z16|ShiftLeft0~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[18]~59_combout\,
	datab => \z4|y1[26]~60_combout\,
	datac => \z4|y1[25]~61_combout\,
	datad => \z16|ShiftLeft0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~14_combout\);

\z16|ShiftLeft0~15\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~15_combout\ = !\z4|y1[6]~70_combout\ # !\z4|y1[7]~68_combout\ # !\z4|y1[9]~69_combout\ # !\z4|y1[10]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[10]~67_combout\,
	datab => \z4|y1[9]~69_combout\,
	datac => \z4|y1[7]~68_combout\,
	datad => \z4|y1[6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~15_combout\);

\z16|ShiftLeft0~16\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~16_combout\ = \z4|y1[17]~66_combout\ # \z4|y1[19]~65_combout\ # \z16|ShiftLeft0~15_combout\ # !\z4|y1[8]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[17]~66_combout\,
	datab => \z4|y1[8]~71_combout\,
	datac => \z4|y1[19]~65_combout\,
	datad => \z16|ShiftLeft0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~16_combout\);

\z16|ShiftLeft0~9\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~9_combout\ = \z4|y1[27]~51_combout\ # \z4|y1[15]~52_combout\ # \z4|y1[22]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[27]~51_combout\,
	datac => \z4|y1[15]~52_combout\,
	datad => \z4|y1[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~9_combout\);

\z16|ShiftLeft0~8\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~8_combout\ = \z4|y1[13]~45_combout\ # \z4|y1[21]~46_combout\ # \z4|y1[31]~48_combout\ # \z4|y1[14]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[13]~45_combout\,
	datab => \z4|y1[21]~46_combout\,
	datac => \z4|y1[31]~48_combout\,
	datad => \z4|y1[14]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~8_combout\);

\z16|ShiftLeft0~10\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~10_combout\ = \z4|y1[11]~50_combout\ # \z4|y1[16]~49_combout\ # \z16|ShiftLeft0~9_combout\ # \z16|ShiftLeft0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[11]~50_combout\,
	datab => \z4|y1[16]~49_combout\,
	datac => \z16|ShiftLeft0~9_combout\,
	datad => \z16|ShiftLeft0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~10_combout\);

\z16|ShiftLeft0~17\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~17_combout\ = \z16|ShiftLeft0~12_combout\ # \z16|ShiftLeft0~14_combout\ # \z16|ShiftLeft0~16_combout\ # \z16|ShiftLeft0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~12_combout\,
	datab => \z16|ShiftLeft0~14_combout\,
	datac => \z16|ShiftLeft0~16_combout\,
	datad => \z16|ShiftLeft0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~17_combout\);

\z16|Mux31~0\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~0_combout\ = \z5|y1[29]~63_combout\ & !\z17|aluoper[0]~6_combout\ & \z8|Equal0~1_combout\ & !\z16|ShiftLeft0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~63_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~0_combout\);

\z16|Mux30~2\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~2_combout\ = \z4|y1[0]~40_combout\ & (\z4|y1[1]~41_combout\ & (\z8|mem~2378_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2363_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2363_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~2_combout\);

\z16|Mux30~1\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~1_combout\ = !\z4|y1[0]~40_combout\ & (\z4|y1[1]~41_combout\ & \z8|mem~2383_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2383_combout\,
	datad => \z8|mem~2362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~1_combout\);

\z16|Mux30~3\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~3_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~81_combout\) # !\z4|y1[3]~43_combout\ & (\z16|Mux30~2_combout\ # \z16|Mux30~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z16|Mux30~2_combout\,
	datac => \z16|ShiftRight0~81_combout\,
	datad => \z16|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~3_combout\);

\z16|ShiftRight0~79\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~79_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~33_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftRight0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datac => \z16|ShiftRight0~78_combout\,
	datad => \z16|ShiftRight0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~79_combout\);

\z16|Mux30~0\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~0_combout\ = \z4|y1[3]~43_combout\ & \z16|ShiftRight0~77_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftRight0~77_combout\,
	datad => \z16|ShiftRight0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~0_combout\);

\z16|Mux30~4\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~4_combout\ = \z4|y1[2]~42_combout\ & (\z16|Mux30~0_combout\) # !\z4|y1[2]~42_combout\ & \z16|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|Mux30~3_combout\,
	datad => \z16|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~4_combout\);

\z16|Mux30~5\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~5_combout\ = \z4|y1[4]~44_combout\ & \z16|ShiftRight0~75_combout\ & \z16|ShiftLeft0~23_combout\ # !\z4|y1[4]~44_combout\ & (\z16|Mux30~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~75_combout\,
	datab => \z4|y1[4]~44_combout\,
	datac => \z16|ShiftLeft0~23_combout\,
	datad => \z16|Mux30~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~5_combout\);

\z16|Mux30~6\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~6_combout\ = \z16|Mux31~1_combout\ & (\z16|Add0~101_combout\ # \z16|Mux31~0_combout\ & \z16|Mux30~5_combout\) # !\z16|Mux31~1_combout\ & (\z16|Mux31~0_combout\ & \z16|Mux30~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~1_combout\,
	datab => \z16|Add0~101_combout\,
	datac => \z16|Mux31~0_combout\,
	datad => \z16|Mux30~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~6_combout\);

\z16|Mux30~7\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~7_combout\ = \z17|aluoper[3]~5_combout\ & (\z16|Mux30~6_combout\) # !\z17|aluoper[3]~5_combout\ & \z16|Mux30~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z16|Mux30~14_combout\,
	datad => \z16|Mux30~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~7_combout\);

\z16|Mux30~10\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~10_combout\ = \z5|y1[29]~63_combout\ & !\z4|y1[1]~41_combout\ & !\z8|rd1[1]~34_combout\ # !\z5|y1[29]~63_combout\ & (\z16|Add0~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3704",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[1]~41_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z8|rd1[1]~34_combout\,
	datad => \z16|Add0~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~10_combout\);

\z16|Mux30~9\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~9_combout\ = \z5|y1[29]~63_combout\ & \z16|ShiftLeft0~19_combout\ & \z16|ShiftLeft0~24_combout\ & !\z16|ShiftLeft0~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z5|y1[29]~63_combout\,
	datab => \z16|ShiftLeft0~19_combout\,
	datac => \z16|ShiftLeft0~24_combout\,
	datad => \z16|ShiftLeft0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~9_combout\);

\z16|Mux30~11\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~11_combout\ = \z17|aluoper[0]~6_combout\ & (\z16|Mux30~9_combout\ & \z16|Mux30~8_combout\) # !\z17|aluoper[0]~6_combout\ & (\z16|Mux30~10_combout\ # \z16|Mux30~9_combout\ & \z16|Mux30~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f444",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|Mux30~10_combout\,
	datac => \z16|Mux30~9_combout\,
	datad => \z16|Mux30~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~11_combout\);

\z16|Mux30~12\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux30~12_combout\ = \z17|Mux4~0_combout\ & !\z17|aluoper[3]~5_combout\ & (\z16|Mux30~11_combout\) # !\z17|Mux4~0_combout\ & (\z16|Mux30~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7250",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|Mux4~0_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z16|Mux30~7_combout\,
	datad => \z16|Mux30~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux30~12_combout\);

\z18|sram~998\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~998_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[0]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~998_regout\);

\z8|mem~1242\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1242_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\ # \z8|mem~1239\) # !\z13|mem_initial~59\ & !\z13|mem_initial~61\ & (\z8|mem~1241\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1239\,
	datad => \z8|mem~1241\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1242_combout\);

\z8|mem~1245\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1245_combout\ = \z13|mem_initial~61\ & (\z8|mem~1242_combout\ & (\z8|mem~1244\) # !\z8|mem~1242_combout\ & \z8|mem~1237\) # !\z13|mem_initial~61\ & (\z8|mem~1242_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1237\,
	datab => \z13|mem_initial~61\,
	datac => \z8|mem~1244\,
	datad => \z8|mem~1242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1245_combout\);

\z18|sram~614\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[0]~33\ = \z8|rd2[0]~32\ & (\z8|mem~1235_combout\) # !\z8|rd2[0]~32\ & !\z8|Equal1~1_combout\ & (\z8|mem~1245_combout\)
-- \z18|sram~614_regout\ = DFFEAS(\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1235_combout\,
	datad => \z8|mem~1245_combout\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[0]~33\,
	regout => \z18|sram~614_regout\);

\z18|sram~870\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1062\ = \z16|Mux28~11_combout\ & (P1L833Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~614_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~614_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1062\,
	regout => \z18|sram~870_regout\);

\z18|sram~742\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1063\ = \z16|Mux29~19_combout\ & (\z18|sram~1062\ & \z18|sram~998_regout\ # !\z18|sram~1062\ & (P1L705Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1062\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~998_regout\,
	datac => \z8|rd2[0]~33\,
	datad => \z18|sram~1062\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1063\,
	regout => \z18|sram~742_regout\);

\z18|sram~902\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~902_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1745_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~902_regout\);

\z18|sram~646\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~646_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~646_regout\);

\z18|sram~774\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~774_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1747_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~774_regout\);

\z18|sram~1069\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1069_combout\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (!\z18|sram~774_regout\) # !\z16|Mux29~19_combout\ & !\z18|sram~646_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~646_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z16|Mux29~19_combout\,
	datad => \z18|sram~774_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1069_combout\);

\z18|sram~1030\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1030_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1030_regout\);

\z18|sram~1070\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1070_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1069_combout\ & (!\z18|sram~1030_regout\) # !\z18|sram~1069_combout\ & !\z18|sram~902_regout\) # !\z16|Mux28~11_combout\ & (\z18|sram~1069_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "34f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~902_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1069_combout\,
	datad => \z18|sram~1030_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1070_combout\);

\z18|sram~934\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~934_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[0]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~934_regout\);

\z18|sram~550\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~550_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, \z8|rd2[0]~33\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~550_regout\);

\z18|sram~806\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1066\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ # P1L769Q) # !\z16|Mux28~11_combout\ & !\z16|Mux29~19_combout\ & (\z18|sram~550_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z18|sram~550_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1066\,
	regout => \z18|sram~806_regout\);

\z18|sram~678\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1067\ = \z16|Mux29~19_combout\ & (\z18|sram~1066\ & \z18|sram~934_regout\ # !\z18|sram~1066\ & (P1L641Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1066\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~934_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z18|sram~1066\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1067\,
	regout => \z18|sram~678_regout\);

\z18|sram~966\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~966_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~966_regout\);

\z18|sram~838\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~838_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1729_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~838_regout\);

\z18|sram~582\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~582_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~582_regout\);

\z18|sram~710\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~710_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1731_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~710_regout\);

\z18|sram~1064\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1064_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ # !\z18|sram~710_regout\) # !\z16|Mux29~19_combout\ & !\z18|sram~582_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~582_regout\,
	datab => \z18|sram~710_regout\,
	datac => \z16|Mux29~19_combout\,
	datad => \z16|Mux28~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1064_combout\);

\z18|sram~1065\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1065_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1064_combout\ & !\z18|sram~966_regout\ # !\z18|sram~1064_combout\ & (!\z18|sram~838_regout\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1064_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~966_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~838_regout\,
	datad => \z18|sram~1064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1065_combout\);

\z18|sram~1068\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1068_combout\ = \z16|Mux30~12_combout\ & \z16|Mux31~8_combout\ # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (\z18|sram~1065_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~1067\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~1067\,
	datad => \z18|sram~1065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1068_combout\);

\z18|sram~1071\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1071_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1068_combout\ & (\z18|sram~1070_combout\) # !\z18|sram~1068_combout\ & \z18|sram~1063\) # !\z16|Mux30~12_combout\ & (\z18|sram~1068_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux30~12_combout\,
	datab => \z18|sram~1063\,
	datac => \z18|sram~1070_combout\,
	datad => \z18|sram~1068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1071_combout\);

\z18|sram~454\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~454_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1764_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~454_regout\);

\z18|sram~518\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~518_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~518_regout\);

\z18|sram~422\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~422_regout\ = DFFEAS(\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~422_regout\);

\z18|sram~486\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1079\ = \z16|Mux30~12_combout\ & (P1L449Q # \z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & \z18|sram~422_regout\ & (!\z16|Mux31~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~422_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1079\,
	regout => \z18|sram~486_regout\);

\z18|sram~1080\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1080_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1079\ & (!\z18|sram~518_regout\) # !\z18|sram~1079\ & !\z18|sram~454_regout\) # !\z16|Mux31~8_combout\ & (\z18|sram~1079\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~454_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~518_regout\,
	datad => \z18|sram~1079\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1080_combout\);

\z18|sram~390\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~390_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~390_regout\);

\z18|sram~326\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~326_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~326_regout\);

\z18|sram~294\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1072\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # !\z18|sram~326_regout\) # !\z16|Mux31~8_combout\ & (P1L257Q & !\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~326_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1072\,
	regout => \z18|sram~294_regout\);

\z18|sram~358\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1073\ = \z16|Mux30~12_combout\ & (\z18|sram~1072\ & !\z18|sram~390_regout\ # !\z18|sram~1072\ & (P1L321Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1072\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~390_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z18|sram~1072\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1073\,
	regout => \z18|sram~358_regout\);

\z18|sram~134\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~134_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~134_regout\);

\z18|sram~70\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~70_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~70_regout\);

\z18|sram~38\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1076\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # !\z18|sram~70_regout\) # !\z16|Mux31~8_combout\ & (P1L1Q & !\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~70_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1076\,
	regout => \z18|sram~38_regout\);

\z18|sram~102\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1077\ = \z16|Mux30~12_combout\ & (\z18|sram~1076\ & !\z18|sram~134_regout\ # !\z18|sram~1076\ & (P1L65Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1076\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~134_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z18|sram~1076\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1077\,
	regout => \z18|sram~102_regout\);

\z18|sram~262\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~262_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~262_regout\);

\z18|sram~198\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~198_regout\ = DFFEAS(!\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1756_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~198_regout\);

\z18|sram~166\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~166_regout\ = DFFEAS(\z8|rd2[0]~33\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[0]~33\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~166_regout\);

\z18|sram~230\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1074\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L193Q) # !\z16|Mux30~12_combout\ & \z18|sram~166_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~166_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[0]~33\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1074\,
	regout => \z18|sram~230_regout\);

\z18|sram~1075\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1075_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1074\ & !\z18|sram~262_regout\ # !\z18|sram~1074\ & (!\z18|sram~198_regout\)) # !\z16|Mux31~8_combout\ & (\z18|sram~1074\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~262_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z18|sram~198_regout\,
	datad => \z18|sram~1074\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1075_combout\);

\z18|sram~1078\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1078_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1075_combout\) # !\z16|Mux29~19_combout\ & \z18|sram~1077\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1077\,
	datad => \z18|sram~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1078_combout\);

\z18|sram~1081\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1081_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1078_combout\ & \z18|sram~1080_combout\ # !\z18|sram~1078_combout\ & (\z18|sram~1073\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1078_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1080_combout\,
	datac => \z18|sram~1073\,
	datad => \z18|sram~1078_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1081_combout\);

\z5|y1[0]~64\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[0]~64_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1071_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1081_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux0~0_combout\,
	datab => \z16|Mux27~9_combout\,
	datac => \z18|sram~1071_combout\,
	datad => \z18|sram~1081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[0]~64_combout\);

\rout2[0]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[0]~65\ = \z5|y1[0]~64_combout\ # \z16|Mux31~8_combout\ & \z15|Mux0~0_combout\
-- \rout2[0]~reg0_regout\ = DFFEAS(\z5|y1[0]~65\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datac => \z15|Mux0~0_combout\,
	datad => \z5|y1[0]~64_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[0]~65\,
	regout => \rout2[0]~reg0_regout\);

\z8|mem~710\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1233\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\) # !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & (F1L645Q) # !\z13|mem_initial~59\ & \z8|mem~582_regout\)
-- \z8|mem~710_regout\ = DFFEAS(\z8|mem~1233\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2353_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~582_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[0]~65\,
	datad => \z13|mem_initial~59\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1233\,
	regout => \z8|mem~710_regout\);

\z8|mem~838\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1234\ = \z13|mem_initial~61\ & (\z8|mem~1233\ & \z8|mem~966_regout\ # !\z8|mem~1233\ & (F1L741Q)) # !\z13|mem_initial~61\ & (\z8|mem~1233\)
-- \z8|mem~838_regout\ = DFFEAS(\z8|mem~1234\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2354_combout\, \z5|y1[0]~65\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~966_regout\,
	datab => \z13|mem_initial~61\,
	datac => \z5|y1[0]~65\,
	datad => \z8|mem~1233\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1234\,
	regout => \z8|mem~838_regout\);

\z8|mem~1228\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1228_combout\ = \z13|mem_initial~61\ # !\z8|mem~550_regout\ & !\z13|mem_initial~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z8|mem~550_regout\,
	datac => \z13|mem_initial~61\,
	datad => \z13|mem_initial~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1228_combout\);

\z8|mem~1229\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1229_combout\ = \z13|mem_initial~59\ & (\z8|mem~1228_combout\ & (!\z8|mem~934_regout\) # !\z8|mem~1228_combout\ & !\z8|mem~678_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1228_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~678_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~934_regout\,
	datad => \z8|mem~1228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1229_combout\);

\z8|mem~1230\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1230_combout\ = \z13|mem_initial~59\ & (\z13|mem_initial~61\) # !\z13|mem_initial~59\ & (\z13|mem_initial~61\ & (!\z8|mem~870_regout\) # !\z13|mem_initial~61\ & !\z8|mem~614_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~614_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~870_regout\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1230_combout\);

\z8|mem~1231\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1231_combout\ = \z13|mem_initial~59\ & (\z8|mem~1230_combout\ & (!\z8|mem~998_regout\) # !\z8|mem~1230_combout\ & !\z8|mem~742_regout\) # !\z13|mem_initial~59\ & (\z8|mem~1230_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~59\,
	datab => \z8|mem~742_regout\,
	datac => \z8|mem~998_regout\,
	datad => \z8|mem~1230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1231_combout\);

\z8|mem~1232\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1232_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\) # !\z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ & \z8|mem~2456\ # !\z13|mem_initial~55\ & (\z8|mem~1231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~2456\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~1231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1232_combout\);

\z8|mem~1235\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1235_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1232_combout\ & \z8|mem~1234\ # !\z8|mem~1232_combout\ & (\z8|mem~1229_combout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1232_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~1234\,
	datac => \z8|mem~1229_combout\,
	datad => \z8|mem~1232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1235_combout\);

\z4|y1[0]~40\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[0]~40_combout\ = \z13|mem_initial~74\ & \z13|mem_initial~37\ # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & \z13|mem_initial~37\ # !\z13|mem_initial~80\ & (\z8|rd2[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aba8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~37\,
	datab => \z13|mem_initial~74\,
	datac => \z13|mem_initial~80\,
	datad => \z8|rd2[0]~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[0]~40_combout\);

\z16|Mux31~3\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~3_combout\ = \z4|y1[0]~40_combout\ & (\z17|aluoper[0]~6_combout\ # \z5|y1[29]~63_combout\ & \z8|rd1[0]~35_combout\) # !\z4|y1[0]~40_combout\ & \z17|aluoper[0]~6_combout\ & (\z8|rd1[0]~35_combout\ # !\z5|y1[29]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z8|rd1[0]~35_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~3_combout\);

\z16|result~64\ : cyclone_lcell
-- Equation(s):
-- \z16|result~64_combout\ = \z8|rd1[0]~35_combout\ $ \z4|y1[0]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[0]~35_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~64_combout\);

\z16|Mux31~4\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~4_combout\ = \z16|Mux31~3_combout\ & (\z5|y1[29]~63_combout\ # \z16|result~64_combout\) # !\z16|Mux31~3_combout\ & !\z5|y1[29]~63_combout\ & (\z16|Add0~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~3_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z16|result~64_combout\,
	datad => \z16|Add0~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~4_combout\);

\z16|ShiftRight0~83\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~83_combout\ = \z4|y1[0]~40_combout\ & (\z16|ShiftRight0~78_combout\) # !\z4|y1[0]~40_combout\ & (\z16|ShiftLeft0~27_combout\ # \z16|ShiftLeft0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe54",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z16|ShiftLeft0~27_combout\,
	datac => \z16|ShiftLeft0~26_combout\,
	datad => \z16|ShiftRight0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~83_combout\);

\z16|ShiftRight0~84\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~84_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~82_combout\) # !\z4|y1[3]~43_combout\ & \z16|ShiftRight0~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|ShiftRight0~83_combout\,
	datad => \z16|ShiftRight0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~84_combout\);

\z16|ShiftRight0~86\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~86_combout\ = !\z4|y1[0]~40_combout\ & (\z4|y1[1]~41_combout\ & (\z8|mem~2363_combout\) # !\z4|y1[1]~41_combout\ & \z8|mem~2361_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z8|mem~2361_combout\,
	datac => \z4|y1[1]~41_combout\,
	datad => \z8|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~86_combout\);

\z16|ShiftRight0~87\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~87_combout\ = \z4|y1[0]~40_combout\ & (\z4|y1[1]~41_combout\ & \z8|mem~2383_combout\ # !\z4|y1[1]~41_combout\ & (\z8|mem~2362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|mem~2383_combout\,
	datad => \z8|mem~2362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~87_combout\);

\z16|ShiftRight0~88\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~88_combout\ = \z4|y1[3]~43_combout\ & (\z16|ShiftRight0~85_combout\) # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~86_combout\ # \z16|ShiftRight0~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe0e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~86_combout\,
	datab => \z16|ShiftRight0~87_combout\,
	datac => \z4|y1[3]~43_combout\,
	datad => \z16|ShiftRight0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~88_combout\);

\z16|ShiftRight0~89\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~89_combout\ = \z4|y1[2]~42_combout\ & \z16|ShiftRight0~84_combout\ # !\z4|y1[2]~42_combout\ & (\z16|ShiftRight0~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|ShiftRight0~84_combout\,
	datad => \z16|ShiftRight0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~89_combout\);

\z16|ShiftRight0~97\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~97_combout\ = \z4|y1[4]~44_combout\ & (\z16|ShiftRight0~93_combout\ # \z16|ShiftRight0~96_combout\) # !\z4|y1[4]~44_combout\ & (\z16|ShiftRight0~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~44_combout\,
	datab => \z16|ShiftRight0~93_combout\,
	datac => \z16|ShiftRight0~96_combout\,
	datad => \z16|ShiftRight0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~97_combout\);

\z16|Mux31~2\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~2_combout\ = \z16|Mux31~1_combout\ & (\z16|Add0~103_combout\ # \z16|Mux31~0_combout\ & \z16|ShiftRight0~97_combout\) # !\z16|Mux31~1_combout\ & (\z16|Mux31~0_combout\ & \z16|ShiftRight0~97_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~1_combout\,
	datab => \z16|Add0~103_combout\,
	datac => \z16|Mux31~0_combout\,
	datad => \z16|ShiftRight0~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~2_combout\);

\z16|Mux31~5\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~5_combout\ = \z17|aluoper[3]~5_combout\ & (\z16|Mux31~2_combout\) # !\z17|aluoper[3]~5_combout\ & \z16|Mux31~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z16|Mux31~4_combout\,
	datad => \z16|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~5_combout\);

\z16|LessThan0~157\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~157_cout\ = CARRY(\z4|y1[0]~40_combout\ & !\z8|rd1[0]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff22",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[0]~40_combout\,
	datab => \z8|rd1[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~155\,
	cout => \z16|LessThan0~157_cout\);

\z16|LessThan0~152\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~152_cout0\ = CARRY(\z8|rd1[1]~34_combout\ & (!\z16|LessThan0~157_cout\ # !\z4|y1[1]~41_combout\) # !\z8|rd1[1]~34_combout\ & !\z4|y1[1]~41_combout\ & !\z16|LessThan0~157_cout\)
-- \z16|LessThan0~152COUT1_186\ = CARRY(\z8|rd1[1]~34_combout\ & (!\z16|LessThan0~157_cout\ # !\z4|y1[1]~41_combout\) # !\z8|rd1[1]~34_combout\ & !\z4|y1[1]~41_combout\ & !\z16|LessThan0~157_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[1]~34_combout\,
	datab => \z4|y1[1]~41_combout\,
	cin => \z16|LessThan0~157_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~150\,
	cout0 => \z16|LessThan0~152_cout0\,
	cout1 => \z16|LessThan0~152COUT1_186\);

\z16|LessThan0~147\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~147_cout0\ = CARRY(\z8|rd1[2]~32_combout\ & \z4|y1[2]~42_combout\ & !\z16|LessThan0~152_cout0\ # !\z8|rd1[2]~32_combout\ & (\z4|y1[2]~42_combout\ # !\z16|LessThan0~152_cout0\))
-- \z16|LessThan0~147COUT1_188\ = CARRY(\z8|rd1[2]~32_combout\ & \z4|y1[2]~42_combout\ & !\z16|LessThan0~152COUT1_186\ # !\z8|rd1[2]~32_combout\ & (\z4|y1[2]~42_combout\ # !\z16|LessThan0~152COUT1_186\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[2]~32_combout\,
	datab => \z4|y1[2]~42_combout\,
	cin => \z16|LessThan0~157_cout\,
	cin0 => \z16|LessThan0~152_cout0\,
	cin1 => \z16|LessThan0~152COUT1_186\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~145\,
	cout0 => \z16|LessThan0~147_cout0\,
	cout1 => \z16|LessThan0~147COUT1_188\);

\z16|LessThan0~142\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~142_cout0\ = CARRY(\z8|rd1[3]~33_combout\ & (!\z16|LessThan0~147_cout0\ # !\z4|y1[3]~43_combout\) # !\z8|rd1[3]~33_combout\ & !\z4|y1[3]~43_combout\ & !\z16|LessThan0~147_cout0\)
-- \z16|LessThan0~142COUT1_190\ = CARRY(\z8|rd1[3]~33_combout\ & (!\z16|LessThan0~147COUT1_188\ # !\z4|y1[3]~43_combout\) # !\z8|rd1[3]~33_combout\ & !\z4|y1[3]~43_combout\ & !\z16|LessThan0~147COUT1_188\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[3]~33_combout\,
	datab => \z4|y1[3]~43_combout\,
	cin => \z16|LessThan0~157_cout\,
	cin0 => \z16|LessThan0~147_cout0\,
	cin1 => \z16|LessThan0~147COUT1_188\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~140\,
	cout0 => \z16|LessThan0~142_cout0\,
	cout1 => \z16|LessThan0~142COUT1_190\);

\z16|LessThan0~137\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~137_cout0\ = CARRY(\z4|y1[4]~44_combout\ & (!\z16|LessThan0~142_cout0\ # !\z8|rd1[4]~36_combout\) # !\z4|y1[4]~44_combout\ & !\z8|rd1[4]~36_combout\ & !\z16|LessThan0~142_cout0\)
-- \z16|LessThan0~137COUT1_192\ = CARRY(\z4|y1[4]~44_combout\ & (!\z16|LessThan0~142COUT1_190\ # !\z8|rd1[4]~36_combout\) # !\z4|y1[4]~44_combout\ & !\z8|rd1[4]~36_combout\ & !\z16|LessThan0~142COUT1_190\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[4]~44_combout\,
	datab => \z8|rd1[4]~36_combout\,
	cin => \z16|LessThan0~157_cout\,
	cin0 => \z16|LessThan0~142_cout0\,
	cin1 => \z16|LessThan0~142COUT1_190\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~135\,
	cout0 => \z16|LessThan0~137_cout0\,
	cout1 => \z16|LessThan0~137COUT1_192\);

\z16|LessThan0~132\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~132_cout\ = CARRY(\z4|y1[5]~55_combout\ & \z8|rd1[5]~37_combout\ & !\z16|LessThan0~137COUT1_192\ # !\z4|y1[5]~55_combout\ & (\z8|rd1[5]~37_combout\ # !\z16|LessThan0~137COUT1_192\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[5]~55_combout\,
	datab => \z8|rd1[5]~37_combout\,
	cin => \z16|LessThan0~157_cout\,
	cin0 => \z16|LessThan0~137_cout0\,
	cin1 => \z16|LessThan0~137COUT1_192\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~130\,
	cout => \z16|LessThan0~132_cout\);

\z16|LessThan0~127\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~127_cout0\ = CARRY(\z8|rd1[6]~38_combout\ & !\z4|y1[6]~70_combout\ & !\z16|LessThan0~132_cout\ # !\z8|rd1[6]~38_combout\ & (!\z16|LessThan0~132_cout\ # !\z4|y1[6]~70_combout\))
-- \z16|LessThan0~127COUT1_194\ = CARRY(\z8|rd1[6]~38_combout\ & !\z4|y1[6]~70_combout\ & !\z16|LessThan0~132_cout\ # !\z8|rd1[6]~38_combout\ & (!\z16|LessThan0~132_cout\ # !\z4|y1[6]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[6]~38_combout\,
	datab => \z4|y1[6]~70_combout\,
	cin => \z16|LessThan0~132_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~125\,
	cout0 => \z16|LessThan0~127_cout0\,
	cout1 => \z16|LessThan0~127COUT1_194\);

\z16|LessThan0~122\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~122_cout0\ = CARRY(\z8|rd1[7]~39_combout\ & (\z4|y1[7]~68_combout\ # !\z16|LessThan0~127_cout0\) # !\z8|rd1[7]~39_combout\ & \z4|y1[7]~68_combout\ & !\z16|LessThan0~127_cout0\)
-- \z16|LessThan0~122COUT1_196\ = CARRY(\z8|rd1[7]~39_combout\ & (\z4|y1[7]~68_combout\ # !\z16|LessThan0~127COUT1_194\) # !\z8|rd1[7]~39_combout\ & \z4|y1[7]~68_combout\ & !\z16|LessThan0~127COUT1_194\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[7]~39_combout\,
	datab => \z4|y1[7]~68_combout\,
	cin => \z16|LessThan0~132_cout\,
	cin0 => \z16|LessThan0~127_cout0\,
	cin1 => \z16|LessThan0~127COUT1_194\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~120\,
	cout0 => \z16|LessThan0~122_cout0\,
	cout1 => \z16|LessThan0~122COUT1_196\);

\z16|LessThan0~117\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~117_cout0\ = CARRY(\z4|y1[8]~71_combout\ & !\z8|rd1[8]~40_combout\ & !\z16|LessThan0~122_cout0\ # !\z4|y1[8]~71_combout\ & (!\z16|LessThan0~122_cout0\ # !\z8|rd1[8]~40_combout\))
-- \z16|LessThan0~117COUT1_198\ = CARRY(\z4|y1[8]~71_combout\ & !\z8|rd1[8]~40_combout\ & !\z16|LessThan0~122COUT1_196\ # !\z4|y1[8]~71_combout\ & (!\z16|LessThan0~122COUT1_196\ # !\z8|rd1[8]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[8]~71_combout\,
	datab => \z8|rd1[8]~40_combout\,
	cin => \z16|LessThan0~132_cout\,
	cin0 => \z16|LessThan0~122_cout0\,
	cin1 => \z16|LessThan0~122COUT1_196\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~115\,
	cout0 => \z16|LessThan0~117_cout0\,
	cout1 => \z16|LessThan0~117COUT1_198\);

\z16|LessThan0~112\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~112_cout0\ = CARRY(\z8|rd1[9]~52_combout\ & (\z4|y1[9]~69_combout\ # !\z16|LessThan0~117_cout0\) # !\z8|rd1[9]~52_combout\ & \z4|y1[9]~69_combout\ & !\z16|LessThan0~117_cout0\)
-- \z16|LessThan0~112COUT1_200\ = CARRY(\z8|rd1[9]~52_combout\ & (\z4|y1[9]~69_combout\ # !\z16|LessThan0~117COUT1_198\) # !\z8|rd1[9]~52_combout\ & \z4|y1[9]~69_combout\ & !\z16|LessThan0~117COUT1_198\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[9]~52_combout\,
	datab => \z4|y1[9]~69_combout\,
	cin => \z16|LessThan0~132_cout\,
	cin0 => \z16|LessThan0~117_cout0\,
	cin1 => \z16|LessThan0~117COUT1_198\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~110\,
	cout0 => \z16|LessThan0~112_cout0\,
	cout1 => \z16|LessThan0~112COUT1_200\);

\z16|LessThan0~107\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~107_cout\ = CARRY(\z4|y1[10]~67_combout\ & !\z8|rd1[10]~53_combout\ & !\z16|LessThan0~112COUT1_200\ # !\z4|y1[10]~67_combout\ & (!\z16|LessThan0~112COUT1_200\ # !\z8|rd1[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[10]~67_combout\,
	datab => \z8|rd1[10]~53_combout\,
	cin => \z16|LessThan0~132_cout\,
	cin0 => \z16|LessThan0~112_cout0\,
	cin1 => \z16|LessThan0~112COUT1_200\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~105\,
	cout => \z16|LessThan0~107_cout\);

\z16|LessThan0~102\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~102_cout0\ = CARRY(\z8|rd1[11]~54_combout\ & (!\z16|LessThan0~107_cout\ # !\z4|y1[11]~50_combout\) # !\z8|rd1[11]~54_combout\ & !\z4|y1[11]~50_combout\ & !\z16|LessThan0~107_cout\)
-- \z16|LessThan0~102COUT1_202\ = CARRY(\z8|rd1[11]~54_combout\ & (!\z16|LessThan0~107_cout\ # !\z4|y1[11]~50_combout\) # !\z8|rd1[11]~54_combout\ & !\z4|y1[11]~50_combout\ & !\z16|LessThan0~107_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[11]~54_combout\,
	datab => \z4|y1[11]~50_combout\,
	cin => \z16|LessThan0~107_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~100\,
	cout0 => \z16|LessThan0~102_cout0\,
	cout1 => \z16|LessThan0~102COUT1_202\);

\z16|LessThan0~97\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~97_cout0\ = CARRY(\z4|y1[12]~54_combout\ & (!\z16|LessThan0~102_cout0\ # !\z8|rd1[12]~41_combout\) # !\z4|y1[12]~54_combout\ & !\z8|rd1[12]~41_combout\ & !\z16|LessThan0~102_cout0\)
-- \z16|LessThan0~97COUT1_204\ = CARRY(\z4|y1[12]~54_combout\ & (!\z16|LessThan0~102COUT1_202\ # !\z8|rd1[12]~41_combout\) # !\z4|y1[12]~54_combout\ & !\z8|rd1[12]~41_combout\ & !\z16|LessThan0~102COUT1_202\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[12]~54_combout\,
	datab => \z8|rd1[12]~41_combout\,
	cin => \z16|LessThan0~107_cout\,
	cin0 => \z16|LessThan0~102_cout0\,
	cin1 => \z16|LessThan0~102COUT1_202\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~95\,
	cout0 => \z16|LessThan0~97_cout0\,
	cout1 => \z16|LessThan0~97COUT1_204\);

\z16|LessThan0~92\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~92_cout0\ = CARRY(\z4|y1[13]~45_combout\ & \z8|rd1[13]~55_combout\ & !\z16|LessThan0~97_cout0\ # !\z4|y1[13]~45_combout\ & (\z8|rd1[13]~55_combout\ # !\z16|LessThan0~97_cout0\))
-- \z16|LessThan0~92COUT1_206\ = CARRY(\z4|y1[13]~45_combout\ & \z8|rd1[13]~55_combout\ & !\z16|LessThan0~97COUT1_204\ # !\z4|y1[13]~45_combout\ & (\z8|rd1[13]~55_combout\ # !\z16|LessThan0~97COUT1_204\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[13]~45_combout\,
	datab => \z8|rd1[13]~55_combout\,
	cin => \z16|LessThan0~107_cout\,
	cin0 => \z16|LessThan0~97_cout0\,
	cin1 => \z16|LessThan0~97COUT1_204\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~90\,
	cout0 => \z16|LessThan0~92_cout0\,
	cout1 => \z16|LessThan0~92COUT1_206\);

\z16|LessThan0~87\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~87_cout0\ = CARRY(\z4|y1[14]~47_combout\ & (!\z16|LessThan0~92_cout0\ # !\z8|rd1[14]~42_combout\) # !\z4|y1[14]~47_combout\ & !\z8|rd1[14]~42_combout\ & !\z16|LessThan0~92_cout0\)
-- \z16|LessThan0~87COUT1_208\ = CARRY(\z4|y1[14]~47_combout\ & (!\z16|LessThan0~92COUT1_206\ # !\z8|rd1[14]~42_combout\) # !\z4|y1[14]~47_combout\ & !\z8|rd1[14]~42_combout\ & !\z16|LessThan0~92COUT1_206\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[14]~47_combout\,
	datab => \z8|rd1[14]~42_combout\,
	cin => \z16|LessThan0~107_cout\,
	cin0 => \z16|LessThan0~92_cout0\,
	cin1 => \z16|LessThan0~92COUT1_206\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~85\,
	cout0 => \z16|LessThan0~87_cout0\,
	cout1 => \z16|LessThan0~87COUT1_208\);

\z16|LessThan0~82\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~82_cout\ = CARRY(\z4|y1[15]~52_combout\ & \z8|rd1[15]~43_combout\ & !\z16|LessThan0~87COUT1_208\ # !\z4|y1[15]~52_combout\ & (\z8|rd1[15]~43_combout\ # !\z16|LessThan0~87COUT1_208\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[15]~52_combout\,
	datab => \z8|rd1[15]~43_combout\,
	cin => \z16|LessThan0~107_cout\,
	cin0 => \z16|LessThan0~87_cout0\,
	cin1 => \z16|LessThan0~87COUT1_208\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~80\,
	cout => \z16|LessThan0~82_cout\);

\z16|LessThan0~77\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~77_cout0\ = CARRY(\z8|rd1[16]~56_combout\ & \z4|y1[16]~49_combout\ & !\z16|LessThan0~82_cout\ # !\z8|rd1[16]~56_combout\ & (\z4|y1[16]~49_combout\ # !\z16|LessThan0~82_cout\))
-- \z16|LessThan0~77COUT1_210\ = CARRY(\z8|rd1[16]~56_combout\ & \z4|y1[16]~49_combout\ & !\z16|LessThan0~82_cout\ # !\z8|rd1[16]~56_combout\ & (\z4|y1[16]~49_combout\ # !\z16|LessThan0~82_cout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[16]~56_combout\,
	datab => \z4|y1[16]~49_combout\,
	cin => \z16|LessThan0~82_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~75\,
	cout0 => \z16|LessThan0~77_cout0\,
	cout1 => \z16|LessThan0~77COUT1_210\);

\z16|LessThan0~72\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~72_cout0\ = CARRY(\z8|rd1[17]~57_combout\ & (!\z16|LessThan0~77_cout0\ # !\z4|y1[17]~66_combout\) # !\z8|rd1[17]~57_combout\ & !\z4|y1[17]~66_combout\ & !\z16|LessThan0~77_cout0\)
-- \z16|LessThan0~72COUT1_212\ = CARRY(\z8|rd1[17]~57_combout\ & (!\z16|LessThan0~77COUT1_210\ # !\z4|y1[17]~66_combout\) # !\z8|rd1[17]~57_combout\ & !\z4|y1[17]~66_combout\ & !\z16|LessThan0~77COUT1_210\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[17]~57_combout\,
	datab => \z4|y1[17]~66_combout\,
	cin => \z16|LessThan0~82_cout\,
	cin0 => \z16|LessThan0~77_cout0\,
	cin1 => \z16|LessThan0~77COUT1_210\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~70\,
	cout0 => \z16|LessThan0~72_cout0\,
	cout1 => \z16|LessThan0~72COUT1_212\);

\z16|LessThan0~67\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~67_cout0\ = CARRY(\z4|y1[18]~59_combout\ & (!\z16|LessThan0~72_cout0\ # !\z8|rd1[18]~58_combout\) # !\z4|y1[18]~59_combout\ & !\z8|rd1[18]~58_combout\ & !\z16|LessThan0~72_cout0\)
-- \z16|LessThan0~67COUT1_214\ = CARRY(\z4|y1[18]~59_combout\ & (!\z16|LessThan0~72COUT1_212\ # !\z8|rd1[18]~58_combout\) # !\z4|y1[18]~59_combout\ & !\z8|rd1[18]~58_combout\ & !\z16|LessThan0~72COUT1_212\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[18]~59_combout\,
	datab => \z8|rd1[18]~58_combout\,
	cin => \z16|LessThan0~82_cout\,
	cin0 => \z16|LessThan0~72_cout0\,
	cin1 => \z16|LessThan0~72COUT1_212\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~65\,
	cout0 => \z16|LessThan0~67_cout0\,
	cout1 => \z16|LessThan0~67COUT1_214\);

\z16|LessThan0~62\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~62_cout0\ = CARRY(\z8|rd1[19]~59_combout\ & (!\z16|LessThan0~67_cout0\ # !\z4|y1[19]~65_combout\) # !\z8|rd1[19]~59_combout\ & !\z4|y1[19]~65_combout\ & !\z16|LessThan0~67_cout0\)
-- \z16|LessThan0~62COUT1_216\ = CARRY(\z8|rd1[19]~59_combout\ & (!\z16|LessThan0~67COUT1_214\ # !\z4|y1[19]~65_combout\) # !\z8|rd1[19]~59_combout\ & !\z4|y1[19]~65_combout\ & !\z16|LessThan0~67COUT1_214\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[19]~59_combout\,
	datab => \z4|y1[19]~65_combout\,
	cin => \z16|LessThan0~82_cout\,
	cin0 => \z16|LessThan0~67_cout0\,
	cin1 => \z16|LessThan0~67COUT1_214\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~60\,
	cout0 => \z16|LessThan0~62_cout0\,
	cout1 => \z16|LessThan0~62COUT1_216\);

\z16|LessThan0~57\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~57_cout\ = CARRY(\z4|y1[20]~58_combout\ & (!\z16|LessThan0~62COUT1_216\ # !\z8|rd1[20]~60_combout\) # !\z4|y1[20]~58_combout\ & !\z8|rd1[20]~60_combout\ & !\z16|LessThan0~62COUT1_216\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[20]~58_combout\,
	datab => \z8|rd1[20]~60_combout\,
	cin => \z16|LessThan0~82_cout\,
	cin0 => \z16|LessThan0~62_cout0\,
	cin1 => \z16|LessThan0~62COUT1_216\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~55\,
	cout => \z16|LessThan0~57_cout\);

\z16|LessThan0~52\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~52_cout0\ = CARRY(\z8|rd1[21]~61_combout\ & (!\z16|LessThan0~57_cout\ # !\z4|y1[21]~46_combout\) # !\z8|rd1[21]~61_combout\ & !\z4|y1[21]~46_combout\ & !\z16|LessThan0~57_cout\)
-- \z16|LessThan0~52COUT1_218\ = CARRY(\z8|rd1[21]~61_combout\ & (!\z16|LessThan0~57_cout\ # !\z4|y1[21]~46_combout\) # !\z8|rd1[21]~61_combout\ & !\z4|y1[21]~46_combout\ & !\z16|LessThan0~57_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[21]~61_combout\,
	datab => \z4|y1[21]~46_combout\,
	cin => \z16|LessThan0~57_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~50\,
	cout0 => \z16|LessThan0~52_cout0\,
	cout1 => \z16|LessThan0~52COUT1_218\);

\z16|LessThan0~47\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~47_cout0\ = CARRY(\z8|rd1[22]~62_combout\ & \z4|y1[22]~53_combout\ & !\z16|LessThan0~52_cout0\ # !\z8|rd1[22]~62_combout\ & (\z4|y1[22]~53_combout\ # !\z16|LessThan0~52_cout0\))
-- \z16|LessThan0~47COUT1_220\ = CARRY(\z8|rd1[22]~62_combout\ & \z4|y1[22]~53_combout\ & !\z16|LessThan0~52COUT1_218\ # !\z8|rd1[22]~62_combout\ & (\z4|y1[22]~53_combout\ # !\z16|LessThan0~52COUT1_218\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[22]~62_combout\,
	datab => \z4|y1[22]~53_combout\,
	cin => \z16|LessThan0~57_cout\,
	cin0 => \z16|LessThan0~52_cout0\,
	cin1 => \z16|LessThan0~52COUT1_218\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~45\,
	cout0 => \z16|LessThan0~47_cout0\,
	cout1 => \z16|LessThan0~47COUT1_220\);

\z16|LessThan0~42\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~42_cout0\ = CARRY(\z4|y1[23]~62_combout\ & \z8|rd1[23]~63_combout\ & !\z16|LessThan0~47_cout0\ # !\z4|y1[23]~62_combout\ & (\z8|rd1[23]~63_combout\ # !\z16|LessThan0~47_cout0\))
-- \z16|LessThan0~42COUT1_222\ = CARRY(\z4|y1[23]~62_combout\ & \z8|rd1[23]~63_combout\ & !\z16|LessThan0~47COUT1_220\ # !\z4|y1[23]~62_combout\ & (\z8|rd1[23]~63_combout\ # !\z16|LessThan0~47COUT1_220\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[23]~62_combout\,
	datab => \z8|rd1[23]~63_combout\,
	cin => \z16|LessThan0~57_cout\,
	cin0 => \z16|LessThan0~47_cout0\,
	cin1 => \z16|LessThan0~47COUT1_220\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~40\,
	cout0 => \z16|LessThan0~42_cout0\,
	cout1 => \z16|LessThan0~42COUT1_222\);

\z16|LessThan0~37\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~37_cout0\ = CARRY(\z4|y1[24]~64_combout\ & (!\z16|LessThan0~42_cout0\ # !\z8|rd1[24]~44_combout\) # !\z4|y1[24]~64_combout\ & !\z8|rd1[24]~44_combout\ & !\z16|LessThan0~42_cout0\)
-- \z16|LessThan0~37COUT1_224\ = CARRY(\z4|y1[24]~64_combout\ & (!\z16|LessThan0~42COUT1_222\ # !\z8|rd1[24]~44_combout\) # !\z4|y1[24]~64_combout\ & !\z8|rd1[24]~44_combout\ & !\z16|LessThan0~42COUT1_222\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[24]~64_combout\,
	datab => \z8|rd1[24]~44_combout\,
	cin => \z16|LessThan0~57_cout\,
	cin0 => \z16|LessThan0~42_cout0\,
	cin1 => \z16|LessThan0~42COUT1_222\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~35\,
	cout0 => \z16|LessThan0~37_cout0\,
	cout1 => \z16|LessThan0~37COUT1_224\);

\z16|LessThan0~32\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~32_cout\ = CARRY(\z4|y1[25]~61_combout\ & \z8|rd1[25]~45_combout\ & !\z16|LessThan0~37COUT1_224\ # !\z4|y1[25]~61_combout\ & (\z8|rd1[25]~45_combout\ # !\z16|LessThan0~37COUT1_224\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[25]~61_combout\,
	datab => \z8|rd1[25]~45_combout\,
	cin => \z16|LessThan0~57_cout\,
	cin0 => \z16|LessThan0~37_cout0\,
	cin1 => \z16|LessThan0~37COUT1_224\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~30\,
	cout => \z16|LessThan0~32_cout\);

\z16|LessThan0~27\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~27_cout0\ = CARRY(\z4|y1[26]~60_combout\ & (!\z16|LessThan0~32_cout\ # !\z8|rd1[26]~46_combout\) # !\z4|y1[26]~60_combout\ & !\z8|rd1[26]~46_combout\ & !\z16|LessThan0~32_cout\)
-- \z16|LessThan0~27COUT1_226\ = CARRY(\z4|y1[26]~60_combout\ & (!\z16|LessThan0~32_cout\ # !\z8|rd1[26]~46_combout\) # !\z4|y1[26]~60_combout\ & !\z8|rd1[26]~46_combout\ & !\z16|LessThan0~32_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[26]~60_combout\,
	datab => \z8|rd1[26]~46_combout\,
	cin => \z16|LessThan0~32_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~25\,
	cout0 => \z16|LessThan0~27_cout0\,
	cout1 => \z16|LessThan0~27COUT1_226\);

\z16|LessThan0~22\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~22_cout0\ = CARRY(\z4|y1[27]~51_combout\ & \z8|rd1[27]~47_combout\ & !\z16|LessThan0~27_cout0\ # !\z4|y1[27]~51_combout\ & (\z8|rd1[27]~47_combout\ # !\z16|LessThan0~27_cout0\))
-- \z16|LessThan0~22COUT1_228\ = CARRY(\z4|y1[27]~51_combout\ & \z8|rd1[27]~47_combout\ & !\z16|LessThan0~27COUT1_226\ # !\z4|y1[27]~51_combout\ & (\z8|rd1[27]~47_combout\ # !\z16|LessThan0~27COUT1_226\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[27]~51_combout\,
	datab => \z8|rd1[27]~47_combout\,
	cin => \z16|LessThan0~32_cout\,
	cin0 => \z16|LessThan0~27_cout0\,
	cin1 => \z16|LessThan0~27COUT1_226\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~20\,
	cout0 => \z16|LessThan0~22_cout0\,
	cout1 => \z16|LessThan0~22COUT1_228\);

\z16|LessThan0~17\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~17_cout0\ = CARRY(\z8|rd1[28]~48_combout\ & \z4|y1[28]~56_combout\ & !\z16|LessThan0~22_cout0\ # !\z8|rd1[28]~48_combout\ & (\z4|y1[28]~56_combout\ # !\z16|LessThan0~22_cout0\))
-- \z16|LessThan0~17COUT1_230\ = CARRY(\z8|rd1[28]~48_combout\ & \z4|y1[28]~56_combout\ & !\z16|LessThan0~22COUT1_228\ # !\z8|rd1[28]~48_combout\ & (\z4|y1[28]~56_combout\ # !\z16|LessThan0~22COUT1_228\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[28]~48_combout\,
	datab => \z4|y1[28]~56_combout\,
	cin => \z16|LessThan0~32_cout\,
	cin0 => \z16|LessThan0~22_cout0\,
	cin1 => \z16|LessThan0~22COUT1_228\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~15\,
	cout0 => \z16|LessThan0~17_cout0\,
	cout1 => \z16|LessThan0~17COUT1_230\);

\z16|LessThan0~12\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~12_cout0\ = CARRY(\z4|y1[29]~63_combout\ & \z8|rd1[29]~49_combout\ & !\z16|LessThan0~17_cout0\ # !\z4|y1[29]~63_combout\ & (\z8|rd1[29]~49_combout\ # !\z16|LessThan0~17_cout0\))
-- \z16|LessThan0~12COUT1_232\ = CARRY(\z4|y1[29]~63_combout\ & \z8|rd1[29]~49_combout\ & !\z16|LessThan0~17COUT1_230\ # !\z4|y1[29]~63_combout\ & (\z8|rd1[29]~49_combout\ # !\z16|LessThan0~17COUT1_230\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[29]~63_combout\,
	datab => \z8|rd1[29]~49_combout\,
	cin => \z16|LessThan0~32_cout\,
	cin0 => \z16|LessThan0~17_cout0\,
	cin1 => \z16|LessThan0~17COUT1_230\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~10\,
	cout0 => \z16|LessThan0~12_cout0\,
	cout1 => \z16|LessThan0~12COUT1_232\);

\z16|LessThan0~7\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~7_cout\ = CARRY(\z4|y1[30]~57_combout\ & (!\z16|LessThan0~12COUT1_232\ # !\z8|rd1[30]~50_combout\) # !\z4|y1[30]~57_combout\ & !\z8|rd1[30]~50_combout\ & !\z16|LessThan0~12COUT1_232\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[30]~57_combout\,
	datab => \z8|rd1[30]~50_combout\,
	cin => \z16|LessThan0~32_cout\,
	cin0 => \z16|LessThan0~12_cout0\,
	cin1 => \z16|LessThan0~12COUT1_232\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~5\,
	cout => \z16|LessThan0~7_cout\);

\z16|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \z16|LessThan0~0_combout\ = \z8|rd1[31]~51_combout\ & (\z16|LessThan0~7_cout\ & \z4|y1[31]~48_combout\) # !\z8|rd1[31]~51_combout\ & (\z16|LessThan0~7_cout\ # \z4|y1[31]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f550",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[31]~51_combout\,
	datad => \z4|y1[31]~48_combout\,
	cin => \z16|LessThan0~7_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|LessThan0~0_combout\);

\z16|result~32\ : cyclone_lcell
-- Equation(s):
-- \z16|result~32_combout\ = \z8|rd1[0]~35_combout\ # \z4|y1[0]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|rd1[0]~35_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~32_combout\);

\z16|ShiftLeft0~29\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftLeft0~29_combout\ = \z16|ShiftLeft0~28_combout\ & !\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|ShiftLeft0~28_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftLeft0~29_combout\);

\z16|Mux31~6\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~6_combout\ = \z17|aluoper[0]~6_combout\ & (\z16|ShiftLeft0~29_combout\ # !\z5|y1[29]~63_combout\) # !\z17|aluoper[0]~6_combout\ & !\z16|result~32_combout\ & \z5|y1[29]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba1a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|result~32_combout\,
	datac => \z5|y1[29]~63_combout\,
	datad => \z16|ShiftLeft0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~6_combout\);

\z16|Mux31~7\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~7_combout\ = \z5|y1[29]~63_combout\ & (\z16|Mux31~6_combout\) # !\z5|y1[29]~63_combout\ & (\z16|Mux31~6_combout\ & (\z16|LessThan0~0_combout\) # !\z16|Mux31~6_combout\ & \z16|Add0~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~103_combout\,
	datab => \z16|LessThan0~0_combout\,
	datac => \z5|y1[29]~63_combout\,
	datad => \z16|Mux31~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~7_combout\);

\z16|Mux31~8\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux31~8_combout\ = \z17|Mux4~0_combout\ & !\z17|aluoper[3]~5_combout\ & (\z16|Mux31~7_combout\) # !\z17|Mux4~0_combout\ & (\z16|Mux31~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7430",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z16|Mux31~5_combout\,
	datad => \z16|Mux31~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux31~8_combout\);

\z18|sram~969\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~969_regout\ = DFFEAS(\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~969_regout\);

\z8|mem~2453\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2453_combout\ = !\z13|mem_initial~61\ & (\z13|mem_initial~59\ & !\z8|mem~777_regout\ # !\z13|mem_initial~59\ & (!\z8|mem~649_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0047",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~777_regout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~649_regout\,
	datad => \z13|mem_initial~61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2453_combout\);

\z8|mem~1286\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1286_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # \z8|mem~1283\) # !\z13|mem_initial~57_combout\ & !\z13|mem_initial~55\ & (\z8|mem~1285\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~1283\,
	datad => \z8|mem~1285\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1286_combout\);

\z8|mem~1289\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1289_combout\ = \z13|mem_initial~55\ & (\z8|mem~1286_combout\ & \z8|mem~1288\ # !\z8|mem~1286_combout\ & (\z8|mem~2453_combout\)) # !\z13|mem_initial~55\ & (\z8|mem~1286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~55\,
	datab => \z8|mem~1288\,
	datac => \z8|mem~2453_combout\,
	datad => \z8|mem~1286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1289_combout\);

\z18|sram~585\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[3]~36\ = \z8|rd2[0]~32\ & (\z8|mem~1289_combout\) # !\z8|rd2[0]~32\ & !\z8|Equal1~1_combout\ & \z8|mem~1299_combout\
-- \z18|sram~585_regout\ = DFFEAS(\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|Equal1~1_combout\,
	datab => \z8|rd2[0]~32\,
	datac => \z8|mem~1299_combout\,
	datad => \z8|mem~1289_combout\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[3]~36\,
	regout => \z18|sram~585_regout\);

\z18|sram~841\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1122\ = \z16|Mux28~11_combout\ & (P1L804Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~585_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~585_regout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1122\,
	regout => \z18|sram~841_regout\);

\z18|sram~713\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1123\ = \z16|Mux29~19_combout\ & (\z18|sram~1122\ & \z18|sram~969_regout\ # !\z18|sram~1122\ & (P1L676Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1122\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~969_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1122\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1123\,
	regout => \z18|sram~713_regout\);

\z18|sram~1033\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1033_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1033_regout\);

\z18|sram~649\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~649_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~649_regout\);

\z18|sram~905\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1129\ = \z16|Mux28~11_combout\ & (P1L868Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~649_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~649_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1129\,
	regout => \z18|sram~905_regout\);

\z18|sram~777\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1130\ = \z16|Mux29~19_combout\ & (\z18|sram~1129\ & \z18|sram~1033_regout\ # !\z18|sram~1129\ & (P1L740Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1129\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1033_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1129\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1130\,
	regout => \z18|sram~777_regout\);

\z18|sram~809\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~809_regout\ = DFFEAS(!\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1739_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~809_regout\);

\z18|sram~553\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~553_regout\ = DFFEAS(!\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~553_regout\);

\z18|sram~681\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1126\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L644Q) # !\z16|Mux29~19_combout\ & !\z18|sram~553_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~553_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1126\,
	regout => \z18|sram~681_regout\);

\z18|sram~937\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1127\ = \z16|Mux28~11_combout\ & (\z18|sram~1126\ & (P1L900Q) # !\z18|sram~1126\ & !\z18|sram~809_regout\) # !\z16|Mux28~11_combout\ & (\z18|sram~1126\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~809_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1126\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1127\,
	regout => \z18|sram~937_regout\);

\z18|sram~1001\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1001_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1001_regout\);

\z18|sram~617\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~617_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~617_regout\);

\z18|sram~745\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1124\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L708Q) # !\z16|Mux29~19_combout\ & \z18|sram~617_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~617_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1124\,
	regout => \z18|sram~745_regout\);

\z18|sram~873\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1125\ = \z16|Mux28~11_combout\ & (\z18|sram~1124\ & \z18|sram~1001_regout\ # !\z18|sram~1124\ & (P1L836Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1124\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1001_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1124\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1125\,
	regout => \z18|sram~873_regout\);

\z18|sram~1128\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1128_combout\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (\z18|sram~1125\) # !\z16|Mux30~12_combout\ & \z18|sram~1127\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1127\,
	datad => \z18|sram~1125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1128_combout\);

\z18|sram~1131\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1131_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1128_combout\ & (\z18|sram~1130\) # !\z18|sram~1128_combout\ & \z18|sram~1123\) # !\z16|Mux31~8_combout\ & (\z18|sram~1128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1123\,
	datac => \z18|sram~1130\,
	datad => \z18|sram~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1131_combout\);

\z18|sram~521\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~521_regout\ = DFFEAS(\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~521_regout\);

\z18|sram~425\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~425_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~425_regout\);

\z18|sram~457\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1139\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L420Q) # !\z16|Mux31~8_combout\ & \z18|sram~425_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~425_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1139\,
	regout => \z18|sram~457_regout\);

\z18|sram~489\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1140\ = \z16|Mux30~12_combout\ & (\z18|sram~1139\ & \z18|sram~521_regout\ # !\z18|sram~1139\ & (P1L452Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1139\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~521_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1139\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1140\,
	regout => \z18|sram~489_regout\);

\z18|sram~137\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~137_regout\ = DFFEAS(\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~137_regout\);

\z18|sram~41\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~41_regout\ = DFFEAS(!\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~41_regout\);

\z18|sram~105\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1136\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L68Q) # !\z16|Mux30~12_combout\ & !\z18|sram~41_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~41_regout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1136\,
	regout => \z18|sram~105_regout\);

\z18|sram~73\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1137\ = \z16|Mux31~8_combout\ & (\z18|sram~1136\ & \z18|sram~137_regout\ # !\z18|sram~1136\ & (P1L36Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1136\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~137_regout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1136\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1137\,
	regout => \z18|sram~73_regout\);

\z18|sram~393\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~393_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~393_regout\);

\z18|sram~297\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~297_regout\ = DFFEAS(!\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~297_regout\);

\z18|sram~361\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1134\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L324Q) # !\z16|Mux30~12_combout\ & !\z18|sram~297_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~297_regout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1134\,
	regout => \z18|sram~361_regout\);

\z18|sram~329\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1135\ = \z16|Mux31~8_combout\ & (\z18|sram~1134\ & \z18|sram~393_regout\ # !\z18|sram~1134\ & (P1L292Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1134\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~393_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1134\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1135\,
	regout => \z18|sram~329_regout\);

\z18|sram~1138\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1138_combout\ = \z16|Mux29~19_combout\ & \z16|Mux28~11_combout\ # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (\z18|sram~1135\) # !\z16|Mux28~11_combout\ & \z18|sram~1137\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1137\,
	datad => \z18|sram~1135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1138_combout\);

\z18|sram~265\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~265_regout\ = DFFEAS(\z8|rd2[3]~36\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[3]~36\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~265_regout\);

\z18|sram~169\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~169_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, \z8|rd2[3]~36\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[3]~36\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~169_regout\);

\z18|sram~201\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1132\ = \z16|Mux31~8_combout\ & (P1L164Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~169_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~169_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1132\,
	regout => \z18|sram~201_regout\);

\z18|sram~233\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1133\ = \z16|Mux30~12_combout\ & (\z18|sram~1132\ & \z18|sram~265_regout\ # !\z18|sram~1132\ & (P1L196Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1132\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~265_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[3]~36\,
	datad => \z18|sram~1132\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1133\,
	regout => \z18|sram~233_regout\);

\z18|sram~1141\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1141_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1138_combout\ & \z18|sram~1140\ # !\z18|sram~1138_combout\ & (\z18|sram~1133\)) # !\z16|Mux29~19_combout\ & (\z18|sram~1138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1140\,
	datac => \z18|sram~1138_combout\,
	datad => \z18|sram~1133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1141_combout\);

\z5|y1[3]~70\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[3]~70_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & \z18|sram~1131_combout\ # !\z16|Mux27~9_combout\ & (\z18|sram~1141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3120",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1131_combout\,
	datad => \z18|sram~1141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[3]~70_combout\);

\rout2[3]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[3]~71\ = \z5|y1[3]~70_combout\ # \z16|Mux28~11_combout\ & \z15|Mux0~0_combout\
-- \rout2[3]~reg0_regout\ = DFFEAS(\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z15|Mux0~0_combout\,
	datad => \z5|y1[3]~70_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[3]~71\,
	regout => \rout2[3]~reg0_regout\);

\z8|mem~201\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~201_regout\ = DFFEAS(!\z5|y1[3]~71\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2337_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[3]~71\,
	aclr => GND,
	ena => \z8|mem~2337_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~201_regout\);

\z8|mem~1290\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1290_combout\ = \z13|mem_initial~55\ & (\z13|mem_initial~57_combout\ # !\z8|mem~265_regout\) # !\z13|mem_initial~55\ & (!\z8|mem~233_regout\ & !\z13|mem_initial~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc47",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~265_regout\,
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~233_regout\,
	datad => \z13|mem_initial~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1290_combout\);

\z8|mem~1291\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1291_combout\ = \z13|mem_initial~57_combout\ & (\z8|mem~1290_combout\ & !\z8|mem~201_regout\ # !\z8|mem~1290_combout\ & (!\z8|mem~169_regout\)) # !\z13|mem_initial~57_combout\ & (\z8|mem~1290_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~57_combout\,
	datab => \z8|mem~201_regout\,
	datac => \z8|mem~169_regout\,
	datad => \z8|mem~1290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1291_combout\);

\z8|mem~1294\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1294_combout\ = \z13|mem_initial~57_combout\ & (\z13|mem_initial~55\ # !\z8|mem~41_regout\) # !\z13|mem_initial~57_combout\ & (!\z13|mem_initial~55\ & !\z8|mem~105_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~41_regout\,
	datab => \z13|mem_initial~57_combout\,
	datac => \z13|mem_initial~55\,
	datad => \z8|mem~105_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1294_combout\);

\z8|mem~1295\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1295_combout\ = \z13|mem_initial~55\ & (!\z8|mem~1294_combout\ # !\z8|mem~73_regout\) # !\z13|mem_initial~55\ & (\z8|mem~1294_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~55\,
	datac => \z8|mem~73_regout\,
	datad => \z8|mem~1294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1295_combout\);

\z8|mem~1296\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1296_combout\ = \z13|mem_initial~61\ & (\z13|mem_initial~59\ # \z8|mem~1293\) # !\z13|mem_initial~61\ & !\z13|mem_initial~59\ & \z8|mem~1295_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~61\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1295_combout\,
	datad => \z8|mem~1293\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1296_combout\);

\z8|mem~1299\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1299_combout\ = \z13|mem_initial~59\ & (\z8|mem~1296_combout\ & (\z8|mem~1298\) # !\z8|mem~1296_combout\ & \z8|mem~1291_combout\) # !\z13|mem_initial~59\ & (\z8|mem~1296_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~1291_combout\,
	datab => \z13|mem_initial~59\,
	datac => \z8|mem~1298\,
	datad => \z8|mem~1296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1299_combout\);

\z4|y1[3]~43\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[3]~43_combout\ = \z13|mem_initial~74\ & (\z13|mem_initial~43\) # !\z13|mem_initial~74\ & (\z13|mem_initial~80\ & \z13|mem_initial~43\ # !\z13|mem_initial~80\ & (\z8|rd2[3]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f1e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~74\,
	datab => \z13|mem_initial~80\,
	datac => \z13|mem_initial~43\,
	datad => \z8|rd2[3]~36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[3]~43_combout\);

\z16|Add0~162\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~162_combout\ = !\z17|aluoper[0]~6_combout\ & (\z17|Mux4~0_combout\ & (!\z4|y1[3]~43_combout\) # !\z17|Mux4~0_combout\ & (\z17|aluoper[3]~5_combout\ # \z4|y1[3]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0554",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|Mux4~0_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~162_combout\);

\z16|result~35\ : cyclone_lcell
-- Equation(s):
-- \z16|result~35_combout\ = \z4|y1[3]~43_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2383_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~35_combout\);

\z16|Mux29~20\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~20_combout\ = \z17|Mux2~6_combout\ # \z17|aluoper[0]~6_combout\ & !\z17|Mux1~6_combout\ # !\z15|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5fd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z15|Mux8~2_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z17|Mux2~6_combout\,
	datad => \z17|Mux1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~20_combout\);

\z16|Mux29~6\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~6_combout\ = !\z16|Mux29~4_combout\ & (!\z4|y1[4]~44_combout\ & !\z16|ShiftLeft0~17_combout\ # !\z16|Mux29~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0515",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~4_combout\,
	datab => \z4|y1[4]~44_combout\,
	datac => \z16|Mux29~20_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~6_combout\);

\z16|Mux28~3\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~3_combout\ = \z5|y1[10]~283_combout\ & \z17|aluoper[0]~6_combout\ & (\z4|y1[3]~43_combout\ $ \z8|rd1[3]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z8|rd1[3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~3_combout\);

\z16|Mux29~11\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~11_combout\ = \z17|aluoper[3]~5_combout\ & (!\z17|aluoper[0]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datad => \z17|aluoper[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~11_combout\);

\z16|Mux28~6\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~6_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2383_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~6_combout\);

\z16|Mux29~12\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~12_combout\ = \z17|aluoper[0]~6_combout\ # \z17|aluoper[3]~5_combout\ & \z4|y1[4]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z17|aluoper[3]~5_combout\,
	datac => \z17|aluoper[0]~6_combout\,
	datad => \z4|y1[4]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~12_combout\);

\z16|Mux28~7\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~7_combout\ = \z16|Mux29~11_combout\ & (\z16|Mux29~12_combout\) # !\z16|Mux29~11_combout\ & (\z4|y1[3]~43_combout\ & (\z16|Mux28~6_combout\ # \z16|Mux29~12_combout\) # !\z4|y1[3]~43_combout\ & \z16|Mux28~6_combout\ & \z16|Mux29~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~11_combout\,
	datab => \z4|y1[3]~43_combout\,
	datac => \z16|Mux28~6_combout\,
	datad => \z16|Mux29~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~7_combout\);

\z16|ShiftRight0~54\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~54_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z8|mem~2382_combout\ # !\z4|y1[0]~40_combout\ & (\z8|mem~2377_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2382_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~54_combout\);

\z16|ShiftRight0~57\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~57_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z8|mem~2378_combout\ # !\z4|y1[0]~40_combout\ & (\z8|mem~2383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2378_combout\,
	datab => \z4|y1[0]~40_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~57_combout\);

\z16|Mux28~4\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~4_combout\ = \z16|Mux29~8_combout\ & (\z16|ShiftLeft0~18_combout\) # !\z16|Mux29~8_combout\ & (\z16|ShiftLeft0~18_combout\ & (\z16|ShiftRight0~56_combout\) # !\z16|ShiftLeft0~18_combout\ & \z16|ShiftRight0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~57_combout\,
	datab => \z16|Mux29~8_combout\,
	datac => \z16|ShiftLeft0~18_combout\,
	datad => \z16|ShiftRight0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~4_combout\);

\z16|Mux28~5\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~5_combout\ = \z16|Mux29~8_combout\ & (\z16|Mux28~4_combout\ & (\z16|ShiftRight0~63_combout\) # !\z16|Mux28~4_combout\ & \z16|ShiftRight0~54_combout\) # !\z16|Mux29~8_combout\ & (\z16|Mux28~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~8_combout\,
	datab => \z16|ShiftRight0~54_combout\,
	datac => \z16|ShiftRight0~63_combout\,
	datad => \z16|Mux28~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~5_combout\);

\z16|Mux28~8\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~8_combout\ = \z16|Mux29~11_combout\ & (\z16|Mux28~7_combout\ & \z16|ShiftRight0~53_combout\ # !\z16|Mux28~7_combout\ & (\z16|Mux28~5_combout\)) # !\z16|Mux29~11_combout\ & \z16|Mux28~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~11_combout\,
	datab => \z16|Mux28~7_combout\,
	datac => \z16|ShiftRight0~53_combout\,
	datad => \z16|Mux28~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~8_combout\);

\z16|Mux28~12\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~12_combout\ = \z16|Mux28~8_combout\ & (\z17|aluoper[0]~6_combout\ # !\z17|aluoper[3]~5_combout\ # !\z16|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z16|Mux28~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~12_combout\);

\z16|Mux28~9\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~9_combout\ = \z16|Mux29~20_combout\ & \z16|Mux29~4_combout\ & \z16|Mux28~3_combout\ # !\z16|Mux29~20_combout\ & (\z16|Mux28~12_combout\ # !\z16|Mux29~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d591",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~20_combout\,
	datab => \z16|Mux29~4_combout\,
	datac => \z16|Mux28~3_combout\,
	datad => \z16|Mux28~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~9_combout\);

\z16|Mux28~10\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~10_combout\ = \z16|Mux29~6_combout\ & (\z16|Mux28~9_combout\ & !\z16|result~35_combout\ # !\z16|Mux28~9_combout\ & (\z16|ShiftLeft0~131_combout\)) # !\z16|Mux29~6_combout\ & (\z16|Mux28~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5fc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~35_combout\,
	datab => \z16|ShiftLeft0~131_combout\,
	datac => \z16|Mux29~6_combout\,
	datad => \z16|Mux28~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~10_combout\);

\z16|Mux28~11\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux28~11_combout\ = \z16|Add0~99_combout\ & (\z16|Mux29~18_combout\ # \z16|Mux28~2_combout\ & \z16|Mux28~10_combout\) # !\z16|Add0~99_combout\ & (\z16|Mux28~2_combout\ & \z16|Mux28~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~99_combout\,
	datab => \z16|Mux29~18_combout\,
	datac => \z16|Mux28~2_combout\,
	datad => \z16|Mux28~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux28~11_combout\);

\z18|sram~618\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[4]~59\ = !\z8|Equal1~1_combout\ & (\z8|rd2[0]~32\ & (\z8|mem~1307_combout\) # !\z8|rd2[0]~32\ & \z8|mem~1317_combout\)
-- \z18|sram~618_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~1317_combout\,
	datab => \z8|mem~1307_combout\,
	datac => \z8|Equal1~1_combout\,
	datad => \z8|rd2[0]~32\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[4]~59\,
	regout => \z18|sram~618_regout\);

\z18|sram~522\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~522_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~522_regout\);

\z18|sram~426\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~426_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~426_regout\);

\z18|sram~490\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1159\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & P1L453Q # !\z16|Mux30~12_combout\ & (\z18|sram~426_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~426_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1159\,
	regout => \z18|sram~490_regout\);

\z18|sram~458\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1160\ = \z16|Mux31~8_combout\ & (\z18|sram~1159\ & \z18|sram~522_regout\ # !\z18|sram~1159\ & (P1L421Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1159\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~522_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1159\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1160\,
	regout => \z18|sram~458_regout\);

\z18|sram~394\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~394_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~394_regout\);

\z18|sram~298\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~298_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~298_regout\);

\z18|sram~330\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1152\ = \z16|Mux31~8_combout\ & (P1L293Q # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & \z18|sram~298_regout\ & (!\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~298_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1152\,
	regout => \z18|sram~330_regout\);

\z18|sram~362\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1153\ = \z16|Mux30~12_combout\ & (\z18|sram~1152\ & \z18|sram~394_regout\ # !\z18|sram~1152\ & (P1L325Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1152\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~394_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1152\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1153\,
	regout => \z18|sram~362_regout\);

\z18|sram~266\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~266_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~266_regout\);

\z18|sram~170\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~170_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~170_regout\);

\z18|sram~234\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1154\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L197Q) # !\z16|Mux30~12_combout\ & \z18|sram~170_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~170_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1154\,
	regout => \z18|sram~234_regout\);

\z18|sram~202\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1155\ = \z16|Mux31~8_combout\ & (\z18|sram~1154\ & \z18|sram~266_regout\ # !\z18|sram~1154\ & (P1L165Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1154\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~266_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1154\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1155\,
	regout => \z18|sram~202_regout\);

\z18|sram~138\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~138_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~138_regout\);

\z18|sram~42\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~42_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1762_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~42_regout\);

\z18|sram~74\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1156\ = \z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\) # !\z16|Mux30~12_combout\ & (\z16|Mux31~8_combout\ & (P1L37Q) # !\z16|Mux31~8_combout\ & \z18|sram~42_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~42_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux31~8_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1156\,
	regout => \z18|sram~74_regout\);

\z18|sram~106\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1157\ = \z16|Mux30~12_combout\ & (\z18|sram~1156\ & \z18|sram~138_regout\ # !\z18|sram~1156\ & (P1L69Q)) # !\z16|Mux30~12_combout\ & (\z18|sram~1156\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~138_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1156\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1157\,
	regout => \z18|sram~106_regout\);

\z18|sram~1158\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1158_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & \z18|sram~1155\ # !\z16|Mux29~19_combout\ & (\z18|sram~1157\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1155\,
	datad => \z18|sram~1157\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1158_combout\);

\z18|sram~1161\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1161_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1158_combout\ & \z18|sram~1160\ # !\z18|sram~1158_combout\ & (\z18|sram~1153\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1160\,
	datac => \z18|sram~1153\,
	datad => \z18|sram~1158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1161_combout\);

\z18|sram~1002\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1002_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1002_regout\);

\z18|sram~874\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1142\ = \z16|Mux28~11_combout\ & (P1L837Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~618_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~618_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1142\,
	regout => \z18|sram~874_regout\);

\z18|sram~746\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1143\ = \z16|Mux29~19_combout\ & (\z18|sram~1142\ & \z18|sram~1002_regout\ # !\z18|sram~1142\ & (P1L709Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1142\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~1002_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1142\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1143\,
	regout => \z18|sram~746_regout\);

\z18|sram~650\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~650_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~650_regout\);

\z18|sram~778\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1149\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L741Q) # !\z16|Mux29~19_combout\ & \z18|sram~650_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~650_regout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1149\,
	regout => \z18|sram~778_regout\);

\z18|sram~1034\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1034_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1751_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~1034_regout\);

\z18|sram~906\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1150\ = \z16|Mux28~11_combout\ & (\z18|sram~1149\ & (\z18|sram~1034_regout\) # !\z18|sram~1149\ & P1L869Q) # !\z16|Mux28~11_combout\ & \z18|sram~1149\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~1149\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1034_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1150\,
	regout => \z18|sram~906_regout\);

\z18|sram~970\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~970_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1735_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~970_regout\);

\z18|sram~586\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~586_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~586_regout\);

\z18|sram~714\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1144\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L677Q) # !\z16|Mux29~19_combout\ & \z18|sram~586_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~586_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1144\,
	regout => \z18|sram~714_regout\);

\z18|sram~842\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1145\ = \z16|Mux28~11_combout\ & (\z18|sram~1144\ & \z18|sram~970_regout\ # !\z18|sram~1144\ & (P1L805Q)) # !\z16|Mux28~11_combout\ & (\z18|sram~1144\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~970_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1144\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1145\,
	regout => \z18|sram~842_regout\);

\z18|sram~938\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~938_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, \z8|rd2[4]~59\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[4]~59\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~938_regout\);

\z18|sram~554\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~554_regout\ = DFFEAS(\z8|rd2[4]~59\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[4]~59\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~554_regout\);

\z18|sram~810\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1146\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & (P1L773Q) # !\z16|Mux28~11_combout\ & \z18|sram~554_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~554_regout\,
	datac => \z8|rd2[4]~59\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1146\,
	regout => \z18|sram~810_regout\);

\z18|sram~682\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1147\ = \z16|Mux29~19_combout\ & (\z18|sram~1146\ & \z18|sram~938_regout\ # !\z18|sram~1146\ & (P1L645Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1146\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~938_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z8|rd2[4]~59\,
	datad => \z18|sram~1146\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1147\,
	regout => \z18|sram~682_regout\);

\z18|sram~1148\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1148_combout\ = \z16|Mux31~8_combout\ & (\z18|sram~1145\ # \z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (!\z16|Mux30~12_combout\ & \z18|sram~1147\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~1145\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1147\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1148_combout\);

\z18|sram~1151\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1151_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1148_combout\ & (\z18|sram~1150\) # !\z18|sram~1148_combout\ & \z18|sram~1143\) # !\z16|Mux30~12_combout\ & (\z18|sram~1148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1143\,
	datab => \z18|sram~1150\,
	datac => \z16|Mux30~12_combout\,
	datad => \z18|sram~1148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1151_combout\);

\rout2[4]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[4]~72\ = \z16|Mux27~9_combout\ & (\z15|Mux0~0_combout\ # \z18|sram~1151_combout\) # !\z16|Mux27~9_combout\ & !\z15|Mux0~0_combout\ & \z18|sram~1161_combout\
-- \rout2[4]~reg0_regout\ = DFFEAS(\z5|y1[4]~72\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1161_combout\,
	datad => \z18|sram~1151_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[4]~72\,
	regout => \rout2[4]~reg0_regout\);

\z8|mem~394\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2076\ = \z13|mem_initial~66\ & (\z8|mem~2075\ & \z8|mem~362_regout\ # !\z8|mem~2075\ & (F1L329Q)) # !\z13|mem_initial~66\ & (\z8|mem~2075\)
-- \z8|mem~394_regout\ = DFFEAS(\z8|mem~2076\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2389_combout\, \z5|y1[4]~72\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|mem~362_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z5|y1[4]~72\,
	datad => \z8|mem~2075\,
	aclr => GND,
	sload => VCC,
	ena => \z8|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2076\,
	regout => \z8|mem~394_regout\);

\z8|mem~2081\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2081_combout\ = \z13|mem_initial~68\ & (\z8|mem~2078\ # \z13|mem_initial~70\) # !\z13|mem_initial~68\ & (\z8|mem~2080\ & !\z13|mem_initial~70\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~68\,
	datab => \z8|mem~2078\,
	datac => \z8|mem~2080\,
	datad => \z13|mem_initial~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2081_combout\);

\z8|mem~2084\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~2084_combout\ = \z13|mem_initial~70\ & (\z8|mem~2081_combout\ & (\z8|mem~2083\) # !\z8|mem~2081_combout\ & \z8|mem~2076\) # !\z13|mem_initial~70\ & (\z8|mem~2081_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2076\,
	datab => \z13|mem_initial~70\,
	datac => \z8|mem~2081_combout\,
	datad => \z8|mem~2083\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~2084_combout\);

\z8|rd1[4]~36\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[4]~36_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~2084_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~2092_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~2084_combout\,
	datab => \z8|mem~2092_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z13|mem_initial~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[4]~36_combout\);

\z16|Mux27~7\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~7_combout\ = \z5|y1[29]~63_combout\ & (!\z4|y1[4]~44_combout\ & !\z8|rd1[4]~36_combout\) # !\z5|y1[29]~63_combout\ & \z16|Add0~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "222e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Add0~105_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z8|rd1[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~7_combout\);

\z16|Mux27~6\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~6_combout\ = \z17|aluoper[0]~6_combout\ & \z16|ShiftLeft0~34_combout\ & \z16|ShiftLeft0~33_combout\ & !\z16|ShiftLeft0~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|ShiftLeft0~34_combout\,
	datac => \z16|ShiftLeft0~33_combout\,
	datad => \z16|ShiftLeft0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~6_combout\);

\z16|Mux27~5\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~5_combout\ = \z15|Mux8~2_combout\ & !\z17|Mux2~6_combout\ & !\z16|ShiftLeft0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z15|Mux8~2_combout\,
	datac => \z17|Mux2~6_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~5_combout\);

\z16|Mux27~8\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~8_combout\ = \z17|aluoper[0]~6_combout\ & (\z16|Mux27~6_combout\ & \z16|Mux27~5_combout\) # !\z17|aluoper[0]~6_combout\ & (\z16|Mux27~7_combout\ # \z16|Mux27~6_combout\ & \z16|Mux27~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f444",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|Mux27~7_combout\,
	datac => \z16|Mux27~6_combout\,
	datad => \z16|Mux27~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~8_combout\);

\z16|Mux27~0\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~0_combout\ = \z16|Mux31~1_combout\ & (\z16|Add0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~1_combout\,
	datac => \z16|Add0~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~0_combout\);

\z16|Mux27~1\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~1_combout\ = \z4|y1[3]~43_combout\ & (\z4|y1[4]~44_combout\ & (!\z4|y1[2]~42_combout\) # !\z4|y1[4]~44_combout\ & \z8|Equal0~1_combout\) # !\z4|y1[3]~43_combout\ & \z8|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4cec",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~1_combout\);

\z16|Mux27~2\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~2_combout\ = !\z16|Mux31~1_combout\ & \z5|y1[29]~63_combout\ & \z16|Mux27~1_combout\ & !\z16|ShiftLeft0~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~1_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z16|Mux27~1_combout\,
	datad => \z16|ShiftLeft0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~2_combout\);

\z16|ShiftRight0~100\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~100_combout\ = \z4|y1[3]~43_combout\ & \z16|ShiftRight0~95_combout\ # !\z4|y1[3]~43_combout\ & (\z16|ShiftRight0~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~95_combout\,
	datac => \z16|ShiftRight0~85_combout\,
	datad => \z4|y1[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~100_combout\);

\z16|ShiftRight0~101\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~101_combout\ = \z4|y1[2]~42_combout\ & (\z16|ShiftRight0~100_combout\) # !\z4|y1[2]~42_combout\ & \z16|ShiftRight0~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~84_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z16|ShiftRight0~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~101_combout\);

\z16|Mux27~3\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~3_combout\ = \z16|Mux27~2_combout\ & (\z4|y1[4]~44_combout\ & (\z16|ShiftRight0~99_combout\) # !\z4|y1[4]~44_combout\ & \z16|ShiftRight0~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a820",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~2_combout\,
	datab => \z4|y1[4]~44_combout\,
	datac => \z16|ShiftRight0~101_combout\,
	datad => \z16|ShiftRight0~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~3_combout\);

\z16|Mux27~10\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~10_combout\ = \z17|aluoper[0]~6_combout\ & (\z8|rd1[4]~36_combout\) # !\z17|aluoper[0]~6_combout\ & (\z5|y1[29]~63_combout\ & (\z8|rd1[4]~36_combout\) # !\z5|y1[29]~63_combout\ & \z16|Add0~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|Add0~105_combout\,
	datac => \z5|y1[29]~63_combout\,
	datad => \z8|rd1[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~10_combout\);

\z16|Mux27~11\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~11_combout\ = \z17|aluoper[0]~6_combout\ & (\z4|y1[4]~44_combout\ & (\z5|y1[29]~63_combout\ # !\z16|Mux27~10_combout\) # !\z4|y1[4]~44_combout\ & (\z16|Mux27~10_combout\)) # !\z17|aluoper[0]~6_combout\ & \z16|Mux27~10_combout\ & 
-- (\z4|y1[4]~44_combout\ # !\z5|y1[29]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dba0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[29]~63_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z16|Mux27~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~11_combout\);

\z16|Mux27~4\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~4_combout\ = \z17|aluoper[3]~5_combout\ & (\z16|Mux27~0_combout\ # \z16|Mux27~3_combout\) # !\z17|aluoper[3]~5_combout\ & (\z16|Mux27~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fda8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z16|Mux27~0_combout\,
	datac => \z16|Mux27~3_combout\,
	datad => \z16|Mux27~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~4_combout\);

\z16|Mux27~9\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux27~9_combout\ = \z17|Mux4~0_combout\ & !\z17|aluoper[3]~5_combout\ & \z16|Mux27~8_combout\ # !\z17|Mux4~0_combout\ & (\z16|Mux27~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7340",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|Mux4~0_combout\,
	datac => \z16|Mux27~8_combout\,
	datad => \z16|Mux27~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux27~9_combout\);

\z18|sram~1727\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1727_combout\ = \z16|Mux27~9_combout\ & \z18|write_op~9_combout\ & \z18|sram~1726_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z16|Mux27~9_combout\,
	datac => \z18|write_op~9_combout\,
	datad => \z18|sram~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1727_combout\);

\z18|sram~1000\ : cyclone_lcell
-- Equation(s):
-- \z8|rd2[2]~35\ = \z8|rd2[0]~32\ & (\z8|mem~1271_combout\) # !\z8|rd2[0]~32\ & !\z8|Equal1~1_combout\ & \z8|mem~1281_combout\
-- \z18|sram~1000_regout\ = DFFEAS(\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1727_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba10",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z8|rd2[0]~32\,
	datab => \z8|Equal1~1_combout\,
	datac => \z8|mem~1281_combout\,
	datad => \z8|mem~1271_combout\,
	aclr => GND,
	ena => \z18|sram~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd2[2]~35\,
	regout => \z18|sram~1000_regout\);

\z4|y1[2]~42\ : cyclone_lcell
-- Equation(s):
-- \z4|y1[2]~42_combout\ = \z13|mem_initial~80\ & \z13|mem_initial~41\ # !\z13|mem_initial~80\ & (\z13|mem_initial~74\ & \z13|mem_initial~41\ # !\z13|mem_initial~74\ & (\z8|rd2[2]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cdc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~80\,
	datab => \z13|mem_initial~41\,
	datac => \z13|mem_initial~74\,
	datad => \z8|rd2[2]~35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z4|y1[2]~42_combout\);

\z16|Add0~161\ : cyclone_lcell
-- Equation(s):
-- \z16|Add0~161_combout\ = !\z17|aluoper[0]~6_combout\ & (\z4|y1[2]~42_combout\ & (!\z17|Mux4~0_combout\) # !\z4|y1[2]~42_combout\ & (\z17|aluoper[3]~5_combout\ # \z17|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0332",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[3]~5_combout\,
	datab => \z17|aluoper[0]~6_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z17|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Add0~161_combout\);

\z16|result~34\ : cyclone_lcell
-- Equation(s):
-- \z16|result~34_combout\ = \z4|y1[2]~42_combout\ # \z8|Equal0~1_combout\ & \z8|mem~2363_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[2]~42_combout\,
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~34_combout\);

\z16|Mux29~7\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~7_combout\ = \z17|aluoper[0]~6_combout\ & \z5|y1[10]~283_combout\ & (\z4|y1[2]~42_combout\ $ \z8|rd1[2]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z5|y1[10]~283_combout\,
	datac => \z4|y1[2]~42_combout\,
	datad => \z8|rd1[2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~7_combout\);

\z16|Mux29~13\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~13_combout\ = \z8|Equal0~1_combout\ & \z8|mem~2363_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \z8|Equal0~1_combout\,
	datad => \z8|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~13_combout\);

\z16|Mux29~14\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~14_combout\ = \z16|Mux29~13_combout\ & (\z16|Mux29~12_combout\ # \z4|y1[2]~42_combout\ & !\z16|Mux29~11_combout\) # !\z16|Mux29~13_combout\ & \z16|Mux29~12_combout\ & (\z4|y1[2]~42_combout\ # \z16|Mux29~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0e8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~13_combout\,
	datab => \z4|y1[2]~42_combout\,
	datac => \z16|Mux29~12_combout\,
	datad => \z16|Mux29~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~14_combout\);

\z16|ShiftRight0~31\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~31_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & (\z8|mem~2377_combout\) # !\z4|y1[0]~40_combout\ & \z8|mem~2378_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2378_combout\,
	datac => \z4|y1[0]~40_combout\,
	datad => \z8|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~31_combout\);

\z16|ShiftRight0~35\ : cyclone_lcell
-- Equation(s):
-- \z16|ShiftRight0~35_combout\ = \z8|Equal0~1_combout\ & (\z4|y1[0]~40_combout\ & \z8|mem~2383_combout\ # !\z4|y1[0]~40_combout\ & (\z8|mem~2363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|Equal0~1_combout\,
	datab => \z8|mem~2383_combout\,
	datac => \z8|mem~2363_combout\,
	datad => \z4|y1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|ShiftRight0~35_combout\);

\z16|Mux29~9\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~9_combout\ = \z16|ShiftLeft0~18_combout\ & (\z16|Mux29~8_combout\ # \z16|ShiftRight0~34_combout\) # !\z16|ShiftLeft0~18_combout\ & \z16|ShiftRight0~35_combout\ & !\z16|Mux29~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~35_combout\,
	datab => \z16|ShiftLeft0~18_combout\,
	datac => \z16|Mux29~8_combout\,
	datad => \z16|ShiftRight0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~9_combout\);

\z16|Mux29~10\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~10_combout\ = \z16|Mux29~8_combout\ & (\z16|Mux29~9_combout\ & (\z16|ShiftRight0~44_combout\) # !\z16|Mux29~9_combout\ & \z16|ShiftRight0~31_combout\) # !\z16|Mux29~8_combout\ & (\z16|Mux29~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftRight0~31_combout\,
	datab => \z16|Mux29~8_combout\,
	datac => \z16|ShiftRight0~44_combout\,
	datad => \z16|Mux29~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~10_combout\);

\z16|Mux29~15\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~15_combout\ = \z16|Mux29~11_combout\ & (\z16|Mux29~14_combout\ & \z16|ShiftRight0~30_combout\ # !\z16|Mux29~14_combout\ & (\z16|Mux29~10_combout\)) # !\z16|Mux29~11_combout\ & \z16|Mux29~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~11_combout\,
	datab => \z16|Mux29~14_combout\,
	datac => \z16|ShiftRight0~30_combout\,
	datad => \z16|Mux29~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~15_combout\);

\z16|Mux29~21\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~21_combout\ = \z16|Mux29~15_combout\ & (\z17|aluoper[0]~6_combout\ # !\z17|aluoper[3]~5_combout\ # !\z16|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z17|aluoper[0]~6_combout\,
	datab => \z16|ShiftLeft0~17_combout\,
	datac => \z17|aluoper[3]~5_combout\,
	datad => \z16|Mux29~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~21_combout\);

\z16|Mux29~16\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~16_combout\ = \z16|Mux29~4_combout\ & (\z16|Mux29~20_combout\ & \z16|Mux29~7_combout\ # !\z16|Mux29~20_combout\ & (\z16|Mux29~21_combout\)) # !\z16|Mux29~4_combout\ & (!\z16|Mux29~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f85",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~4_combout\,
	datab => \z16|Mux29~7_combout\,
	datac => \z16|Mux29~20_combout\,
	datad => \z16|Mux29~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~16_combout\);

\z16|Mux29~17\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~17_combout\ = \z16|Mux29~6_combout\ & (\z16|Mux29~16_combout\ & (!\z16|result~34_combout\) # !\z16|Mux29~16_combout\ & \z16|ShiftLeft0~7_combout\) # !\z16|Mux29~6_combout\ & (\z16|Mux29~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|ShiftLeft0~7_combout\,
	datab => \z16|Mux29~6_combout\,
	datac => \z16|result~34_combout\,
	datad => \z16|Mux29~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~17_combout\);

\z16|Mux29~19\ : cyclone_lcell
-- Equation(s):
-- \z16|Mux29~19_combout\ = \z16|Mux29~18_combout\ & (\z16|Add0~97_combout\ # \z16|Mux28~2_combout\ & \z16|Mux29~17_combout\) # !\z16|Mux29~18_combout\ & \z16|Mux28~2_combout\ & (\z16|Mux29~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux29~18_combout\,
	datab => \z16|Mux28~2_combout\,
	datac => \z16|Add0~97_combout\,
	datad => \z16|Mux29~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|Mux29~19_combout\);

\z18|sram~520\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~520_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1767_combout\, \z8|rd2[2]~35\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~520_regout\);

\z18|sram~424\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~424_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~424_regout\);

\z18|sram~488\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1119\ = \z16|Mux31~8_combout\ & \z16|Mux30~12_combout\ # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & P1L451Q # !\z16|Mux30~12_combout\ & (!\z18|sram~424_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8d9",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~424_regout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1119\,
	regout => \z18|sram~488_regout\);

\z18|sram~456\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1120\ = \z16|Mux31~8_combout\ & (\z18|sram~1119\ & \z18|sram~520_regout\ # !\z18|sram~1119\ & (P1L419Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1119\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux31~8_combout\,
	datab => \z18|sram~520_regout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~1119\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1120\,
	regout => \z18|sram~456_regout\);

\z18|sram~360\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~360_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1752_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~360_regout\);

\z18|sram~392\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~392_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1755_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~392_regout\);

\z18|sram~328\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~328_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~328_regout\);

\z18|sram~296\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1112\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # !\z18|sram~328_regout\) # !\z16|Mux31~8_combout\ & (P1L259Q & !\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~328_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1112\,
	regout => \z18|sram~296_regout\);

\z18|sram~1113\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1113_combout\ = \z18|sram~1112\ & (!\z16|Mux30~12_combout\ # !\z18|sram~392_regout\) # !\z18|sram~1112\ & !\z18|sram~360_regout\ & (\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "35f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~360_regout\,
	datab => \z18|sram~392_regout\,
	datac => \z18|sram~1112\,
	datad => \z16|Mux30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1113_combout\);

\z18|sram~136\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~136_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1763_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~136_regout\);

\z18|sram~104\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~104_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1760_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~104_regout\);

\z18|sram~72\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~72_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~72_regout\);

\z18|sram~40\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1116\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # !\z18|sram~72_regout\) # !\z16|Mux31~8_combout\ & (P1L3Q & !\z16|Mux30~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc74",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~72_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1116\,
	regout => \z18|sram~40_regout\);

\z18|sram~1117\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1117_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1116\ & !\z18|sram~136_regout\ # !\z18|sram~1116\ & (!\z18|sram~104_regout\)) # !\z16|Mux30~12_combout\ & (\z18|sram~1116\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~136_regout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~104_regout\,
	datad => \z18|sram~1116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1117_combout\);

\z18|sram~264\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~264_regout\ = DFFEAS(\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1759_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~264_regout\);

\z18|sram~168\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~168_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~168_regout\);

\z18|sram~232\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1114\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\) # !\z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ & (P1L195Q) # !\z16|Mux30~12_combout\ & !\z18|sram~168_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~168_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux30~12_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1114\,
	regout => \z18|sram~232_regout\);

\z18|sram~200\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1115\ = \z16|Mux31~8_combout\ & (\z18|sram~1114\ & \z18|sram~264_regout\ # !\z18|sram~1114\ & (P1L163Q)) # !\z16|Mux31~8_combout\ & (\z18|sram~1114\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~264_regout\,
	datab => \z16|Mux31~8_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~1114\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1115\,
	regout => \z18|sram~200_regout\);

\z18|sram~1118\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1118_combout\ = \z16|Mux28~11_combout\ & \z16|Mux29~19_combout\ # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (\z18|sram~1115\) # !\z16|Mux29~19_combout\ & \z18|sram~1117_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux28~11_combout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~1117_combout\,
	datad => \z18|sram~1115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1118_combout\);

\z18|sram~1121\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1121_combout\ = \z16|Mux28~11_combout\ & (\z18|sram~1118_combout\ & \z18|sram~1120\ # !\z18|sram~1118_combout\ & (\z18|sram~1113_combout\)) # !\z16|Mux28~11_combout\ & (\z18|sram~1118_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1120\,
	datab => \z16|Mux28~11_combout\,
	datac => \z18|sram~1113_combout\,
	datad => \z18|sram~1118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1121_combout\);

\z18|sram~872\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~872_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1723_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~872_regout\);

\z18|sram~616\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~616_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1725_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~616_regout\);

\z18|sram~1102\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1102_combout\ = \z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & (\z16|Mux28~11_combout\ & !\z18|sram~872_regout\ # !\z16|Mux28~11_combout\ & (!\z18|sram~616_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~872_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~616_regout\,
	datad => \z16|Mux28~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1102_combout\);

\z18|sram~744\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1103\ = \z16|Mux29~19_combout\ & (\z18|sram~1102_combout\ & \z18|sram~1000_regout\ # !\z18|sram~1102_combout\ & (P1L707Q)) # !\z16|Mux29~19_combout\ & (\z18|sram~1102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~1000_regout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~1102_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1103\,
	regout => \z18|sram~744_regout\);

\z18|sram~904\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~904_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1745_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~904_regout\);

\z18|sram~648\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~648_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1749_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~648_regout\);

\z18|sram~776\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1109\ = \z16|Mux29~19_combout\ & (P1L739Q # \z16|Mux28~11_combout\) # !\z16|Mux29~19_combout\ & !\z18|sram~648_regout\ & (!\z16|Mux28~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aab1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datab => \z18|sram~648_regout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux28~11_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1109\,
	regout => \z18|sram~776_regout\);

\z18|sram~1032\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1110\ = \z16|Mux28~11_combout\ & (\z18|sram~1109\ & (P1L995Q) # !\z18|sram~1109\ & !\z18|sram~904_regout\) # !\z16|Mux28~11_combout\ & (\z18|sram~1109\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~904_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~1109\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1110\,
	regout => \z18|sram~1032_regout\);

\z18|sram~936\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~936_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1743_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~936_regout\);

\z18|sram~680\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~680_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1737_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~680_regout\);

\z18|sram~552\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~552_regout\ = DFFEAS(\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1741_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~552_regout\);

\z18|sram~808\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1106\ = \z16|Mux28~11_combout\ & (P1L771Q # \z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & \z18|sram~552_regout\ & (!\z16|Mux29~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux28~11_combout\,
	datab => \z18|sram~552_regout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1106\,
	regout => \z18|sram~808_regout\);

\z18|sram~1107\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1107_combout\ = \z16|Mux29~19_combout\ & (\z18|sram~1106\ & !\z18|sram~936_regout\ # !\z18|sram~1106\ & (!\z18|sram~680_regout\)) # !\z16|Mux29~19_combout\ & (\z18|sram~1106\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~936_regout\,
	datab => \z16|Mux29~19_combout\,
	datac => \z18|sram~680_regout\,
	datad => \z18|sram~1106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1107_combout\);

\z18|sram~840\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~840_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1729_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~840_regout\);

\z18|sram~584\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~584_regout\ = DFFEAS(!\z8|rd2[2]~35\, GLOBAL(\clk1~combout\), VCC, , \z18|sram~1733_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z8|rd2[2]~35\,
	aclr => GND,
	ena => \z18|sram~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z18|sram~584_regout\);

\z18|sram~712\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1104\ = \z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\) # !\z16|Mux28~11_combout\ & (\z16|Mux29~19_combout\ & (P1L675Q) # !\z16|Mux29~19_combout\ & !\z18|sram~584_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~584_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z16|Mux29~19_combout\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1104\,
	regout => \z18|sram~712_regout\);

\z18|sram~968\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1105\ = \z16|Mux28~11_combout\ & (\z18|sram~1104\ & (P1L931Q) # !\z18|sram~1104\ & !\z18|sram~840_regout\) # !\z16|Mux28~11_combout\ & (\z18|sram~1104\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f344",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z18|sram~840_regout\,
	datab => \z16|Mux28~11_combout\,
	datac => \z8|rd2[2]~35\,
	datad => \z18|sram~1104\,
	aclr => GND,
	sload => VCC,
	ena => \z18|sram~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1105\,
	regout => \z18|sram~968_regout\);

\z18|sram~1108\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1108_combout\ = \z16|Mux31~8_combout\ & (\z16|Mux30~12_combout\ # \z18|sram~1105\) # !\z16|Mux31~8_combout\ & !\z16|Mux30~12_combout\ & \z18|sram~1107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux31~8_combout\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1107_combout\,
	datad => \z18|sram~1105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1108_combout\);

\z18|sram~1111\ : cyclone_lcell
-- Equation(s):
-- \z18|sram~1111_combout\ = \z16|Mux30~12_combout\ & (\z18|sram~1108_combout\ & (\z18|sram~1110\) # !\z18|sram~1108_combout\ & \z18|sram~1103\) # !\z16|Mux30~12_combout\ & (\z18|sram~1108_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z18|sram~1103\,
	datab => \z16|Mux30~12_combout\,
	datac => \z18|sram~1110\,
	datad => \z18|sram~1108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z18|sram~1111_combout\);

\z5|y1[2]~68\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[2]~68_combout\ = !\z15|Mux0~0_combout\ & (\z16|Mux27~9_combout\ & (\z18|sram~1111_combout\) # !\z16|Mux27~9_combout\ & \z18|sram~1121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|Mux27~9_combout\,
	datab => \z15|Mux0~0_combout\,
	datac => \z18|sram~1121_combout\,
	datad => \z18|sram~1111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[2]~68_combout\);

\rout2[2]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z5|y1[2]~69\ = \z5|y1[2]~68_combout\ # \z16|Mux29~19_combout\ & \z15|Mux0~0_combout\
-- \rout2[2]~reg0_regout\ = DFFEAS(\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z16|Mux29~19_combout\,
	datac => \z15|Mux0~0_combout\,
	datad => \z5|y1[2]~68_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z5|y1[2]~69\,
	regout => \rout2[2]~reg0_regout\);

\z8|mem~360\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~360_regout\ = DFFEAS(!\z5|y1[2]~69\, GLOBAL(\clk1~combout\), VCC, , \z8|mem~2331_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z5|y1[2]~69\,
	aclr => GND,
	ena => \z8|mem~2331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z8|mem~360_regout\);

\z8|mem~1210\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1210_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (!\z8|mem~296_regout\) # !\z13|mem_initial~64_combout\ & !\z8|mem~328_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c1f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~328_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z13|mem_initial~64_combout\,
	datad => \z8|mem~296_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1210_combout\);

\z8|mem~1211\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1211_combout\ = \z13|mem_initial~66\ & (\z8|mem~1210_combout\ & !\z8|mem~360_regout\ # !\z8|mem~1210_combout\ & (!\z8|mem~392_regout\)) # !\z13|mem_initial~66\ & (\z8|mem~1210_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "770c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~360_regout\,
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~392_regout\,
	datad => \z8|mem~1210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1211_combout\);

\z8|mem~1214\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1214_combout\ = \z13|mem_initial~66\ & (\z13|mem_initial~64_combout\) # !\z13|mem_initial~66\ & (\z13|mem_initial~64_combout\ & (!\z8|mem~40_regout\) # !\z13|mem_initial~64_combout\ & !\z8|mem~72_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|mem~72_regout\,
	datab => \z8|mem~40_regout\,
	datac => \z13|mem_initial~66\,
	datad => \z13|mem_initial~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1214_combout\);

\z8|mem~1215\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1215_combout\ = \z13|mem_initial~66\ & (!\z8|mem~1214_combout\ # !\z8|mem~104_regout\) # !\z13|mem_initial~66\ & (\z8|mem~1214_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z13|mem_initial~66\,
	datac => \z8|mem~104_regout\,
	datad => \z8|mem~1214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1215_combout\);

\z8|mem~1216\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1216_combout\ = \z13|mem_initial~70\ & \z13|mem_initial~68\ # !\z13|mem_initial~70\ & (\z13|mem_initial~68\ & (\z8|mem~1213\) # !\z13|mem_initial~68\ & \z8|mem~1215_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z13|mem_initial~68\,
	datac => \z8|mem~1215_combout\,
	datad => \z8|mem~1213\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1216_combout\);

\z8|mem~1219\ : cyclone_lcell
-- Equation(s):
-- \z8|mem~1219_combout\ = \z13|mem_initial~70\ & (\z8|mem~1216_combout\ & (\z8|mem~1218\) # !\z8|mem~1216_combout\ & \z8|mem~1211_combout\) # !\z13|mem_initial~70\ & (\z8|mem~1216_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~70\,
	datab => \z8|mem~1211_combout\,
	datac => \z8|mem~1218\,
	datad => \z8|mem~1216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|mem~1219_combout\);

\z8|rd1[2]~32\ : cyclone_lcell
-- Equation(s):
-- \z8|rd1[2]~32_combout\ = \z8|Equal0~1_combout\ & (\z13|mem_initial~72_combout\ & \z8|mem~1219_combout\ # !\z13|mem_initial~72_combout\ & (\z8|mem~1227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c480",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~72_combout\,
	datab => \z8|Equal0~1_combout\,
	datac => \z8|mem~1219_combout\,
	datad => \z8|mem~1227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z8|rd1[2]~32_combout\);

\z2|c~17\ : cyclone_lcell
-- Equation(s):
-- \z2|c~17_combout\ = \z4|y1[3]~43_combout\ & (\z4|y1[1]~41_combout\ $ \z8|rd1[1]~34_combout\ # !\z8|rd1[3]~33_combout\) # !\z4|y1[3]~43_combout\ & (\z8|rd1[3]~33_combout\ # \z4|y1[1]~41_combout\ $ \z8|rd1[1]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7bde",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[3]~43_combout\,
	datab => \z4|y1[1]~41_combout\,
	datac => \z8|rd1[3]~33_combout\,
	datad => \z8|rd1[1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~17_combout\);

\z2|c~3\ : cyclone_lcell
-- Equation(s):
-- \z2|c~3_combout\ = \z16|result~64_combout\ # \z2|c~17_combout\ # \z8|rd1[2]~32_combout\ $ \z4|y1[2]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fdfe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[2]~32_combout\,
	datab => \z16|result~64_combout\,
	datac => \z2|c~17_combout\,
	datad => \z4|y1[2]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~3_combout\);

\z2|c~10\ : cyclone_lcell
-- Equation(s):
-- \z2|c~10_combout\ = \z16|result~84_combout\ # \z16|result~86_combout\ # \z16|result~83_combout\ # \z16|result~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~84_combout\,
	datab => \z16|result~86_combout\,
	datac => \z16|result~83_combout\,
	datad => \z16|result~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~10_combout\);

\z2|c~9\ : cyclone_lcell
-- Equation(s):
-- \z2|c~9_combout\ = \z16|result~79_combout\ # \z16|result~81_combout\ # \z16|result~80_combout\ # \z16|result~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~79_combout\,
	datab => \z16|result~81_combout\,
	datac => \z16|result~80_combout\,
	datad => \z16|result~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~9_combout\);

\z16|result~88\ : cyclone_lcell
-- Equation(s):
-- \z16|result~88_combout\ = \z4|y1[24]~64_combout\ $ (\z8|rd1[24]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z4|y1[24]~64_combout\,
	datad => \z8|rd1[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z16|result~88_combout\);

\z2|c~12\ : cyclone_lcell
-- Equation(s):
-- \z2|c~12_combout\ = \z8|rd1[27]~47_combout\ & (\z4|y1[28]~56_combout\ $ \z8|rd1[28]~48_combout\ # !\z4|y1[27]~51_combout\) # !\z8|rd1[27]~47_combout\ & (\z4|y1[27]~51_combout\ # \z4|y1[28]~56_combout\ $ \z8|rd1[28]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7dbe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z8|rd1[27]~47_combout\,
	datab => \z4|y1[28]~56_combout\,
	datac => \z8|rd1[28]~48_combout\,
	datad => \z4|y1[27]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~12_combout\);

\z2|c~13\ : cyclone_lcell
-- Equation(s):
-- \z2|c~13_combout\ = \z16|result~94_combout\ # \z2|c~12_combout\ # \z4|y1[29]~63_combout\ $ \z8|rd1[29]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffde",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[29]~63_combout\,
	datab => \z16|result~94_combout\,
	datac => \z8|rd1[29]~49_combout\,
	datad => \z2|c~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~13_combout\);

\z2|c~11\ : cyclone_lcell
-- Equation(s):
-- \z2|c~11_combout\ = \z4|y1[26]~60_combout\ & (\z4|y1[25]~61_combout\ $ \z8|rd1[25]~45_combout\ # !\z8|rd1[26]~46_combout\) # !\z4|y1[26]~60_combout\ & (\z8|rd1[26]~46_combout\ # \z4|y1[25]~61_combout\ $ \z8|rd1[25]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6ff6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[26]~60_combout\,
	datab => \z8|rd1[26]~46_combout\,
	datac => \z4|y1[25]~61_combout\,
	datad => \z8|rd1[25]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~11_combout\);

\z2|c~14\ : cyclone_lcell
-- Equation(s):
-- \z2|c~14_combout\ = \z16|result~87_combout\ # \z16|result~88_combout\ # \z2|c~13_combout\ # \z2|c~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~87_combout\,
	datab => \z16|result~88_combout\,
	datac => \z2|c~13_combout\,
	datad => \z2|c~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~14_combout\);

\z2|c~15\ : cyclone_lcell
-- Equation(s):
-- \z2|c~15_combout\ = \z16|result~95_combout\ # \z2|c~10_combout\ # \z2|c~9_combout\ # \z2|c~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~95_combout\,
	datab => \z2|c~10_combout\,
	datac => \z2|c~9_combout\,
	datad => \z2|c~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~15_combout\);

\z2|c~8\ : cyclone_lcell
-- Equation(s):
-- \z2|c~8_combout\ = \z16|result~76_combout\ # \z16|result~78_combout\ # \z16|result~77_combout\ # \z16|result~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~76_combout\,
	datab => \z16|result~78_combout\,
	datac => \z16|result~77_combout\,
	datad => \z16|result~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~8_combout\);

\z2|c~6\ : cyclone_lcell
-- Equation(s):
-- \z2|c~6_combout\ = \z13|mem_initial~80\ # \z8|rd1[5]~37_combout\ $ \z4|y1[5]~55_combout\ # !\z13|mem_initial~78\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dffd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~78\,
	datab => \z13|mem_initial~80\,
	datac => \z8|rd1[5]~37_combout\,
	datad => \z4|y1[5]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~6_combout\);

\z2|c~4\ : cyclone_lcell
-- Equation(s):
-- \z2|c~4_combout\ = \z4|y1[6]~70_combout\ & (\z8|rd1[6]~38_combout\ # \z4|y1[4]~44_combout\ $ \z8|rd1[4]~36_combout\) # !\z4|y1[6]~70_combout\ & (\z4|y1[4]~44_combout\ $ \z8|rd1[4]~36_combout\ # !\z8|rd1[6]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9ff9",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z4|y1[6]~70_combout\,
	datab => \z8|rd1[6]~38_combout\,
	datac => \z4|y1[4]~44_combout\,
	datad => \z8|rd1[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~4_combout\);

\z2|c~5\ : cyclone_lcell
-- Equation(s):
-- \z2|c~5_combout\ = \z2|c~4_combout\ # \z8|rd1[7]~39_combout\ $ !\z4|y1[7]~68_combout\ # !\z16|result~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fddf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~72_combout\,
	datab => \z2|c~4_combout\,
	datac => \z8|rd1[7]~39_combout\,
	datad => \z4|y1[7]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~5_combout\);

\z2|c~7\ : cyclone_lcell
-- Equation(s):
-- \z2|c~7_combout\ = \z2|c~6_combout\ # \z2|c~5_combout\ # !\z16|result~73_combout\ # !\z16|result~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z16|result~74_combout\,
	datab => \z16|result~73_combout\,
	datac => \z2|c~6_combout\,
	datad => \z2|c~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~7_combout\);

\z2|c~16\ : cyclone_lcell
-- Equation(s):
-- \z2|c~16_combout\ = \z2|c~3_combout\ # \z2|c~15_combout\ # \z2|c~8_combout\ # \z2|c~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z2|c~3_combout\,
	datab => \z2|c~15_combout\,
	datac => \z2|c~8_combout\,
	datad => \z2|c~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z2|c~16_combout\);

\z15|Mux7~12\ : cyclone_lcell
-- Equation(s):
-- \z15|Mux7~12_combout\ = \z12|pc_out\(0) & \z13|mem_initial~75_combout\ & !\z13|mem_initial~80\ & !\z13|mem_initial~74\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(0),
	datab => \z13|mem_initial~75_combout\,
	datac => \z13|mem_initial~80\,
	datad => \z13|mem_initial~74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z15|Mux7~12_combout\);

\ret~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ret,
	combout => \ret~combout\);

\z12|pc_out[1]\ : cyclone_lcell
-- Equation(s):
-- \z12|pc_out\(1) = DFFEAS(\z2|c~16_combout\ & \z1|pcout[1]~2_combout\ # !\z2|c~16_combout\ & (\z14|y[1]~2_combout\), GLOBAL(\clk1~combout\), VCC, , !\ret~combout\, \z13|mem_initial~39\, , , \z15|Mux7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z1|pcout[1]~2_combout\,
	datab => \z14|y[1]~2_combout\,
	datac => \z13|mem_initial~39\,
	datad => \z2|c~16_combout\,
	aclr => GND,
	sload => \z15|Mux7~12_combout\,
	ena => \ALT_INV_ret~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z12|pc_out\(1));

\z1|pcout[2]~4\ : cyclone_lcell
-- Equation(s):
-- \z1|pcout[2]~4_combout\ = \z12|pc_out\(2) $ !\z1|pcout[1]~3\
-- \z1|pcout[2]~5\ = CARRY(\z12|pc_out\(2) & !\z1|pcout[1]~3\)
-- \z1|pcout[2]~5COUT1_20\ = CARRY(\z12|pc_out\(2) & !\z1|pcout[1]~3COUT1_18\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(2),
	cin0 => \z1|pcout[1]~3\,
	cin1 => \z1|pcout[1]~3COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z1|pcout[2]~4_combout\,
	cout0 => \z1|pcout[2]~5\,
	cout1 => \z1|pcout[2]~5COUT1_20\);

\z14|y[2]~4\ : cyclone_lcell
-- Equation(s):
-- \z14|y[2]~4_combout\ = \z13|mem_initial~41\ $ \z1|pcout[2]~4_combout\ $ !\z14|y[1]~3\
-- \z14|y[2]~5\ = CARRY(\z13|mem_initial~41\ & (\z1|pcout[2]~4_combout\ # !\z14|y[1]~3\) # !\z13|mem_initial~41\ & \z1|pcout[2]~4_combout\ & !\z14|y[1]~3\)
-- \z14|y[2]~5COUT1_20\ = CARRY(\z13|mem_initial~41\ & (\z1|pcout[2]~4_combout\ # !\z14|y[1]~3COUT1_18\) # !\z13|mem_initial~41\ & \z1|pcout[2]~4_combout\ & !\z14|y[1]~3COUT1_18\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z13|mem_initial~41\,
	datab => \z1|pcout[2]~4_combout\,
	cin0 => \z14|y[1]~3\,
	cin1 => \z14|y[1]~3COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z14|y[2]~4_combout\,
	cout0 => \z14|y[2]~5\,
	cout1 => \z14|y[2]~5COUT1_20\);

\z12|pc_out[2]\ : cyclone_lcell
-- Equation(s):
-- \z12|pc_out\(2) = DFFEAS(\z2|c~16_combout\ & \z1|pcout[2]~4_combout\ # !\z2|c~16_combout\ & (\z14|y[2]~4_combout\), GLOBAL(\clk1~combout\), VCC, , !\ret~combout\, \z13|mem_initial~41\, , , \z15|Mux7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z1|pcout[2]~4_combout\,
	datab => \z14|y[2]~4_combout\,
	datac => \z13|mem_initial~41\,
	datad => \z2|c~16_combout\,
	aclr => GND,
	sload => \z15|Mux7~12_combout\,
	ena => \ALT_INV_ret~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z12|pc_out\(2));

\z1|pcout[3]~6\ : cyclone_lcell
-- Equation(s):
-- \z1|pcout[3]~6_combout\ = \z12|pc_out\(3) $ \z1|pcout[2]~5\
-- \z1|pcout[3]~7\ = CARRY(!\z1|pcout[2]~5\ # !\z12|pc_out\(3))
-- \z1|pcout[3]~7COUT1_22\ = CARRY(!\z1|pcout[2]~5COUT1_20\ # !\z12|pc_out\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \z12|pc_out\(3),
	cin0 => \z1|pcout[2]~5\,
	cin1 => \z1|pcout[2]~5COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z1|pcout[3]~6_combout\,
	cout0 => \z1|pcout[3]~7\,
	cout1 => \z1|pcout[3]~7COUT1_22\);

\z14|y[3]~6\ : cyclone_lcell
-- Equation(s):
-- \z14|y[3]~6_combout\ = \z1|pcout[3]~6_combout\ $ \z13|mem_initial~43\ $ \z14|y[2]~5\
-- \z14|y[3]~7\ = CARRY(\z1|pcout[3]~6_combout\ & !\z13|mem_initial~43\ & !\z14|y[2]~5\ # !\z1|pcout[3]~6_combout\ & (!\z14|y[2]~5\ # !\z13|mem_initial~43\))
-- \z14|y[3]~7COUT1_22\ = CARRY(\z1|pcout[3]~6_combout\ & !\z13|mem_initial~43\ & !\z14|y[2]~5COUT1_20\ # !\z1|pcout[3]~6_combout\ & (!\z14|y[2]~5COUT1_20\ # !\z13|mem_initial~43\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z1|pcout[3]~6_combout\,
	datab => \z13|mem_initial~43\,
	cin0 => \z14|y[2]~5\,
	cin1 => \z14|y[2]~5COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z14|y[3]~6_combout\,
	cout0 => \z14|y[3]~7\,
	cout1 => \z14|y[3]~7COUT1_22\);

\z12|pc_out[3]\ : cyclone_lcell
-- Equation(s):
-- \z12|pc_out\(3) = DFFEAS(\z2|c~16_combout\ & \z1|pcout[3]~6_combout\ # !\z2|c~16_combout\ & (\z14|y[3]~6_combout\), GLOBAL(\clk1~combout\), VCC, , !\ret~combout\, \z13|mem_initial~43\, , , \z15|Mux7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z1|pcout[3]~6_combout\,
	datab => \z14|y[3]~6_combout\,
	datac => \z13|mem_initial~43\,
	datad => \z2|c~16_combout\,
	aclr => GND,
	sload => \z15|Mux7~12_combout\,
	ena => \ALT_INV_ret~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z12|pc_out\(3));

\z1|pcout[4]~8\ : cyclone_lcell
-- Equation(s):
-- \z1|pcout[4]~8_combout\ = \z1|pcout[3]~7\ $ !\z12|pc_out\(4)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \z12|pc_out\(4),
	cin0 => \z1|pcout[3]~7\,
	cin1 => \z1|pcout[3]~7COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z1|pcout[4]~8_combout\);

\z14|y[4]~8\ : cyclone_lcell
-- Equation(s):
-- \z14|y[4]~8_combout\ = \z14|y[3]~7\ $ !\z1|pcout[4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \z1|pcout[4]~8_combout\,
	cin0 => \z14|y[3]~7\,
	cin1 => \z14|y[3]~7COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z14|y[4]~8_combout\);

\z12|pc_out[4]\ : cyclone_lcell
-- Equation(s):
-- \z12|pc_out\(4) = DFFEAS(!\z15|Mux7~12_combout\ & (\z2|c~16_combout\ & (\z1|pcout[4]~8_combout\) # !\z2|c~16_combout\ & \z14|y[4]~8_combout\), GLOBAL(\clk1~combout\), VCC, , !\ret~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z14|y[4]~8_combout\,
	datab => \z15|Mux7~12_combout\,
	datac => \z2|c~16_combout\,
	datad => \z1|pcout[4]~8_combout\,
	aclr => GND,
	ena => \ALT_INV_ret~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z12|pc_out\(4));

\rout1[0]~reg0\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~37\ = \z13|mem_initial~36_combout\ & (!\z12|pc_out\(4))
-- \rout1[0]~reg0_regout\ = DFFEAS(\z13|mem_initial~37\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datab => \z13|mem_initial~36_combout\,
	datad => \z12|pc_out\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~37\,
	regout => \rout1[0]~reg0_regout\);

\z12|pc_out[0]\ : cyclone_lcell
-- Equation(s):
-- \z12|pc_out\(0) = DFFEAS(\z2|c~16_combout\ & \z1|pcout[0]~0_combout\ # !\z2|c~16_combout\ & (\z14|y[0]~0_combout\), GLOBAL(\clk1~combout\), VCC, , !\ret~combout\, \z13|mem_initial~37\, , , \z15|Mux7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	dataa => \z1|pcout[0]~0_combout\,
	datab => \z14|y[0]~0_combout\,
	datac => \z13|mem_initial~37\,
	datad => \z2|c~16_combout\,
	aclr => GND,
	sload => \z15|Mux7~12_combout\,
	ena => \ALT_INV_ret~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \z12|pc_out\(0));

\z13|mem_initial~36\ : cyclone_lcell
-- Equation(s):
-- \z13|mem_initial~36_combout\ = \z12|pc_out\(3) & (\z12|pc_out\(0) $ (!\z12|pc_out\(2) & \z12|pc_out\(1))) # !\z12|pc_out\(3) & \z12|pc_out\(1) & (\z12|pc_out\(0) # \z12|pc_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9ea0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \z12|pc_out\(0),
	datab => \z12|pc_out\(2),
	datac => \z12|pc_out\(3),
	datad => \z12|pc_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \z13|mem_initial~36_combout\);

\rout1[5]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[5]~reg0_regout\ = DFFEAS(!\z13|mem_initial~45_combout\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z13|mem_initial~45_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[5]~reg0_regout\);

\rout1[12]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[12]~reg0_regout\ = DFFEAS(\z13|mem_initial~47\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z13|mem_initial~47\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[12]~reg0_regout\);

\rout1[15]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[15]~reg0_regout\ = DFFEAS(!\z13|mem_initial~53_combout\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datad => \z13|mem_initial~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[15]~reg0_regout\);

\rout1[17]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[17]~reg0_regout\ = DFFEAS(!\z13|mem_initial~57_combout\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~57_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[17]~reg0_regout\);

\rout1[21]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[21]~reg0_regout\ = DFFEAS(!\z13|mem_initial~64_combout\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~64_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[21]~reg0_regout\);

\rout1[25]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[25]~reg0_regout\ = DFFEAS(!\z13|mem_initial~72_combout\, GLOBAL(\clk1~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~72_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[25]~reg0_regout\);

\rout1[31]~reg0\ : cyclone_lcell
-- Equation(s):
-- \rout1[31]~reg0_regout\ = DFFEAS(GND, GLOBAL(\clk1~combout\), VCC, , , \z13|mem_initial~74\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk1~combout\,
	datac => \z13|mem_initial~74\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rout1[31]~reg0_regout\);

\rout1[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[0]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(0));

\rout1[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[1]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(1));

\rout1[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[2]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(2));

\rout1[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[3]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(3));

\rout1[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(4));

\rout1[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[5]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(5));

\rout1[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(6));

\rout1[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(7));

\rout1[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(8));

\rout1[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(9));

\rout1[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(10));

\rout1[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[11]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(11));

\rout1[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[12]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(12));

\rout1[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[13]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(13));

\rout1[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[14]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(14));

\rout1[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[15]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(15));

\rout1[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[16]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(16));

\rout1[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[17]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(17));

\rout1[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[18]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(18));

\rout1[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[19]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(19));

\rout1[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[20]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(20));

\rout1[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[21]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(21));

\rout1[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[22]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(22));

\rout1[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[23]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(23));

\rout1[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[24]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(24));

\rout1[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[25]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(25));

\rout1[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[26]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(26));

\rout1[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[27]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(27));

\rout1[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[28]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(28));

\rout1[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[29]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(29));

\rout1[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(30));

\rout1[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout1[31]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout1(31));

\rout2[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[0]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(0));

\rout2[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[1]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(1));

\rout2[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[2]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(2));

\rout2[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[3]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(3));

\rout2[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[4]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(4));

\rout2[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[5]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(5));

\rout2[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[6]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(6));

\rout2[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[7]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(7));

\rout2[8]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[8]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(8));

\rout2[9]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[9]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(9));

\rout2[10]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[10]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(10));

\rout2[11]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[11]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(11));

\rout2[12]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[12]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(12));

\rout2[13]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[13]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(13));

\rout2[14]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[14]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(14));

\rout2[15]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[15]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(15));

\rout2[16]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[16]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(16));

\rout2[17]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[17]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(17));

\rout2[18]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[18]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(18));

\rout2[19]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[19]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(19));

\rout2[20]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[20]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(20));

\rout2[21]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[21]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(21));

\rout2[22]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[22]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(22));

\rout2[23]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[23]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(23));

\rout2[24]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[24]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(24));

\rout2[25]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[25]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(25));

\rout2[26]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[26]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(26));

\rout2[27]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[27]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(27));

\rout2[28]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[28]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(28));

\rout2[29]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[29]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(29));

\rout2[30]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[30]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(30));

\rout2[31]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \rout2[31]~reg0_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rout2(31));
END structure;


