Protel Design System Design Rule Check
PCB File : D:\PCB_DOC\[Elec2PCB] PCB2 - 03 Tài li?u d?c Khoá NEW Advanced PCB - Send to Student\ESP32 P4 M3\ESP32_P4_M3.PcbDoc
Date     : 11/30/2025
Time     : 2:06:18 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L01_P006
   Polygon named: GND_L04_P003

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P006) on L1-TOP 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L04_P003) on L4-BOT 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.15mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.1mm) (Max=4mm) (Preferred=1.5mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (101.604mm,83.753mm) on Top Overlay And Pad C70-2(102.004mm,84.133mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (101.604mm,85.913mm) on Top Overlay And Pad C70-1(102.004mm,85.533mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (102.404mm,83.753mm) on Top Overlay And Pad C70-2(102.004mm,84.133mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (102.404mm,85.913mm) on Top Overlay And Pad C70-1(102.004mm,85.533mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (104.182mm,100.577mm) on Top Overlay And Pad IC4-1(104.182mm,99.943mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (104.539mm,27.094mm) on Top Overlay And Pad C65-1(104.939mm,27.474mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.339mm,27.094mm) on Top Overlay And Pad C65-1(104.939mm,27.474mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (105.439mm,100.111mm) on Top Overlay And Pad IC4-1(104.182mm,99.943mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (109.629mm,20.866mm) on Top Overlay And Pad C58-1(110.029mm,20.486mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (110.429mm,20.866mm) on Top Overlay And Pad C58-1(110.029mm,20.486mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Arc (114.721mm,83.117mm) on Top Overlay And Pad R89-1(115.032mm,84.124mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (115.838mm,4.274mm) on Top Overlay And Pad HD1-1(115.838mm,4.274mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Arc (12.674mm,27.752mm) on Top Overlay And Pad Q2-1(11.874mm,27.752mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (121.08mm,18.967mm) on Top Overlay And Pad C44-2(120.7mm,19.367mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (121.08mm,19.767mm) on Top Overlay And Pad C44-2(120.7mm,19.367mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.383mm,49.339mm) on Top Overlay And Pad C42-2(122.763mm,49.739mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.383mm,50.139mm) on Top Overlay And Pad C42-2(122.763mm,49.739mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (126mm,4.275mm) on Top Overlay And Pad HD1-3(126mm,4.275mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Arc (131.093mm,4.289mm) on Top Overlay And Pad HD1-4(131.088mm,4.284mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (14.303mm,45.988mm) on Top Overlay And Pad C3-2(14.683mm,46.388mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (14.303mm,46.788mm) on Top Overlay And Pad C3-2(14.683mm,46.388mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (16.463mm,45.987mm) on Top Overlay And Pad C3-1(16.083mm,46.388mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (16.463mm,46.787mm) on Top Overlay And Pad C3-1(16.083mm,46.388mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (19.311mm,12.209mm) on Top Overlay And Pad C1-2(19.711mm,12.589mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (19.311mm,14.369mm) on Top Overlay And Pad C1-1(19.711mm,13.989mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (20.111mm,12.209mm) on Top Overlay And Pad C1-2(19.711mm,12.589mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (20.111mm,14.369mm) on Top Overlay And Pad C1-1(19.711mm,13.989mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.107mm,15.61mm) on Top Overlay And Pad C5-2(22.507mm,15.99mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (22.907mm,15.61mm) on Top Overlay And Pad C5-2(22.507mm,15.99mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (25.1mm,47.27mm) on Top Overlay And Pad C12-2(25.5mm,47.65mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (25.9mm,47.27mm) on Top Overlay And Pad C12-2(25.5mm,47.65mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.664mm,24.382mm) on Top Overlay And Pad C7-1(29.064mm,24.763mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.664mm,26.543mm) on Top Overlay And Pad C7-2(29.064mm,26.162mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (29.464mm,24.382mm) on Top Overlay And Pad C7-1(29.064mm,24.763mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (29.464mm,26.543mm) on Top Overlay And Pad C7-2(29.064mm,26.162mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.892mm,12.685mm) on Top Overlay And Pad C23-2(35.512mm,13.085mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (35.892mm,13.485mm) on Top Overlay And Pad C23-2(35.512mm,13.085mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (4.509mm,25.481mm) on Top Overlay And Pad C14-2(4.908mm,25.1mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Arc (4.826mm,3.81mm) on Top Overlay And Pad L1-2(7.764mm,9.329mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Arc (4.826mm,3.81mm) on Top Overlay And Pad L1-2(7.764mm,9.329mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (41.802mm,25.792mm) on Top Overlay And Pad C9-2(42.202mm,25.412mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (42.602mm,25.792mm) on Top Overlay And Pad C9-2(42.202mm,25.412mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (5.309mm,25.481mm) on Top Overlay And Pad C14-2(4.908mm,25.1mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (50.939mm,33.697mm) on Top Overlay And Pad C48-1(51.338mm,33.317mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (51.739mm,33.697mm) on Top Overlay And Pad C48-1(51.338mm,33.317mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.236mm,22.655mm) on Top Overlay And Pad C49-2(57.617mm,23.055mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (57.236mm,23.455mm) on Top Overlay And Pad C49-2(57.617mm,23.055mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.397mm,22.655mm) on Top Overlay And Pad C49-1(59.017mm,23.055mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (59.397mm,23.455mm) on Top Overlay And Pad C49-1(59.017mm,23.055mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (68.336mm,61.976mm) on Top Overlay And Pad IC9-1(68.336mm,61.23mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (69.506mm,24.109mm) on Top Overlay And Pad C51-2(69.886mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (69.506mm,24.909mm) on Top Overlay And Pad C51-2(69.886mm,24.509mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Arc (71.56mm,20.807mm) on Top Overlay And Pad Q9-1(71.56mm,20.007mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (72.48mm,62.65mm) on Top Overlay And Pad C66-2(72.1mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (72.48mm,63.45mm) on Top Overlay And Pad C66-2(72.1mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (73.37mm,62.65mm) on Top Overlay And Pad C80-2(73.75mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (73.37mm,63.45mm) on Top Overlay And Pad C80-2(73.75mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (75.53mm,62.65mm) on Top Overlay And Pad C80-1(75.15mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (75.53mm,63.45mm) on Top Overlay And Pad C80-1(75.15mm,63.05mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (84.603mm,93.955mm) on Top Overlay And Pad C35-2(84.223mm,94.355mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (84.603mm,94.754mm) on Top Overlay And Pad C35-2(84.223mm,94.355mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (87.606mm,100.115mm) on Top Overlay And Pad C28-2(88.006mm,100.495mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (88.406mm,100.115mm) on Top Overlay And Pad C28-2(88.006mm,100.495mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (89.074mm,108.732mm) on Top Overlay And Pad C39-2(89.474mm,108.351mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (89.874mm,108.732mm) on Top Overlay And Pad C39-2(89.474mm,108.351mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (91.36mm,20.202mm) on Top Overlay And Pad C59-1(91.76mm,20.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (92.16mm,20.202mm) on Top Overlay And Pad C59-1(91.76mm,20.582mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (95.65mm,35.988mm) on Top Overlay And Pad IC8-21(96.2mm,35.588mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (97.2mm,38.338mm) on Top Overlay And Pad IC8-14(97.6mm,37.788mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (99.2mm,38.338mm) on Top Overlay And Pad IC8-11(98.8mm,37.788mm) on L1-TOP [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad ANT1-2(138.487mm,108.437mm) on L1-TOP And Track (138.573mm,106.978mm)(139.731mm,108.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad C1-1(19.711mm,13.989mm) on L1-TOP And Text "C1" (18.931mm,12.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-1(19.711mm,13.989mm) on L1-TOP And Track (19.001mm,13.569mm)(19.001mm,14.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C1-1(19.711mm,13.989mm) on L1-TOP And Track (19.311mm,14.679mm)(20.111mm,14.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-1(19.711mm,13.989mm) on L1-TOP And Track (20.421mm,13.569mm)(20.421mm,14.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad C1-2(19.711mm,12.589mm) on L1-TOP And Text "C1" (18.931mm,12.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(19.711mm,12.589mm) on L1-TOP And Track (19.001mm,12.209mm)(19.001mm,13.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C1-2(19.711mm,12.589mm) on L1-TOP And Track (19.311mm,11.899mm)(20.111mm,11.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(19.711mm,12.589mm) on L1-TOP And Track (20.42mm,12.209mm)(20.42mm,13.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C12-2(25.5mm,47.65mm) on L1-TOP And Track (24.79mm,47.27mm)(24.79mm,48.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C12-2(25.5mm,47.65mm) on L1-TOP And Track (25.1mm,46.96mm)(25.9mm,46.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C12-2(25.5mm,47.65mm) on L1-TOP And Track (26.21mm,47.27mm)(26.21mm,48.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(4.908mm,25.1mm) on L1-TOP And Track (4.199mm,24.681mm)(4.199mm,25.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C14-2(4.908mm,25.1mm) on L1-TOP And Track (4.509mm,25.791mm)(5.309mm,25.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(4.908mm,25.1mm) on L1-TOP And Track (5.618mm,24.681mm)(5.618mm,25.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C2-2(7.895mm,42.867mm) on L1-TOP And Track (6.43mm,40.567mm)(6.43mm,45.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C23-2(35.512mm,13.085mm) on L1-TOP And Track (35.092mm,12.375mm)(35.892mm,12.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C23-2(35.512mm,13.085mm) on L1-TOP And Track (35.092mm,13.795mm)(35.892mm,13.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C23-2(35.512mm,13.085mm) on L1-TOP And Track (36.202mm,12.685mm)(36.202mm,13.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C28-2(88.006mm,100.495mm) on L1-TOP And Track (87.296mm,100.115mm)(87.296mm,100.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C28-2(88.006mm,100.495mm) on L1-TOP And Track (87.606mm,99.805mm)(88.406mm,99.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C28-2(88.006mm,100.495mm) on L1-TOP And Track (88.716mm,100.115mm)(88.716mm,100.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-1(16.083mm,46.388mm) on L1-TOP And Track (15.663mm,45.678mm)(16.463mm,45.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-1(16.083mm,46.388mm) on L1-TOP And Track (15.663mm,47.097mm)(16.463mm,47.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C3-1(16.083mm,46.388mm) on L1-TOP And Track (16.773mm,45.987mm)(16.773mm,46.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C3-2(14.683mm,46.388mm) on L1-TOP And Track (13.993mm,45.988mm)(13.993mm,46.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-2(14.683mm,46.388mm) on L1-TOP And Track (14.303mm,45.678mm)(15.103mm,45.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-2(14.683mm,46.388mm) on L1-TOP And Track (14.303mm,47.098mm)(15.103mm,47.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C35-2(84.223mm,94.355mm) on L1-TOP And Track (83.803mm,93.645mm)(84.603mm,93.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C35-2(84.223mm,94.355mm) on L1-TOP And Track (83.803mm,95.064mm)(84.603mm,95.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C35-2(84.223mm,94.355mm) on L1-TOP And Track (84.913mm,93.954mm)(84.913mm,94.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C39-2(89.474mm,108.351mm) on L1-TOP And Track (88.764mm,107.932mm)(88.764mm,108.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C39-2(89.474mm,108.351mm) on L1-TOP And Track (89.074mm,109.041mm)(89.874mm,109.041mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C39-2(89.474mm,108.351mm) on L1-TOP And Track (90.184mm,107.932mm)(90.184mm,108.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C42-2(122.763mm,49.739mm) on L1-TOP And Track (122.073mm,49.339mm)(122.073mm,50.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C42-2(122.763mm,49.739mm) on L1-TOP And Track (122.383mm,49.029mm)(123.183mm,49.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C42-2(122.763mm,49.739mm) on L1-TOP And Track (122.383mm,50.449mm)(123.183mm,50.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C44-2(120.7mm,19.367mm) on L1-TOP And Track (120.28mm,18.657mm)(121.08mm,18.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C44-2(120.7mm,19.367mm) on L1-TOP And Track (120.28mm,20.077mm)(121.08mm,20.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C44-2(120.7mm,19.367mm) on L1-TOP And Track (121.39mm,18.967mm)(121.39mm,19.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C48-1(51.338mm,33.317mm) on L1-TOP And Track (50.629mm,32.897mm)(50.629mm,33.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C48-1(51.338mm,33.317mm) on L1-TOP And Track (50.939mm,34.007mm)(51.739mm,34.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C48-1(51.338mm,33.317mm) on L1-TOP And Track (52.048mm,32.897mm)(52.048mm,33.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-1(59.017mm,23.055mm) on L1-TOP And Track (58.597mm,22.345mm)(59.397mm,22.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-1(59.017mm,23.055mm) on L1-TOP And Track (58.597mm,23.764mm)(59.397mm,23.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C49-1(59.017mm,23.055mm) on L1-TOP And Track (59.707mm,22.655mm)(59.707mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C49-2(57.617mm,23.055mm) on L1-TOP And Track (56.927mm,22.655mm)(56.927mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-2(57.617mm,23.055mm) on L1-TOP And Track (57.236mm,22.345mm)(58.036mm,22.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C49-2(57.617mm,23.055mm) on L1-TOP And Track (57.236mm,23.765mm)(58.036mm,23.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.196mm,24.109mm)(69.196mm,24.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.506mm,23.799mm)(70.306mm,23.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C51-2(69.886mm,24.509mm) on L1-TOP And Track (69.506mm,25.219mm)(70.306mm,25.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-2(22.507mm,15.99mm) on L1-TOP And Track (21.797mm,15.61mm)(21.797mm,16.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C5-2(22.507mm,15.99mm) on L1-TOP And Track (22.107mm,15.3mm)(22.907mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C5-2(22.507mm,15.99mm) on L1-TOP And Track (23.217mm,15.61mm)(23.217mm,16.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C58-1(110.029mm,20.486mm) on L1-TOP And Track (109.32mm,20.066mm)(109.32mm,20.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C58-1(110.029mm,20.486mm) on L1-TOP And Track (109.629mm,21.176mm)(110.429mm,21.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C58-1(110.029mm,20.486mm) on L1-TOP And Track (110.739mm,20.066mm)(110.739mm,20.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C59-1(91.76mm,20.582mm) on L1-TOP And Track (91.05mm,20.202mm)(91.05mm,21.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C59-1(91.76mm,20.582mm) on L1-TOP And Track (91.36mm,19.892mm)(92.16mm,19.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C59-1(91.76mm,20.582mm) on L1-TOP And Track (92.47mm,20.202mm)(92.47mm,21.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C65-1(104.939mm,27.474mm) on L1-TOP And Track (104.229mm,27.093mm)(104.229mm,27.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C65-1(104.939mm,27.474mm) on L1-TOP And Track (104.539mm,26.784mm)(105.339mm,26.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C65-1(104.939mm,27.474mm) on L1-TOP And Track (105.649mm,27.093mm)(105.649mm,27.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C66-2(72.1mm,63.05mm) on L1-TOP And Track (71.68mm,62.34mm)(72.48mm,62.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C66-2(72.1mm,63.05mm) on L1-TOP And Track (71.68mm,63.76mm)(72.48mm,63.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C66-2(72.1mm,63.05mm) on L1-TOP And Track (72.79mm,62.65mm)(72.79mm,63.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C70-1(102.004mm,85.533mm) on L1-TOP And Track (101.295mm,85.113mm)(101.295mm,85.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C70-1(102.004mm,85.533mm) on L1-TOP And Track (101.604mm,86.223mm)(102.404mm,86.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C70-1(102.004mm,85.533mm) on L1-TOP And Track (102.714mm,85.113mm)(102.714mm,85.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C70-2(102.004mm,84.133mm) on L1-TOP And Track (101.294mm,83.753mm)(101.294mm,84.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C70-2(102.004mm,84.133mm) on L1-TOP And Track (101.604mm,83.443mm)(102.404mm,83.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C70-2(102.004mm,84.133mm) on L1-TOP And Track (102.714mm,83.753mm)(102.714mm,84.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-1(29.064mm,24.763mm) on L1-TOP And Track (28.354mm,24.382mm)(28.354mm,25.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C7-1(29.064mm,24.763mm) on L1-TOP And Track (28.664mm,24.073mm)(29.464mm,24.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-1(29.064mm,24.763mm) on L1-TOP And Track (29.774mm,24.382mm)(29.774mm,25.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-2(29.064mm,26.162mm) on L1-TOP And Track (28.355mm,25.743mm)(28.355mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C7-2(29.064mm,26.162mm) on L1-TOP And Track (28.664mm,26.853mm)(29.464mm,26.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C7-2(29.064mm,26.162mm) on L1-TOP And Track (29.774mm,25.743mm)(29.774mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C77-1(41.121mm,11.514mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C77-1(41.121mm,11.514mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C77-1(41.121mm,11.514mm) on L1-TOP And Track (39.644mm,11.586mm)(39.644mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C77-1(41.121mm,11.514mm) on L1-TOP And Track (39.644mm,12.777mm)(42.597mm,12.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C77-1(41.121mm,11.514mm) on L1-TOP And Track (42.597mm,11.586mm)(42.597mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C77-2(41.121mm,15.311mm) on L1-TOP And Track (39.644mm,11.586mm)(39.644mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C77-2(41.121mm,15.311mm) on L1-TOP And Track (39.644mm,15.239mm)(39.729mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C77-2(41.121mm,15.311mm) on L1-TOP And Track (42.512mm,15.239mm)(42.597mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C77-2(41.121mm,15.311mm) on L1-TOP And Track (42.597mm,11.586mm)(42.597mm,15.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C78-1(35.372mm,17.426mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C78-1(35.372mm,17.426mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C78-1(35.372mm,17.426mm) on L1-TOP And Track (31.647mm,15.95mm)(35.3mm,15.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C78-1(35.372mm,17.426mm) on L1-TOP And Track (31.647mm,18.902mm)(35.3mm,18.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad C78-1(35.372mm,17.426mm) on L1-TOP And Track (34.108mm,15.95mm)(34.108mm,18.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C78-2(31.575mm,17.426mm) on L1-TOP And Track (31.647mm,15.95mm)(31.647mm,16.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C78-2(31.575mm,17.426mm) on L1-TOP And Track (31.647mm,15.95mm)(35.3mm,15.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C78-2(31.575mm,17.426mm) on L1-TOP And Track (31.647mm,18.818mm)(31.647mm,18.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad C78-2(31.575mm,17.426mm) on L1-TOP And Track (31.647mm,18.902mm)(35.3mm,18.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C80-1(75.15mm,63.05mm) on L1-TOP And Track (74.73mm,62.34mm)(75.53mm,62.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C80-1(75.15mm,63.05mm) on L1-TOP And Track (74.73mm,63.76mm)(75.53mm,63.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C80-1(75.15mm,63.05mm) on L1-TOP And Track (75.84mm,62.65mm)(75.84mm,63.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C80-2(73.75mm,63.05mm) on L1-TOP And Track (73.06mm,62.65mm)(73.06mm,63.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C80-2(73.75mm,63.05mm) on L1-TOP And Track (73.37mm,62.34mm)(74.17mm,62.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C80-2(73.75mm,63.05mm) on L1-TOP And Track (73.37mm,63.76mm)(74.17mm,63.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C9-2(42.202mm,25.412mm) on L1-TOP And Track (41.492mm,24.992mm)(41.492mm,25.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C9-2(42.202mm,25.412mm) on L1-TOP And Track (41.802mm,26.102mm)(42.602mm,26.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C9-2(42.202mm,25.412mm) on L1-TOP And Track (42.912mm,24.992mm)(42.912mm,25.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-10(82.202mm,42.228mm) on L1-TOP And Track (82.652mm,41.71mm)(82.652mm,41.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-10(82.202mm,42.228mm) on L1-TOP And Track (82.652mm,42.71mm)(82.652mm,42.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-11(82.202mm,43.229mm) on L1-TOP And Track (82.652mm,42.71mm)(82.652mm,42.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-11(82.202mm,43.229mm) on L1-TOP And Track (82.652mm,43.71mm)(82.652mm,43.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-12(82.202mm,44.228mm) on L1-TOP And Track (82.652mm,43.71mm)(82.652mm,43.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-12(82.202mm,44.228mm) on L1-TOP And Track (82.652mm,44.71mm)(82.652mm,44.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-15(82.202mm,47.229mm) on L1-TOP And Track (82.652mm,46.71mm)(82.652mm,46.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-15(82.202mm,47.229mm) on L1-TOP And Track (82.652mm,47.71mm)(82.652mm,50.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-2(82.202mm,34.228mm) on L1-TOP And Track (82.652mm,33.71mm)(82.652mm,33.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-2(82.202mm,34.228mm) on L1-TOP And Track (82.652mm,34.71mm)(82.652mm,34.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-4(82.202mm,36.228mm) on L1-TOP And Track (82.652mm,35.71mm)(82.652mm,35.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-4(82.202mm,36.228mm) on L1-TOP And Track (82.652mm,36.71mm)(82.652mm,36.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-5(82.202mm,37.229mm) on L1-TOP And Track (82.652mm,36.71mm)(82.652mm,36.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-5(82.202mm,37.229mm) on L1-TOP And Track (82.652mm,37.71mm)(82.652mm,37.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-6(82.202mm,38.228mm) on L1-TOP And Track (82.652mm,37.71mm)(82.652mm,37.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-6(82.202mm,38.228mm) on L1-TOP And Track (82.652mm,38.71mm)(82.652mm,38.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-7(82.202mm,39.229mm) on L1-TOP And Track (82.652mm,38.71mm)(82.652mm,38.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-7(82.202mm,39.229mm) on L1-TOP And Track (82.652mm,39.71mm)(82.652mm,39.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-9(82.202mm,41.229mm) on L1-TOP And Track (82.652mm,40.71mm)(82.652mm,40.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Camera CSI interface1-9(82.202mm,41.229mm) on L1-TOP And Track (82.652mm,41.71mm)(82.652mm,41.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN2-1(114.524mm,106.376mm) on L1-TOP And Track (115.156mm,106.551mm)(116.03mm,106.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN3-4(121.894mm,106.302mm) on L1-TOP And Track (120.459mm,106.477mm)(121.263mm,106.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN3-5(119.344mm,109.052mm) on L1-TOP And Track (120.389mm,106.477mm)(120.389mm,107.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN3-5(119.344mm,109.052mm) on L1-TOP And Track (120.625mm,110.277mm)(126.913mm,110.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN3-6(128.194mm,109.052mm) on L1-TOP And Track (120.625mm,110.277mm)(126.913mm,110.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad CN3-6(128.194mm,109.052mm) on L1-TOP And Track (127.149mm,106.477mm)(127.149mm,107.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D11-1(69.8mm,11.5mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D11-1(69.8mm,11.5mm) on L1-TOP And Track (69.375mm,11.625mm)(69.375mm,12.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D11-1(69.8mm,11.5mm) on L1-TOP And Track (70.225mm,11.625mm)(70.225mm,12.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad D1-2(12.284mm,17.119mm) on L1-TOP And Track (11.75mm,15.717mm)(11.75mm,16.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad D1-2(12.284mm,17.119mm) on L1-TOP And Track (11.75mm,18.118mm)(11.75mm,18.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D12-2(123.336mm,15.027mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D12-2(123.336mm,15.027mm) on L1-TOP And Track (122.911mm,13.652mm)(122.911mm,14.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D12-2(123.336mm,15.027mm) on L1-TOP And Track (123.761mm,13.652mm)(123.761mm,14.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D15-1(42.15mm,47.936mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad D15-1(42.15mm,47.936mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D15-1(42.15mm,47.936mm) on L1-TOP And Track (39.124mm,46.319mm)(45.176mm,46.319mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D16-1(76.064mm,90.75mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D16-1(76.064mm,90.75mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad D16-1(76.064mm,90.75mm) on L1-TOP And Track (75.068mm,89.348mm)(75.068mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad D16-2(71.679mm,90.75mm) on L1-TOP And Track (71.145mm,89.348mm)(71.145mm,89.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad D16-2(71.679mm,90.75mm) on L1-TOP And Track (71.145mm,91.749mm)(71.145mm,92.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D17-1(8.925mm,78.879mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad D17-1(8.925mm,78.879mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad D17-1(8.925mm,78.879mm) on L1-TOP And Track (9.921mm,77.478mm)(9.921mm,80.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D8-2(126.952mm,15.091mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D8-2(126.952mm,15.091mm) on L1-TOP And Track (126.527mm,13.716mm)(126.527mm,15.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D8-2(126.952mm,15.091mm) on L1-TOP And Track (127.377mm,13.716mm)(127.377mm,15.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D9-1(125.208mm,13.713mm) on L1-TOP And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad D9-1(125.208mm,13.713mm) on L1-TOP And Text "D9" (124.782mm,13.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D9-1(125.208mm,13.713mm) on L1-TOP And Track (124.783mm,13.838mm)(124.783mm,15.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad D9-1(125.208mm,13.713mm) on L1-TOP And Track (125.633mm,13.838mm)(125.633mm,15.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-12(73.27mm,36.229mm) on L1-TOP And Track (72.82mm,35.71mm)(72.82mm,35.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-12(73.27mm,36.229mm) on L1-TOP And Track (72.82mm,36.71mm)(72.82mm,36.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-13(73.27mm,35.229mm) on L1-TOP And Track (72.82mm,34.71mm)(72.82mm,34.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-13(73.27mm,35.229mm) on L1-TOP And Track (72.82mm,35.71mm)(72.82mm,35.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad Display DSI interface1-14(73.27mm,34.229mm) on L1-TOP And Text "C54" (74.371mm,33.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-14(73.27mm,34.229mm) on L1-TOP And Track (72.82mm,33.71mm)(72.82mm,33.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-14(73.27mm,34.229mm) on L1-TOP And Track (72.82mm,34.71mm)(72.82mm,34.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad Display DSI interface1-15(73.27mm,33.229mm) on L1-TOP And Text "C54" (74.371mm,33.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-15(73.27mm,33.229mm) on L1-TOP And Track (72.82mm,30.279mm)(72.82mm,32.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-15(73.27mm,33.229mm) on L1-TOP And Track (72.82mm,33.71mm)(72.82mm,33.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-7(73.27mm,41.229mm) on L1-TOP And Track (72.82mm,40.71mm)(72.82mm,40.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-7(73.27mm,41.229mm) on L1-TOP And Track (72.82mm,41.71mm)(72.82mm,41.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-8(73.27mm,40.229mm) on L1-TOP And Track (72.82mm,39.71mm)(72.82mm,39.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-8(73.27mm,40.229mm) on L1-TOP And Track (72.82mm,40.71mm)(72.82mm,40.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-9(73.27mm,39.229mm) on L1-TOP And Track (72.82mm,38.71mm)(72.82mm,38.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Display DSI interface1-9(73.27mm,39.229mm) on L1-TOP And Track (72.82mm,39.71mm)(72.82mm,39.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad F3-2(7.322mm,24.571mm) on L1-TOP And Track (8.792mm,22.92mm)(14.392mm,22.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad F3-2(7.322mm,24.571mm) on L1-TOP And Track (8.792mm,26.222mm)(14.392mm,26.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-14(134.62mm,83.566mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-15(137.16mm,86.106mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-18(134.62mm,88.646mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-21(137.16mm,93.726mm) on Multi-Layer And Track (138.43mm,66.929mm)(138.43mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-22(134.62mm,93.726mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad H1-24(134.62mm,96.266mm) on Multi-Layer And Track (133.35mm,66.929mm)(133.35mm,100.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HD1-3(126mm,4.275mm) on Multi-Layer And Track (124.944mm,3.219mm)(127.078mm,5.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HD1-4(131.088mm,4.284mm) on Multi-Layer And Track (130.037mm,3.232mm)(132.183mm,5.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC10-24(79.639mm,79.356mm) on L1-TOP And Track (79.639mm,79.987mm)(79.639mm,80.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad IC11-2(6.45mm,72.637mm) on L1-TOP And Track (3.83mm,72.743mm)(5.152mm,72.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad IC11-2(6.45mm,72.637mm) on L1-TOP And Track (5.152mm,72.743mm)(5.152mm,73.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC11-2(6.45mm,72.637mm) on L1-TOP And Track (7.85mm,71.607mm)(7.85mm,76.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC11-4(15.75mm,75.177mm) on L1-TOP And Text "Q15" (18.55mm,76.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC11-4(15.75mm,75.177mm) on L1-TOP And Track (14.35mm,71.607mm)(14.35mm,76.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad IC11-4(15.75mm,75.177mm) on L1-TOP And Track (16.921mm,74.555mm)(16.921mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad IC11-4(15.75mm,75.177mm) on L1-TOP And Track (16.921mm,75.514mm)(18.242mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad IC2-1(27.693mm,37.323mm) on L1-TOP And Track (27.146mm,38.428mm)(27.159mm,36.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad IC2-1(27.693mm,37.323mm) on L1-TOP And Track (27.146mm,38.428mm)(27.407mm,38.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad IC2-1(27.693mm,37.323mm) on L1-TOP And Track (27.159mm,36.23mm)(27.903mm,36.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad IC2-1(27.693mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(27.392mm,41.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-1(27.693mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-3(28.993mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad IC2-4(29.643mm,37.323mm) on L1-TOP And Track (27.392mm,38.417mm)(32.544mm,38.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad IC3-1(86.59mm,97.104mm) on L1-TOP And Track (85.948mm,97.001mm)(85.952mm,97.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad IC3-1(86.59mm,97.104mm) on L1-TOP And Track (85.952mm,97.431mm)(86.5mm,97.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad IC3-1(86.59mm,97.104mm) on L1-TOP And Track (86.54mm,97.408mm)(86.54mm,97.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad IC3-2(86.59mm,96.704mm) on L1-TOP And Track (85.948mm,97.001mm)(85.952mm,97.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad IC4-1(104.182mm,99.943mm) on L1-TOP And Text "R22" (101.076mm,100.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad IC4-1(104.182mm,99.943mm) on L1-TOP And Track (104.67mm,100.356mm)(104.67mm,100.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad IC5-7(125.82mm,20.344mm) on L1-TOP And Track (122.685mm,21.545mm)(127.685mm,21.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad IC6-2(119.94mm,23.319mm) on L1-TOP And Text "IC6" (118.857mm,21.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-1(68.336mm,61.23mm) on L1-TOP And Track (69.587mm,56.799mm)(69.587mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad IC9-2(68.336mm,59.96mm) on L1-TOP And Track (69.587mm,56.799mm)(69.587mm,61.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(7.764mm,9.329mm) on L1-TOP And Text "Hole3" (0.929mm,8.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L1-2(7.764mm,9.329mm) on L1-TOP And Track (7.714mm,11.36mm)(7.714mm,14.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad L1-2(7.764mm,9.329mm) on L1-TOP And Track (7.714mm,4.329mm)(7.714mm,7.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad L3-1(37.694mm,5.558mm) on L1-TOP And Track (36.968mm,2.881mm)(36.969mm,4.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad L3-2(41.794mm,5.558mm) on L1-TOP And Text "L3" (39.17mm,5.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L3-2(41.794mm,5.558mm) on L1-TOP And Track (42.519mm,4.093mm)(42.521mm,2.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad L3-2(41.794mm,5.558mm) on L1-TOP And Track (42.519mm,7.033mm)(42.521mm,8.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.099mm,34.136mm)(28.399mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.399mm,34.436mm)(28.499mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.499mm,34.436mm)(29.199mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.521mm,32.736mm)(28.851mm,33.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.851mm,32.726mm)(28.851mm,33.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (28.851mm,33.066mm)(29.191mm,32.726mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (29.199mm,34.436mm)(29.299mm,34.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad LED3-1(28.841mm,33.746mm) on L1-TOP And Track (29.299mm,34.436mm)(29.599mm,34.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (4.696mm,77.765mm)(4.696mm,77.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (4.696mm,77.765mm)(4.996mm,77.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (4.696mm,77.865mm)(4.696mm,78.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (4.696mm,78.565mm)(4.696mm,78.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (4.696mm,78.665mm)(4.996mm,78.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (6.066mm,78.217mm)(6.396mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (6.066mm,78.217mm)(6.406mm,78.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED6-1(5.386mm,78.207mm) on L1-TOP And Track (6.066mm,78.217mm)(6.406mm,78.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.066mm,78.217mm)(6.396mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.066mm,78.217mm)(6.406mm,78.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.066mm,78.217mm)(6.406mm,78.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.396mm,77.887mm)(6.406mm,77.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.406mm,77.887mm)(6.406mm,78.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (6.406mm,78.557mm)(6.406mm,78.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad LED6-2(6.985mm,78.214mm) on L1-TOP And Track (7.576mm,77.487mm)(7.576mm,78.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (37.93mm,77.781mm)(37.93mm,77.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (37.93mm,77.781mm)(38.23mm,77.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (37.93mm,77.881mm)(37.93mm,78.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (37.93mm,78.581mm)(37.93mm,78.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (37.93mm,78.681mm)(38.23mm,78.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (39.3mm,78.233mm)(39.63mm,77.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (39.3mm,78.233mm)(39.64mm,78.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED8-1(38.62mm,78.223mm) on L1-TOP And Track (39.3mm,78.233mm)(39.64mm,78.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad Q10-2(57.293mm,18.485mm) on L1-TOP And Text "Q10" (57.356mm,16.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q10-2(57.293mm,18.485mm) on L1-TOP And Track (56.707mm,16.373mm)(56.707mm,18.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad Q10-2(57.293mm,18.485mm) on L1-TOP And Track (57.823mm,18.121mm)(58.646mm,18.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q15-3(16.577mm,79.853mm) on L1-TOP And Track (15.045mm,79.598mm)(15.972mm,79.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Q15-3(16.577mm,79.853mm) on L1-TOP And Track (17.176mm,79.598mm)(18.097mm,79.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad Q16-3(33.142mm,79.987mm) on L1-TOP And Track (27.723mm,80.929mm)(35.229mm,80.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q16-3(33.142mm,79.987mm) on L1-TOP And Track (31.609mm,79.732mm)(32.537mm,79.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Q16-3(33.142mm,79.987mm) on L1-TOP And Track (33.74mm,79.732mm)(34.662mm,79.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.409mm,77.521mm)(48.009mm,77.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.574mm,78.642mm)(47.574mm,80.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (47.698mm,77.18mm)(47.705mm,77.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad Q17-1(48.156mm,78.349mm) on L1-TOP And Track (48.742mm,78.632mm)(49.476mm,78.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad Q2-1(11.874mm,27.752mm) on L1-TOP And Track (11.51mm,29.122mm)(11.517mm,28.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q2-1(11.874mm,27.752mm) on L1-TOP And Track (9.763mm,27.166mm)(11.515mm,27.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad Q2-2(11.874mm,29.652mm) on L1-TOP And Track (11.51mm,29.122mm)(11.517mm,28.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q2-2(11.874mm,29.652mm) on L1-TOP And Track (9.763mm,30.238mm)(11.515mm,30.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad Q7-1(64.1mm,35.75mm) on L1-TOP And Text "Q7" (64.568mm,35.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad Q7-1(64.1mm,35.75mm) on L1-TOP And Track (64.371mm,34.43mm)(64.382mm,35.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad Q7-1(64.1mm,35.75mm) on L1-TOP And Track (64.392mm,36.332mm)(65.845mm,36.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q7-3(66.1mm,34.8mm) on L1-TOP And Text "Q7" (64.568mm,35.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad Q7-3(66.1mm,34.8mm) on L1-TOP And Track (65.845mm,33.28mm)(65.845mm,34.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad Q7-3(66.1mm,34.8mm) on L1-TOP And Track (65.845mm,35.405mm)(65.845mm,36.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad Q9-1(71.56mm,20.007mm) on L1-TOP And Text "Q9" (71.208mm,19.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad Q9-1(71.56mm,20.007mm) on L1-TOP And Track (70.19mm,19.643mm)(71.013mm,19.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad Q9-1(71.56mm,20.007mm) on L1-TOP And Track (72.146mm,17.895mm)(72.146mm,19.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-1(6.943mm,79.839mm) on L1-TOP And Track (6.616mm,79.178mm)(7.575mm,79.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-1(6.943mm,79.839mm) on L1-TOP And Track (6.616mm,80.499mm)(7.575mm,80.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-1(6.943mm,79.839mm) on L1-TOP And Track (7.575mm,79.178mm)(7.575mm,80.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R10-2(30.45mm,33.696mm) on L1-TOP And Track (29.789mm,33.368mm)(29.789mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R10-2(30.45mm,33.696mm) on L1-TOP And Track (29.789mm,34.327mm)(31.111mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R10-2(30.45mm,33.696mm) on L1-TOP And Track (31.111mm,33.368mm)(31.111mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R102-1(4.491mm,73.375mm) on L1-TOP And Track (3.83mm,72.743mm)(5.152mm,72.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-1(33.983mm,73.375mm) on L1-TOP And Track (33.322mm,72.743mm)(33.322mm,73.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-1(33.983mm,73.375mm) on L1-TOP And Track (33.322mm,72.743mm)(34.644mm,72.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-1(33.983mm,73.375mm) on L1-TOP And Track (34.644mm,72.743mm)(34.644mm,73.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-2(33.983mm,74.882mm) on L1-TOP And Track (33.322mm,74.555mm)(33.322mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-2(33.983mm,74.882mm) on L1-TOP And Track (33.322mm,75.514mm)(34.644mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R105-2(33.983mm,74.882mm) on L1-TOP And Track (34.644mm,74.555mm)(34.644mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-1(36.639mm,73.375mm) on L1-TOP And Track (35.978mm,72.743mm)(35.978mm,73.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-1(36.639mm,73.375mm) on L1-TOP And Track (35.978mm,72.743mm)(37.299mm,72.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-1(36.639mm,73.375mm) on L1-TOP And Track (37.299mm,72.743mm)(37.299mm,73.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-2(36.639mm,74.882mm) on L1-TOP And Track (35.978mm,74.555mm)(35.978mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-2(36.639mm,74.882mm) on L1-TOP And Track (35.978mm,75.514mm)(37.299mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R108-2(36.639mm,74.882mm) on L1-TOP And Track (37.299mm,74.555mm)(37.299mm,75.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-1(27.223mm,32.189mm) on L1-TOP And Track (26.562mm,31.557mm)(26.562mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-1(27.223mm,32.189mm) on L1-TOP And Track (26.562mm,31.557mm)(27.884mm,31.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-1(27.223mm,32.189mm) on L1-TOP And Track (27.884mm,31.557mm)(27.884mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-1(35.12mm,33.696mm) on L1-TOP And Track (34.459mm,33.368mm)(34.459mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-1(35.12mm,33.696mm) on L1-TOP And Track (34.459mm,34.327mm)(35.781mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-1(35.12mm,33.696mm) on L1-TOP And Track (35.781mm,33.368mm)(35.781mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-2(35.12mm,32.189mm) on L1-TOP And Track (34.459mm,31.557mm)(34.459mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-2(35.12mm,32.189mm) on L1-TOP And Track (34.459mm,31.557mm)(35.781mm,31.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R14-2(35.12mm,32.189mm) on L1-TOP And Track (35.781mm,31.557mm)(35.781mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-1(33.629mm,32.189mm) on L1-TOP And Track (32.968mm,31.557mm)(32.968mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-1(33.629mm,32.189mm) on L1-TOP And Track (32.968mm,31.557mm)(34.289mm,31.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-1(33.629mm,32.189mm) on L1-TOP And Track (34.289mm,31.557mm)(34.289mm,32.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-2(33.629mm,33.696mm) on L1-TOP And Track (32.968mm,33.368mm)(32.968mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-2(33.629mm,33.696mm) on L1-TOP And Track (32.968mm,34.327mm)(34.289mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R18-2(33.629mm,33.696mm) on L1-TOP And Track (34.289mm,33.368mm)(34.289mm,34.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-1(82.773mm,101.953mm) on L1-TOP And Track (82.112mm,101.626mm)(82.112mm,102.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-1(82.773mm,101.953mm) on L1-TOP And Track (82.112mm,102.584mm)(83.434mm,102.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-1(82.773mm,101.953mm) on L1-TOP And Track (83.434mm,101.626mm)(83.434mm,102.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-2(82.773mm,100.446mm) on L1-TOP And Track (82.112mm,99.814mm)(82.112mm,100.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-2(82.773mm,100.446mm) on L1-TOP And Track (82.112mm,99.814mm)(83.434mm,99.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R23-2(82.773mm,100.446mm) on L1-TOP And Track (83.434mm,99.814mm)(83.434mm,100.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-1(83.839mm,107.126mm) on L1-TOP And Track (83.178mm,106.495mm)(83.178mm,107.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-1(83.839mm,107.126mm) on L1-TOP And Track (83.178mm,106.495mm)(84.499mm,106.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-1(83.839mm,107.126mm) on L1-TOP And Track (84.499mm,106.495mm)(84.499mm,107.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-2(83.839mm,108.633mm) on L1-TOP And Track (83.178mm,108.306mm)(83.178mm,109.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-2(83.839mm,108.633mm) on L1-TOP And Track (83.178mm,109.265mm)(84.499mm,109.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R31-2(83.839mm,108.633mm) on L1-TOP And Track (84.499mm,108.306mm)(84.499mm,109.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-1(118.051mm,102.693mm) on L1-TOP And Track (117.391mm,102.365mm)(117.391mm,103.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-1(118.051mm,102.693mm) on L1-TOP And Track (117.391mm,103.324mm)(118.712mm,103.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-1(118.051mm,102.693mm) on L1-TOP And Track (118.712mm,102.365mm)(118.712mm,103.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-2(118.051mm,101.186mm) on L1-TOP And Track (117.391mm,100.554mm)(117.391mm,101.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-2(118.051mm,101.186mm) on L1-TOP And Track (117.391mm,100.554mm)(118.712mm,100.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R34-2(118.051mm,101.186mm) on L1-TOP And Track (118.712mm,100.554mm)(118.712mm,101.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R35-2(119.616mm,101.177mm) on L1-TOP And Track (118.956mm,100.545mm)(118.956mm,101.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R35-2(119.616mm,101.177mm) on L1-TOP And Track (118.956mm,100.545mm)(120.277mm,100.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R35-2(119.616mm,101.177mm) on L1-TOP And Track (120.277mm,100.545mm)(120.277mm,101.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-1(9.584mm,17.198mm) on L1-TOP And Track (10.216mm,16.538mm)(10.216mm,17.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-1(9.584mm,17.198mm) on L1-TOP And Track (9.257mm,16.538mm)(10.216mm,16.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-1(9.584mm,17.198mm) on L1-TOP And Track (9.257mm,17.859mm)(10.216mm,17.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-2(8.077mm,17.198mm) on L1-TOP And Track (7.446mm,16.538mm)(7.446mm,17.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-2(8.077mm,17.198mm) on L1-TOP And Track (7.446mm,16.538mm)(8.404mm,16.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R4-2(8.077mm,17.198mm) on L1-TOP And Track (7.446mm,17.859mm)(8.404mm,17.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R56-2(118.873mm,26.427mm) on L1-TOP And Track (118.213mm,26.1mm)(118.213mm,27.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R56-2(118.873mm,26.427mm) on L1-TOP And Track (118.213mm,27.059mm)(119.534mm,27.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R56-2(118.873mm,26.427mm) on L1-TOP And Track (119.534mm,26.1mm)(119.534mm,27.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-1(63.951mm,32.032mm) on L1-TOP And Track (63.319mm,31.371mm)(63.319mm,32.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-1(63.951mm,32.032mm) on L1-TOP And Track (63.319mm,31.371mm)(64.278mm,31.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-1(63.951mm,32.032mm) on L1-TOP And Track (63.319mm,32.693mm)(64.278mm,32.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-2(65.457mm,32.032mm) on L1-TOP And Track (65.13mm,31.371mm)(66.089mm,31.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-2(65.457mm,32.032mm) on L1-TOP And Track (65.13mm,32.693mm)(66.089mm,32.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R58-2(65.457mm,32.032mm) on L1-TOP And Track (66.089mm,31.371mm)(66.089mm,32.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R60-1(63.948mm,30.51mm) on L1-TOP And Track (63.316mm,29.85mm)(63.316mm,31.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R60-1(63.948mm,30.51mm) on L1-TOP And Track (63.316mm,29.85mm)(64.275mm,29.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R60-1(63.948mm,30.51mm) on L1-TOP And Track (63.316mm,31.171mm)(64.275mm,31.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R61-1(60.071mm,13.729mm) on L1-TOP And Track (59.41mm,13.402mm)(59.41mm,14.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R61-1(60.071mm,13.729mm) on L1-TOP And Track (59.41mm,14.361mm)(60.731mm,14.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R61-1(60.071mm,13.729mm) on L1-TOP And Track (60.731mm,13.402mm)(60.731mm,14.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R62-2(85.764mm,22.48mm) on L1-TOP And Track (85.103mm,22.153mm)(85.103mm,23.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R62-2(85.764mm,22.48mm) on L1-TOP And Track (85.103mm,23.112mm)(86.424mm,23.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R62-2(85.764mm,22.48mm) on L1-TOP And Track (86.424mm,22.153mm)(86.424mm,23.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-1(61.616mm,19.987mm) on L1-TOP And Track (60.956mm,19.355mm)(60.956mm,20.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-1(61.616mm,19.987mm) on L1-TOP And Track (60.956mm,19.355mm)(62.277mm,19.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-1(61.616mm,19.987mm) on L1-TOP And Track (62.277mm,19.355mm)(62.277mm,20.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-2(61.616mm,21.494mm) on L1-TOP And Track (60.956mm,21.167mm)(60.956mm,22.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-2(61.616mm,21.494mm) on L1-TOP And Track (60.956mm,22.126mm)(62.277mm,22.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R66-2(61.616mm,21.494mm) on L1-TOP And Track (62.277mm,21.167mm)(62.277mm,22.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-1(55.585mm,21.627mm) on L1-TOP And Track (54.924mm,21.3mm)(54.924mm,22.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-1(55.585mm,21.627mm) on L1-TOP And Track (54.924mm,22.259mm)(56.245mm,22.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-1(55.585mm,21.627mm) on L1-TOP And Track (56.245mm,21.3mm)(56.245mm,22.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-2(55.585mm,20.121mm) on L1-TOP And Track (54.924mm,19.489mm)(54.924mm,20.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-2(55.585mm,20.121mm) on L1-TOP And Track (54.924mm,19.489mm)(56.245mm,19.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R67-2(55.585mm,20.121mm) on L1-TOP And Track (56.245mm,19.489mm)(56.245mm,20.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R69-1(88.905mm,42.057mm) on L1-TOP And Track (88.245mm,41.425mm)(88.245mm,42.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R69-1(88.905mm,42.057mm) on L1-TOP And Track (88.245mm,41.425mm)(89.566mm,41.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R69-1(88.905mm,42.057mm) on L1-TOP And Track (89.566mm,41.425mm)(89.566mm,42.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R75-2(75.181mm,37.334mm) on L1-TOP And Track (74.549mm,36.673mm)(74.549mm,37.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R75-2(75.181mm,37.334mm) on L1-TOP And Track (74.549mm,36.673mm)(75.508mm,36.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R75-2(75.181mm,37.334mm) on L1-TOP And Track (74.549mm,37.995mm)(75.508mm,37.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-1(106.7mm,28.918mm) on L1-TOP And Track (106.04mm,28.591mm)(106.04mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-1(106.7mm,28.918mm) on L1-TOP And Track (106.04mm,29.55mm)(107.361mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-1(106.7mm,28.918mm) on L1-TOP And Track (107.361mm,28.591mm)(107.361mm,29.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-2(106.7mm,27.412mm) on L1-TOP And Track (106.04mm,26.78mm)(106.04mm,27.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-2(106.7mm,27.412mm) on L1-TOP And Track (106.04mm,26.78mm)(107.361mm,26.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R77-2(106.7mm,27.412mm) on L1-TOP And Track (107.361mm,26.78mm)(107.361mm,27.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R80-1(109.991mm,9.256mm) on L1-TOP And Track (109.331mm,8.929mm)(109.331mm,9.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R80-1(109.991mm,9.256mm) on L1-TOP And Track (109.331mm,9.888mm)(110.652mm,9.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R80-1(109.991mm,9.256mm) on L1-TOP And Track (110.652mm,8.929mm)(110.652mm,9.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-1(13.641mm,28.301mm) on L1-TOP And Track (13.009mm,27.641mm)(13.009mm,28.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-1(13.641mm,28.301mm) on L1-TOP And Track (13.009mm,27.641mm)(13.968mm,27.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-1(13.641mm,28.301mm) on L1-TOP And Track (13.009mm,28.962mm)(13.968mm,28.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-2(15.147mm,28.301mm) on L1-TOP And Track (14.82mm,27.641mm)(15.779mm,27.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-2(15.147mm,28.301mm) on L1-TOP And Track (14.82mm,28.962mm)(15.779mm,28.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R8-2(15.147mm,28.301mm) on L1-TOP And Track (15.779mm,27.641mm)(15.779mm,28.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R83-2(92.098mm,33.534mm) on L1-TOP And Track (91.466mm,32.873mm)(91.466mm,34.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R83-2(92.098mm,33.534mm) on L1-TOP And Track (91.466mm,32.873mm)(92.425mm,32.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R83-2(92.098mm,33.534mm) on L1-TOP And Track (91.466mm,34.194mm)(92.425mm,34.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-1(94.272mm,31.679mm) on L1-TOP And Track (93.64mm,31.019mm)(93.64mm,32.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-1(94.272mm,31.679mm) on L1-TOP And Track (93.64mm,31.019mm)(94.599mm,31.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-1(94.272mm,31.679mm) on L1-TOP And Track (93.64mm,32.34mm)(94.599mm,32.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-2(95.778mm,31.679mm) on L1-TOP And Track (95.451mm,31.019mm)(96.41mm,31.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-2(95.778mm,31.679mm) on L1-TOP And Track (95.451mm,32.34mm)(96.41mm,32.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R87-2(95.778mm,31.679mm) on L1-TOP And Track (96.41mm,31.019mm)(96.41mm,32.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-1(115.032mm,84.124mm) on L1-TOP And Track (114.705mm,83.463mm)(115.664mm,83.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-1(115.032mm,84.124mm) on L1-TOP And Track (114.705mm,84.785mm)(115.664mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-1(115.032mm,84.124mm) on L1-TOP And Track (115.664mm,83.463mm)(115.664mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-2(113.525mm,84.124mm) on L1-TOP And Track (112.894mm,83.463mm)(112.894mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-2(113.525mm,84.124mm) on L1-TOP And Track (112.894mm,83.463mm)(113.852mm,83.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R89-2(113.525mm,84.124mm) on L1-TOP And Track (112.894mm,84.785mm)(113.852mm,84.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-1(93.1mm,83.797mm) on L1-TOP And Track (92.439mm,83.165mm)(92.439mm,84.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-1(93.1mm,83.797mm) on L1-TOP And Track (92.439mm,83.165mm)(93.761mm,83.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-1(93.1mm,83.797mm) on L1-TOP And Track (93.761mm,83.165mm)(93.761mm,84.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-2(93.1mm,85.303mm) on L1-TOP And Track (92.439mm,84.976mm)(92.439mm,85.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-2(93.1mm,85.303mm) on L1-TOP And Track (92.439mm,85.935mm)(93.761mm,85.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R94-2(93.1mm,85.303mm) on L1-TOP And Track (93.761mm,84.976mm)(93.761mm,85.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RJ1-14(108.645mm,16.039mm) on Multi-Layer And Track (108.895mm,23.667mm)(108.895mm,2.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RL1-2(5.113mm,96.728mm) on Multi-Layer And Track (3.312mm,80.929mm)(3.312mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RL1-2(5.113mm,96.728mm) on Multi-Layer And Track (6.865mm,96.727mm)(9.093mm,96.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad RL1-3(17.112mm,96.728mm) on Multi-Layer And Track (11.424mm,96.796mm)(15.369mm,96.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RL1-3(17.112mm,96.728mm) on Multi-Layer And Track (18.912mm,80.929mm)(18.912mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-4(17.112mm,84.528mm) on Multi-Layer And Track (17.112mm,87.336mm)(17.112mm,86.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL1-4(17.112mm,84.528mm) on Multi-Layer And Track (18.912mm,80.929mm)(18.912mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL1-5(5.112mm,84.528mm) on Multi-Layer And Track (3.312mm,80.929mm)(3.312mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-5(5.112mm,84.528mm) on Multi-Layer And Track (5.112mm,86.318mm)(5.112mm,87.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad RL2-3(33.428mm,96.728mm) on Multi-Layer And Track (27.741mm,96.796mm)(31.686mm,96.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RL2-3(33.428mm,96.728mm) on Multi-Layer And Track (35.229mm,80.929mm)(35.229mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-4(33.429mm,84.528mm) on Multi-Layer And Track (33.429mm,87.336mm)(33.429mm,86.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL2-4(33.429mm,84.528mm) on Multi-Layer And Track (35.229mm,80.929mm)(35.229mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad RL3-5(37.755mm,84.528mm) on Multi-Layer And Track (35.955mm,80.929mm)(35.955mm,100.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL3-5(37.755mm,84.528mm) on Multi-Layer And Track (37.755mm,86.318mm)(37.755mm,87.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TF1-12(133.989mm,48.557mm) on L1-TOP And Track (125.37mm,48.181mm)(132.657mm,48.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TF1-12(133.989mm,48.557mm) on L1-TOP And Track (135.32mm,48.181mm)(138.39mm,48.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TF1-13(124.389mm,47.657mm) on L1-TOP And Track (123.878mm,43.638mm)(123.878mm,46.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TF1-13(124.389mm,47.657mm) on L1-TOP And Track (125.37mm,48.181mm)(132.657mm,48.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U2-40(89.121mm,56.127mm) on L1-TOP And Track (89.081mm,54.737mm)(89.081mm,55.517mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad U2-41(90.531mm,54.667mm) on L1-TOP And Track (89.081mm,54.647mm)(89.981mm,54.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U2-61(116.121mm,56.097mm) on L1-TOP And Track (116.141mm,54.677mm)(116.141mm,55.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-80(116.121mm,80.227mm) on L1-TOP And Track (116.111mm,80.897mm)(116.111mm,81.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
Rule Violations :498

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InNetClass('SDIO_BUS50'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InNetClass('DIFF'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InDifferentialPairClass('DIFF100'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.1mm) (InDifferentialPairClass('DIFF90'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01