

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Thu Oct 28 21:50:10 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    13                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F4620 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     
    55                           	psect	idataCOMRAM
    56  0000B4                     __pidataCOMRAM:
    57                           	callstack 0
    58                           
    59                           ;initializer for _current_func_set
    60  0000B4  30                 	db	48
    61                           
    62                           ;initializer for _current_entry_mode
    63  0000B5  06                 	db	6
    64                           
    65                           ;initializer for _disp_16x2
    66  0000B6  01                 	db	1
    67                           
    68                           ;initializer for _current_disp_ctrl
    69  0000B7  08                 	db	8
    70  0000                     _TRISA	set	3986
    71  0000                     _INTCONbits	set	4082
    72  0000                     _LATDbits	set	3980
    73  0000                     _SSPBUF	set	4041
    74  0000                     _TRISDbits	set	3989
    75  0000                     _SSPSTAT	set	4039
    76  0000                     _SSPCON1	set	4038
    77  0000                     _SSPCON1bits	set	4038
    78  0000                     _PORTD	set	3971
    79  0000                     _TRISC	set	3988
    80  0000                     _PORTDbits	set	3971
    81  0000                     _TRISD	set	3989
    82  0000                     _LATCbits	set	3979
    83  0000                     _ADCON1bits	set	4033
    84  0000                     _TRISEbits	set	3990
    85  0000                     _PORTE	set	3972
    86  0000                     _PIE1bits	set	3997
    87  0000                     _PIR1bits	set	3998
    88                           
    89                           ; #config settings
    90                           
    91                           	psect	cinit
    92  000012                     __pcinit:
    93                           	callstack 0
    94  000012                     start_initialization:
    95                           	callstack 0
    96  000012                     __initialization:
    97                           	callstack 0
    98                           
    99                           ; Initialize objects allocated to COMRAM (4 bytes)
   100                           ; load TBLPTR registers with __pidataCOMRAM
   101  000012  0EB4               	movlw	low __pidataCOMRAM
   102  000014  6EF6               	movwf	tblptrl,c
   103  000016  0E00               	movlw	high __pidataCOMRAM
   104  000018  6EF7               	movwf	tblptrh,c
   105  00001A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   106  00001C  6EF8               	movwf	tblptru,c
   107  00001E  EE00  F008         	lfsr	0,__pdataCOMRAM
   108  000022  EE10 F004          	lfsr	1,4
   109  000026                     copy_data0:
   110  000026  0009               	tblrd		*+
   111  000028  CFF5 FFEE          	movff	tablat,postinc0
   112  00002C  50E5               	movf	postdec1,w,c
   113  00002E  50E1               	movf	fsr1l,w,c
   114  000030  E1FA               	bnz	copy_data0
   115                           
   116                           ; Clear objects allocated to COMRAM (7 bytes)
   117  000032  EE00  F001         	lfsr	0,__pbssCOMRAM
   118  000036  0E07               	movlw	7
   119  000038                     clear_0:
   120  000038  6AEE               	clrf	postinc0,c
   121  00003A  06E8               	decf	wreg,f,c
   122  00003C  E1FD               	bnz	clear_0
   123  00003E                     end_of_initialization:
   124                           	callstack 0
   125  00003E                     __end_of__initialization:
   126                           	callstack 0
   127  00003E  900C               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   128  000040  920C               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   129  000042  0E00               	movlw	low (__Lmediumconst shr (0+16))
   130  000044  6EF8               	movwf	tblptru,c
   131  000046  0100               	movlb	0
   132  000048  EF4C  F000         	goto	_main	;jump to C main() function
   133                           
   134                           	psect	bssCOMRAM
   135  000001                     __pbssCOMRAM:
   136                           	callstack 0
   137  000001                     _manual_transfer:
   138                           	callstack 0
   139  000001                     	ds	1
   140  000002                     _slave_mode:
   141                           	callstack 0
   142  000002                     	ds	1
   143  000003                     _receive_byte:
   144                           	callstack 0
   145  000003                     	ds	1
   146  000004                     _address_counter:
   147                           	callstack 0
   148  000004                     	ds	1
   149  000005                     	ds	1
   150  000006                     _init_complete:
   151                           	callstack 0
   152  000006                     	ds	1
   153  000007                     _transfer_complete_flag:
   154                           	callstack 0
   155  000007                     	ds	1
   156                           
   157                           	psect	dataCOMRAM
   158  000008                     __pdataCOMRAM:
   159                           	callstack 0
   160  000008                     _current_func_set:
   161                           	callstack 0
   162  000008                     	ds	1
   163  000009                     _current_entry_mode:
   164                           	callstack 0
   165  000009                     	ds	1
   166  00000A                     	ds	1
   167  00000B                     _current_disp_ctrl:
   168                           	callstack 0
   169  00000B                     	ds	1
   170                           
   171                           	psect	cstackCOMRAM
   172  000000                     __pcstackCOMRAM:
   173                           	callstack 0
   174  000000                     
   175                           ; 1 bytes @ 0x0
   176 ;;
   177 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   178 ;;
   179 ;; *************** function _main *****************
   180 ;; Defined at:
   181 ;;		line 97 in file "main.c"
   182 ;; Parameters:    Size  Location     Type
   183 ;;		None
   184 ;; Auto vars:     Size  Location     Type
   185 ;;		None
   186 ;; Return value:  Size  Location     Type
   187 ;;                  1    wreg      void 
   188 ;; Registers used:
   189 ;;		wreg, status,2, status,0, cstack
   190 ;; Tracked objects:
   191 ;;		On entry : 0/0
   192 ;;		On exit  : 0/0
   193 ;;		Unchanged: 0/0
   194 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   195 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   196 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   197 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   198 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   199 ;;Total ram usage:        0 bytes
   200 ;; Hardware stack levels required when called:    2
   201 ;; This function calls:
   202 ;;		_SPI_Init_Master_Default
   203 ;; This function is called by:
   204 ;;		Startup code after reset
   205 ;; This function uses a non-reentrant model
   206 ;;
   207                           
   208                           	psect	text0
   209  000098                     __ptext0:
   210                           	callstack 0
   211  000098                     _main:
   212                           	callstack 29
   213  000098                     
   214                           ;main.c: 100:     SPI_Init_Master_Default();
   215  000098  EC3A  F000         	call	_SPI_Init_Master_Default	;wreg free
   216  00009C                     
   217                           ;main.c: 102:     PORTE = 0x00;
   218  00009C  0E00               	movlw	0
   219  00009E  6E84               	movwf	132,c	;volatile
   220  0000A0                     
   221                           ;main.c: 103:     TRISEbits.RE0 = 1u;
   222  0000A0  8096               	bsf	150,0,c	;volatile
   223  0000A2                     
   224                           ;main.c: 104:     TRISEbits.RE1 = 1u;
   225  0000A2  8296               	bsf	150,1,c	;volatile
   226  0000A4                     
   227                           ;main.c: 107:     ADCON1bits.PCFG = 0xE;
   228  0000A4  50C1               	movf	193,w,c	;volatile
   229  0000A6  0BF0               	andlw	-16
   230  0000A8  090E               	iorlw	14
   231  0000AA  6EC1               	movwf	193,c	;volatile
   232  0000AC                     l25:
   233  0000AC  EF56  F000         	goto	l25
   234  0000B0  EF07  F000         	goto	start
   235  0000B4                     __end_of_main:
   236                           	callstack 0
   237                           
   238 ;; *************** function _SPI_Init_Master_Default *****************
   239 ;; Defined at:
   240 ;;		line 31 in file "mssp_spi_driver.c"
   241 ;; Parameters:    Size  Location     Type
   242 ;;		None
   243 ;; Auto vars:     Size  Location     Type
   244 ;;		None
   245 ;; Return value:  Size  Location     Type
   246 ;;                  1    wreg      void 
   247 ;; Registers used:
   248 ;;		wreg, status,2, status,0
   249 ;; Tracked objects:
   250 ;;		On entry : 0/0
   251 ;;		On exit  : 0/0
   252 ;;		Unchanged: 0/0
   253 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   254 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   255 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   256 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   257 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   258 ;;Total ram usage:        0 bytes
   259 ;; Hardware stack levels used:    1
   260 ;; Hardware stack levels required when called:    1
   261 ;; This function calls:
   262 ;;		Nothing
   263 ;; This function is called by:
   264 ;;		_main
   265 ;; This function uses a non-reentrant model
   266 ;;
   267                           
   268                           	psect	text1
   269  000074                     __ptext1:
   270                           	callstack 0
   271  000074                     _SPI_Init_Master_Default:
   272                           	callstack 29
   273  000074                     
   274                           ;mssp_spi_driver.c: 33:     SSPCON1bits.SSPEN = 0;
   275  000074  9AC6               	bcf	198,5,c	;volatile
   276  000076                     
   277                           ;mssp_spi_driver.c: 36:     SSPCON1 = 0x01 | 0x00;
   278  000076  0E01               	movlw	1
   279  000078  6EC6               	movwf	198,c	;volatile
   280                           
   281                           ;mssp_spi_driver.c: 37:     SSPSTAT = 0x40 | 0x00;
   282  00007A  0E40               	movlw	64
   283  00007C  6EC7               	movwf	199,c	;volatile
   284  00007E                     
   285                           ;mssp_spi_driver.c: 40:     TRISC |= 0x10; TRISC &= ~(0x28); TRISDbits.RD2 = 0;;
   286  00007E  8894               	bsf	148,4,c	;volatile
   287  000080  0ED7               	movlw	215
   288  000082  1694               	andwf	148,f,c	;volatile
   289  000084  9495               	bcf	149,2,c	;volatile
   290  000086                     
   291                           ;mssp_spi_driver.c: 43:     SSPCON1bits.SSPEN = 1;
   292  000086  8AC6               	bsf	198,5,c	;volatile
   293  000088                     
   294                           ;mssp_spi_driver.c: 44:     SSPCON1bits.WCOL = 0;
   295  000088  9EC6               	bcf	198,7,c	;volatile
   296  00008A                     
   297                           ;mssp_spi_driver.c: 45:     SSPCON1bits.SSPOV = 0;
   298  00008A  9CC6               	bcf	198,6,c	;volatile
   299  00008C                     
   300                           ;mssp_spi_driver.c: 46:     SSPBUF;
   301  00008C  50C9               	movf	201,w,c	;volatile
   302  00008E                     
   303                           ;mssp_spi_driver.c: 47:     PIR1bits.SSPIF = 0;
   304  00008E  969E               	bcf	158,3,c	;volatile
   305  000090                     
   306                           ;mssp_spi_driver.c: 50:     LATDbits.LATD2 = 1;
   307  000090  848C               	bsf	140,2,c	;volatile
   308  000092                     
   309                           ;mssp_spi_driver.c: 53:     PIE1bits.SSPIE = 1;
   310  000092  869D               	bsf	157,3,c	;volatile
   311  000094                     
   312                           ;mssp_spi_driver.c: 54:     (INTCONbits.GIE = 1);
   313  000094  8EF2               	bsf	242,7,c	;volatile
   314  000096  0012               	return		;funcret
   315  000098                     __end_of_SPI_Init_Master_Default:
   316                           	callstack 0
   317                           
   318 ;; *************** function _isr *****************
   319 ;; Defined at:
   320 ;;		line 84 in file "main.c"
   321 ;; Parameters:    Size  Location     Type
   322 ;;		None
   323 ;; Auto vars:     Size  Location     Type
   324 ;;		None
   325 ;; Return value:  Size  Location     Type
   326 ;;                  1    wreg      void 
   327 ;; Registers used:
   328 ;;		wreg, status,2
   329 ;; Tracked objects:
   330 ;;		On entry : 0/0
   331 ;;		On exit  : 0/0
   332 ;;		Unchanged: 0/0
   333 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   334 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   335 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   336 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   337 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   338 ;;Total ram usage:        0 bytes
   339 ;; Hardware stack levels used:    1
   340 ;; This function calls:
   341 ;;		Nothing
   342 ;; This function is called by:
   343 ;;		Interrupt level 2
   344 ;; This function uses a non-reentrant model
   345 ;;
   346                           
   347                           	psect	intcode
   348  000008                     __pintcode:
   349                           	callstack 0
   350  000008                     _isr:
   351                           	callstack 29
   352                           
   353                           ;incstack = 0
   354  000008  820C               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   355  00000A  ED26  F000         	call	int_func,f	;refresh shadow registers
   356                           
   357                           	psect	intcode_body
   358  00004C                     __pintcode_body:
   359                           	callstack 29
   360  00004C                     int_func:
   361                           	callstack 29
   362  00004C  0006               	pop		; remove dummy address from shadow register refresh
   363  00004E                     
   364                           ;main.c: 86:     if(PIR1bits.SSPIF && PIE1bits.SSPIE) {
   365  00004E  A69E               	btfss	158,3,c	;volatile
   366  000050  EF2C  F000         	goto	i2u55_41
   367  000054  EF2E  F000         	goto	i2u55_40
   368  000058                     i2u55_41:
   369  000058  EF38  F000         	goto	i2l20
   370  00005C                     i2u55_40:
   371  00005C  A69D               	btfss	157,3,c	;volatile
   372  00005E  EF33  F000         	goto	i2u56_41
   373  000062  EF35  F000         	goto	i2u56_40
   374  000066                     i2u56_41:
   375  000066  EF38  F000         	goto	i2l20
   376  00006A                     i2u56_40:
   377  00006A                     
   378                           ;main.c: 88:         transfer_complete_flag = 0x01;
   379  00006A  0E01               	movlw	1
   380  00006C  6E07               	movwf	_transfer_complete_flag^0,c
   381  00006E                     
   382                           ;main.c: 90:         PIR1bits.SSPIF = 0;
   383  00006E  969E               	bcf	158,3,c	;volatile
   384  000070                     i2l20:
   385  000070  920C               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   386  000072  0011               	retfie		f
   387  000074                     __end_of_isr:
   388                           	callstack 0
   389  0000                     
   390                           	psect	rparam
   391  0000                     
   392                           	psect	temp
   393  00000C                     btemp:
   394                           	callstack 0
   395  00000C                     	ds	1
   396  0000                     int$flags	set	btemp
   397  0000                     wtemp8	set	btemp+1
   398  0000                     ttemp5	set	btemp+1
   399  0000                     ttemp6	set	btemp+4
   400  0000                     ttemp7	set	btemp+8
   401                           
   402                           	psect	idloc
   403                           
   404                           ;Config register IDLOC0 @ 0x200000
   405                           ;	unspecified, using default values
   406  200000                     	org	2097152
   407  200000  FF                 	db	255
   408                           
   409                           ;Config register IDLOC1 @ 0x200001
   410                           ;	unspecified, using default values
   411  200001                     	org	2097153
   412  200001  FF                 	db	255
   413                           
   414                           ;Config register IDLOC2 @ 0x200002
   415                           ;	unspecified, using default values
   416  200002                     	org	2097154
   417  200002  FF                 	db	255
   418                           
   419                           ;Config register IDLOC3 @ 0x200003
   420                           ;	unspecified, using default values
   421  200003                     	org	2097155
   422  200003  FF                 	db	255
   423                           
   424                           ;Config register IDLOC4 @ 0x200004
   425                           ;	unspecified, using default values
   426  200004                     	org	2097156
   427  200004  FF                 	db	255
   428                           
   429                           ;Config register IDLOC5 @ 0x200005
   430                           ;	unspecified, using default values
   431  200005                     	org	2097157
   432  200005  FF                 	db	255
   433                           
   434                           ;Config register IDLOC6 @ 0x200006
   435                           ;	unspecified, using default values
   436  200006                     	org	2097158
   437  200006  FF                 	db	255
   438                           
   439                           ;Config register IDLOC7 @ 0x200007
   440                           ;	unspecified, using default values
   441  200007                     	org	2097159
   442  200007  FF                 	db	255
   443                           
   444                           	psect	config
   445                           
   446                           ; Padding undefined space
   447  300000                     	org	3145728
   448  300000  FF                 	db	255
   449                           
   450                           ;Config register CONFIG1H @ 0x300001
   451                           ;	Oscillator Selection bits
   452                           ;	OSC = HSPLL, HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
   453                           ;	Fail-Safe Clock Monitor Enable bit
   454                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   455                           ;	Internal/External Oscillator Switchover bit
   456                           ;	IESO = OFF, Oscillator Switchover mode disabled
   457  300001                     	org	3145729
   458  300001  06                 	db	6
   459                           
   460                           ;Config register CONFIG2L @ 0x300002
   461                           ;	Power-up Timer Enable bit
   462                           ;	PWRT = OFF, PWRT disabled
   463                           ;	Brown-out Reset Enable bits
   464                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   465                           ;	Brown Out Reset Voltage bits
   466                           ;	BORV = 3, Minimum setting
   467  300002                     	org	3145730
   468  300002  1F                 	db	31
   469                           
   470                           ;Config register CONFIG2H @ 0x300003
   471                           ;	Watchdog Timer Enable bit
   472                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   473                           ;	Watchdog Timer Postscale Select bits
   474                           ;	WDTPS = 32768, 1:32768
   475  300003                     	org	3145731
   476  300003  1E                 	db	30
   477                           
   478                           ; Padding undefined space
   479  300004                     	org	3145732
   480  300004  FF                 	db	255
   481                           
   482                           ;Config register CONFIG3H @ 0x300005
   483                           ;	CCP2 MUX bit
   484                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   485                           ;	PORTB A/D Enable bit
   486                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   487                           ;	Low-Power Timer1 Oscillator Enable bit
   488                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   489                           ;	MCLR Pin Enable bit
   490                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   491  300005                     	org	3145733
   492  300005  80                 	db	128
   493                           
   494                           ;Config register CONFIG4L @ 0x300006
   495                           ;	Stack Full/Underflow Reset Enable bit
   496                           ;	STVREN = ON, Stack full/underflow will cause Reset
   497                           ;	Single-Supply ICSP Enable bit
   498                           ;	LVP = OFF, Single-Supply ICSP disabled
   499                           ;	Extended Instruction Set Enable bit
   500                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   501                           ;	Background Debugger Enable bit
   502                           ;	DEBUG = 0x1, unprogrammed default
   503  300006                     	org	3145734
   504  300006  81                 	db	129
   505                           
   506                           ; Padding undefined space
   507  300007                     	org	3145735
   508  300007  FF                 	db	255
   509                           
   510                           ;Config register CONFIG5L @ 0x300008
   511                           ;	Code Protection bit
   512                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   513                           ;	Code Protection bit
   514                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   515                           ;	Code Protection bit
   516                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   517                           ;	Code Protection bit
   518                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   519  300008                     	org	3145736
   520  300008  0F                 	db	15
   521                           
   522                           ;Config register CONFIG5H @ 0x300009
   523                           ;	Boot Block Code Protection bit
   524                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   525                           ;	Data EEPROM Code Protection bit
   526                           ;	CPD = OFF, Data EEPROM not code-protected
   527  300009                     	org	3145737
   528  300009  C0                 	db	192
   529                           
   530                           ;Config register CONFIG6L @ 0x30000A
   531                           ;	Write Protection bit
   532                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   533                           ;	Write Protection bit
   534                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   535                           ;	Write Protection bit
   536                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   537                           ;	Write Protection bit
   538                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   539  30000A                     	org	3145738
   540  30000A  0F                 	db	15
   541                           
   542                           ;Config register CONFIG6H @ 0x30000B
   543                           ;	Configuration Register Write Protection bit
   544                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   545                           ;	Boot Block Write Protection bit
   546                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   547                           ;	Data EEPROM Write Protection bit
   548                           ;	WRTD = OFF, Data EEPROM not write-protected
   549  30000B                     	org	3145739
   550  30000B  E0                 	db	224
   551                           
   552                           ;Config register CONFIG7L @ 0x30000C
   553                           ;	Table Read Protection bit
   554                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   555                           ;	Table Read Protection bit
   556                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   557                           ;	Table Read Protection bit
   558                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   559                           ;	Table Read Protection bit
   560                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   561  30000C                     	org	3145740
   562  30000C  0F                 	db	15
   563                           
   564                           ;Config register CONFIG7H @ 0x30000D
   565                           ;	Boot Block Table Read Protection bit
   566                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   567  30000D                     	org	3145741
   568  30000D  40                 	db	64
   569                           tosu	equ	0xFFF
   570                           tosh	equ	0xFFE
   571                           tosl	equ	0xFFD
   572                           stkptr	equ	0xFFC
   573                           pclatu	equ	0xFFB
   574                           pclath	equ	0xFFA
   575                           pcl	equ	0xFF9
   576                           tblptru	equ	0xFF8
   577                           tblptrh	equ	0xFF7
   578                           tblptrl	equ	0xFF6
   579                           tablat	equ	0xFF5
   580                           prodh	equ	0xFF4
   581                           prodl	equ	0xFF3
   582                           indf0	equ	0xFEF
   583                           postinc0	equ	0xFEE
   584                           postdec0	equ	0xFED
   585                           preinc0	equ	0xFEC
   586                           plusw0	equ	0xFEB
   587                           fsr0h	equ	0xFEA
   588                           fsr0l	equ	0xFE9
   589                           wreg	equ	0xFE8
   590                           indf1	equ	0xFE7
   591                           postinc1	equ	0xFE6
   592                           postdec1	equ	0xFE5
   593                           preinc1	equ	0xFE4
   594                           plusw1	equ	0xFE3
   595                           fsr1h	equ	0xFE2
   596                           fsr1l	equ	0xFE1
   597                           bsr	equ	0xFE0
   598                           indf2	equ	0xFDF
   599                           postinc2	equ	0xFDE
   600                           postdec2	equ	0xFDD
   601                           preinc2	equ	0xFDC
   602                           plusw2	equ	0xFDB
   603                           fsr2h	equ	0xFDA
   604                           fsr2l	equ	0xFD9
   605                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        4
    BSS         7
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      0      11
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _isr in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _isr in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _isr in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _isr in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _isr in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _isr in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _isr in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _isr in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _isr in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _isr in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _isr in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _isr in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _isr in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
            _SPI_Init_Master_Default
 ---------------------------------------------------------------------------------
 (1) _SPI_Init_Master_Default                              0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SPI_Init_Master_Default

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      37        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7E      0       0       0        0.0%
COMRAM              7E      0       B       1        8.7%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       B      34        0.0%
DATA                 0      0       B       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Thu Oct 28 21:50:10 2021

                              l25 00AC                                l26 00AC  
          _transfer_complete_flag 0007                               l205 0096  
                             l960 007E                               l970 008A  
                             l962 0080                               l980 0094  
                             l972 008C                               l964 0084  
                             l956 0074                               l974 008E  
                             l966 0086                               l958 0076  
                             l976 0090                               l968 0088  
                             l978 0092                               _isr 0008  
                             wreg 000FE8                _current_entry_mode 0009  
                            l1130 00A4                              l1122 0098  
                            l1124 009C                              l1126 00A0  
                            l1128 00A2                              ?_isr 0000  
                            i2l20 0070                              _main 0098  
                            fsr1l 000FE1                              btemp 000C  
                            start 000E                      ___param_bank 000000  
__size_of_SPI_Init_Master_Default 0024                             ??_isr 0000  
                           ?_main 0000                             _PORTD 000F83  
                           _PORTE 000F84                             _TRISA 000F92  
                           _TRISC 000F94                             _TRISD 000F95  
                           tablat 000FF5                             ttemp5 000D  
                           ttemp6 0010                             ttemp7 0014  
                           wtemp8 000D                   __initialization 0012  
                    __end_of_main 00B4                            ??_main 0000  
                   __activetblptr 000002                            i2l1670 006A  
                          i2l1672 006E                            i2l1666 004E  
                          i2l1668 005C                            _SSPBUF 000FC9  
                          clear_0 0038                      __pdataCOMRAM 0008  
                          tblptrh 000FF7                            tblptrl 000FF6  
                          tblptru 000FF8                        __accesstop 0080  
         __end_of__initialization 003E                     ___rparam_used 000001  
         _SPI_Init_Master_Default 0074                    __pcstackCOMRAM 0000  
                   _init_complete 0006                           i2u55_40 005C  
                         i2u55_41 0058                           i2u56_40 006A  
                         i2u56_41 0066                           _SSPCON1 000FC6  
                         _SSPSTAT 000FC7         ??_SPI_Init_Master_Default 0000  
                         __Hparam 0000                           __Lparam 0000  
                         __pcinit 0012                           __ramtop 1000  
                         __ptext0 0098                           __ptext1 0074  
                    __size_of_isr 006C                    __pintcode_body 004C  
            end_of_initialization 003E                     __Lmediumconst 0000  
                         int_func 004C                        _shift_mode 0005  
                         postdec1 000FE5                           postinc0 000FEE  
                      _slave_mode 0002                         _PORTDbits 000F83  
                 _address_counter 0004                         _TRISDbits 000F95  
                       _TRISEbits 000F96                  _current_func_set 0008  
                   __pidataCOMRAM 00B4               start_initialization 0012  
                     __end_of_isr 0074                       __pbssCOMRAM 0001  
                       __pintcode 0008                         _disp_16x2 000A  
                    _receive_byte 0003                          _LATCbits 000F8B  
                        _LATDbits 000F8C                          _PIE1bits 000F9D  
                        _PIR1bits 000F9E                        _ADCON1bits 000FC1  
                       copy_data0 0026          ?_SPI_Init_Master_Default 0000  
                        __Hrparam 0000                          __Lrparam 0000  
                   __size_of_main 001C                          int$flags 000C  
                      _INTCONbits 000FF2   __end_of_SPI_Init_Master_Default 0098  
                        intlevel2 0000                   _manual_transfer 0001  
                     _SSPCON1bits 000FC6                 _current_disp_ctrl 000B  
