
*** Running vivado
    with args -log RV32iPCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32iPCPU.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32iPCPU.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 445.645 ; gain = 163.773
Command: synth_design -top RV32iPCPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2640
INFO: [Synth 8-11241] undeclared symbol 'MEM_WB_written_reg', assumed default net type 'wire' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v:287]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 885.492 ; gain = 414.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32iPCPU' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Stall' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_Stall' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Control_Stall.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG32' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG32.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_32' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b32' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b32' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Mux4to1b32.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_IF_ID' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_IF_ID' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Get_rw_regs' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Get_rw_regs' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Get_rw_regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controler' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:160]
INFO: [Synth 8-6155] done synthesizing module 'Controler' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExt' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/SignExt.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/SignExt.v:30]
INFO: [Synth 8-6155] done synthesizing module 'SignExt' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/SignExt.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1b32' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Mux2to1b32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1b32' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Mux2to1b32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Stall' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Stall' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Data_Stall.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_Zero_Generator' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_Zero_Generator' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/ID_Zero_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_ID_EXE' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_ID_EXE' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_ID_EXE.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_Unit' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Forwarding_Unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_Unit' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Forwarding_Unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_EXE_MEM' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_EXE_MEM' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_EXE_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_MEM_WB' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_MEM_WB' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/REG_MEM_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUI_or_AUIPC' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v:30]
INFO: [Synth 8-6155] done synthesizing module 'LUI_or_AUIPC' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/LUI_or_AUIPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RV32iPCPU' (0#1) [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v:23]
WARNING: [Synth 8-3848] Net MEM_WB_written_reg in module/entity RV32iPCPU does not have driver. [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/RV32iPCPU.v:287]
WARNING: [Synth 8-7129] Port inst_in[11] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[10] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[9] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[8] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[7] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_RegWrite in module Forwarding_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_RegWrite in module Forwarding_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[19] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[18] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[17] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[16] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[15] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[31] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[30] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[29] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[28] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[27] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[26] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[25] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[14] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[13] in module Get_rw_regs is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[12] in module Get_rw_regs is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 982.676 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 982.676 ; gain = 512.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 982.676 ; gain = 512.164
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Control_reg' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Controler.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'ForwardB_D_reg' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Forwarding_Unit.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'ForwardB_reg' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/Forwarding_Unit.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.srcs/sources_1/new/ALU.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 982.676 ; gain = 512.164
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port inst_in[11] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[10] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[9] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[8] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[7] in module LUI_or_AUIPC is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_RegWrite in module Forwarding_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_RegWrite in module Forwarding_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_ID_written_reg[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg1[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port ID_EXE_read_reg2[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg1[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXE_MEM_read_reg2[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[4] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[3] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[2] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[1] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_WB_written_reg[0] in module Data_Stall is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[19] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[18] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[17] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[16] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_in[15] in module SignExt is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1235.121 ; gain = 764.609
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1235.121 ; gain = 764.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1246.809 ; gain = 776.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    96|
|3     |LUT1   |     4|
|4     |LUT2   |   412|
|5     |LUT3   |    56|
|6     |LUT4   |   361|
|7     |LUT5   |   185|
|8     |LUT6   |  1053|
|9     |MUXF7  |   256|
|10    |FDCE   |  1434|
|11    |FDPE   |     9|
|12    |FDRE   |   100|
|13    |FDSE   |     3|
|14    |LD     |     9|
|15    |IBUF   |    66|
|16    |OBUF   |    97|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  4142|
|2     |  ADD_Branch        |add_32            |    20|
|3     |  ADD_JAL           |add_32_0          |    39|
|4     |  ADD_JALR          |add_32_1          |    40|
|5     |  Ctrl_Unit         |Controler         |    42|
|6     |  MUX3              |Mux4to1b32        |    63|
|7     |  MUX5              |Mux4to1b32_2      |     2|
|8     |  U2                |Regs              |  1856|
|9     |  _alu_source_B_    |Mux4to1b32_3      |    12|
|10    |  _data_out_fwd_    |Mux4to1b32_4      |    32|
|11    |  _exe_mem_         |REG_EXE_MEM       |   143|
|12    |  _forwarding_unit_ |Forwarding_Unit   |    36|
|13    |  _id_exe_          |REG_ID_EXE        |   270|
|14    |  _id_zero_         |ID_Zero_Generator |     6|
|15    |  _if_id_           |REG_IF_ID         |   395|
|16    |  _mem_wb_          |REG_MEM_WB        |   853|
|17    |  _pc_              |REG32             |    73|
|18    |  _rA_fwd_          |Mux4to1b32_5      |    32|
|19    |  _rB_fwd_          |Mux4to1b32_6      |    32|
|20    |  _rB_fwd_D_        |Mux4to1b32_7      |    32|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1261.629 ; gain = 791.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1273.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1308.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

Synth Design complete | Checksum: d66d5641
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1308.406 ; gain = 862.762
INFO: [Common 17-1381] The checkpoint 'C:/Users/fdingad/Desktop/HKUST_ELEC5140_RISC-V_CPU/RV32i/RV32i.runs/synth_1/RV32iPCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32iPCPU_utilization_synth.rpt -pb RV32iPCPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 07:17:30 2025...
