#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe87a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe87be0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe7a2d0 .functor NOT 1, L_0xed6410, C4<0>, C4<0>, C4<0>;
L_0xed61f0 .functor XOR 2, L_0xed6090, L_0xed6150, C4<00>, C4<00>;
L_0xed6300 .functor XOR 2, L_0xed61f0, L_0xed6260, C4<00>, C4<00>;
v0xed1a60_0 .net *"_ivl_10", 1 0, L_0xed6260;  1 drivers
v0xed1b60_0 .net *"_ivl_12", 1 0, L_0xed6300;  1 drivers
v0xed1c40_0 .net *"_ivl_2", 1 0, L_0xed4dd0;  1 drivers
v0xed1d00_0 .net *"_ivl_4", 1 0, L_0xed6090;  1 drivers
v0xed1de0_0 .net *"_ivl_6", 1 0, L_0xed6150;  1 drivers
v0xed1f10_0 .net *"_ivl_8", 1 0, L_0xed61f0;  1 drivers
v0xed1ff0_0 .net "a", 0 0, v0xece9d0_0;  1 drivers
v0xed2090_0 .net "b", 0 0, v0xecea70_0;  1 drivers
v0xed2130_0 .net "c", 0 0, v0xeceb10_0;  1 drivers
v0xed21d0_0 .var "clk", 0 0;
v0xed2270_0 .net "d", 0 0, v0xecec50_0;  1 drivers
v0xed2310_0 .net "out_pos_dut", 0 0, L_0xed5f10;  1 drivers
v0xed23b0_0 .net "out_pos_ref", 0 0, L_0xed38e0;  1 drivers
v0xed2450_0 .net "out_sop_dut", 0 0, L_0xed4970;  1 drivers
v0xed24f0_0 .net "out_sop_ref", 0 0, L_0xea9180;  1 drivers
v0xed2590_0 .var/2u "stats1", 223 0;
v0xed2630_0 .var/2u "strobe", 0 0;
v0xed26d0_0 .net "tb_match", 0 0, L_0xed6410;  1 drivers
v0xed27a0_0 .net "tb_mismatch", 0 0, L_0xe7a2d0;  1 drivers
v0xed2840_0 .net "wavedrom_enable", 0 0, v0xecef20_0;  1 drivers
v0xed2910_0 .net "wavedrom_title", 511 0, v0xecefc0_0;  1 drivers
L_0xed4dd0 .concat [ 1 1 0 0], L_0xed38e0, L_0xea9180;
L_0xed6090 .concat [ 1 1 0 0], L_0xed38e0, L_0xea9180;
L_0xed6150 .concat [ 1 1 0 0], L_0xed5f10, L_0xed4970;
L_0xed6260 .concat [ 1 1 0 0], L_0xed38e0, L_0xea9180;
L_0xed6410 .cmp/eeq 2, L_0xed4dd0, L_0xed6300;
S_0xe87d70 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe87be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7a6b0 .functor AND 1, v0xeceb10_0, v0xecec50_0, C4<1>, C4<1>;
L_0xe7aa90 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xe7ae70 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xe7b0f0 .functor AND 1, L_0xe7aa90, L_0xe7ae70, C4<1>, C4<1>;
L_0xe925e0 .functor AND 1, L_0xe7b0f0, v0xeceb10_0, C4<1>, C4<1>;
L_0xea9180 .functor OR 1, L_0xe7a6b0, L_0xe925e0, C4<0>, C4<0>;
L_0xed2d60 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xed2dd0 .functor OR 1, L_0xed2d60, v0xecec50_0, C4<0>, C4<0>;
L_0xed2ee0 .functor AND 1, v0xeceb10_0, L_0xed2dd0, C4<1>, C4<1>;
L_0xed2fa0 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed3070 .functor OR 1, L_0xed2fa0, v0xecea70_0, C4<0>, C4<0>;
L_0xed30e0 .functor AND 1, L_0xed2ee0, L_0xed3070, C4<1>, C4<1>;
L_0xed3260 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xed32d0 .functor OR 1, L_0xed3260, v0xecec50_0, C4<0>, C4<0>;
L_0xed31f0 .functor AND 1, v0xeceb10_0, L_0xed32d0, C4<1>, C4<1>;
L_0xed3460 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed3560 .functor OR 1, L_0xed3460, v0xecec50_0, C4<0>, C4<0>;
L_0xed3620 .functor AND 1, L_0xed31f0, L_0xed3560, C4<1>, C4<1>;
L_0xed37d0 .functor XNOR 1, L_0xed30e0, L_0xed3620, C4<0>, C4<0>;
v0xe79c00_0 .net *"_ivl_0", 0 0, L_0xe7a6b0;  1 drivers
v0xe7a000_0 .net *"_ivl_12", 0 0, L_0xed2d60;  1 drivers
v0xe7a3e0_0 .net *"_ivl_14", 0 0, L_0xed2dd0;  1 drivers
v0xe7a7c0_0 .net *"_ivl_16", 0 0, L_0xed2ee0;  1 drivers
v0xe7aba0_0 .net *"_ivl_18", 0 0, L_0xed2fa0;  1 drivers
v0xe7af80_0 .net *"_ivl_2", 0 0, L_0xe7aa90;  1 drivers
v0xe7b200_0 .net *"_ivl_20", 0 0, L_0xed3070;  1 drivers
v0xeccf40_0 .net *"_ivl_24", 0 0, L_0xed3260;  1 drivers
v0xecd020_0 .net *"_ivl_26", 0 0, L_0xed32d0;  1 drivers
v0xecd100_0 .net *"_ivl_28", 0 0, L_0xed31f0;  1 drivers
v0xecd1e0_0 .net *"_ivl_30", 0 0, L_0xed3460;  1 drivers
v0xecd2c0_0 .net *"_ivl_32", 0 0, L_0xed3560;  1 drivers
v0xecd3a0_0 .net *"_ivl_36", 0 0, L_0xed37d0;  1 drivers
L_0x7f2f8a600018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xecd460_0 .net *"_ivl_38", 0 0, L_0x7f2f8a600018;  1 drivers
v0xecd540_0 .net *"_ivl_4", 0 0, L_0xe7ae70;  1 drivers
v0xecd620_0 .net *"_ivl_6", 0 0, L_0xe7b0f0;  1 drivers
v0xecd700_0 .net *"_ivl_8", 0 0, L_0xe925e0;  1 drivers
v0xecd7e0_0 .net "a", 0 0, v0xece9d0_0;  alias, 1 drivers
v0xecd8a0_0 .net "b", 0 0, v0xecea70_0;  alias, 1 drivers
v0xecd960_0 .net "c", 0 0, v0xeceb10_0;  alias, 1 drivers
v0xecda20_0 .net "d", 0 0, v0xecec50_0;  alias, 1 drivers
v0xecdae0_0 .net "out_pos", 0 0, L_0xed38e0;  alias, 1 drivers
v0xecdba0_0 .net "out_sop", 0 0, L_0xea9180;  alias, 1 drivers
v0xecdc60_0 .net "pos0", 0 0, L_0xed30e0;  1 drivers
v0xecdd20_0 .net "pos1", 0 0, L_0xed3620;  1 drivers
L_0xed38e0 .functor MUXZ 1, L_0x7f2f8a600018, L_0xed30e0, L_0xed37d0, C4<>;
S_0xecdea0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe87be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xece9d0_0 .var "a", 0 0;
v0xecea70_0 .var "b", 0 0;
v0xeceb10_0 .var "c", 0 0;
v0xecebb0_0 .net "clk", 0 0, v0xed21d0_0;  1 drivers
v0xecec50_0 .var "d", 0 0;
v0xeced40_0 .var/2u "fail", 0 0;
v0xecede0_0 .var/2u "fail1", 0 0;
v0xecee80_0 .net "tb_match", 0 0, L_0xed6410;  alias, 1 drivers
v0xecef20_0 .var "wavedrom_enable", 0 0;
v0xecefc0_0 .var "wavedrom_title", 511 0;
E_0xe863c0/0 .event negedge, v0xecebb0_0;
E_0xe863c0/1 .event posedge, v0xecebb0_0;
E_0xe863c0 .event/or E_0xe863c0/0, E_0xe863c0/1;
S_0xece1d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xecdea0;
 .timescale -12 -12;
v0xece410_0 .var/2s "i", 31 0;
E_0xe86260 .event posedge, v0xecebb0_0;
S_0xece510 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xecdea0;
 .timescale -12 -12;
v0xece710_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xece7f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xecdea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xecf1a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe87be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xed3a90 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed3b20 .functor AND 1, L_0xed3a90, v0xecea70_0, C4<1>, C4<1>;
L_0xed3d10 .functor NOT 1, v0xeceb10_0, C4<0>, C4<0>, C4<0>;
L_0xed3e90 .functor AND 1, L_0xed3b20, L_0xed3d10, C4<1>, C4<1>;
L_0xed3fd0 .functor AND 1, L_0xed3e90, v0xecec50_0, C4<1>, C4<1>;
L_0xed41a0 .functor AND 1, v0xece9d0_0, v0xecea70_0, C4<1>, C4<1>;
L_0xed4360 .functor AND 1, L_0xed41a0, v0xeceb10_0, C4<1>, C4<1>;
L_0xed4420 .functor AND 1, L_0xed4360, v0xecec50_0, C4<1>, C4<1>;
L_0xed4530 .functor OR 1, L_0xed3fd0, L_0xed4420, C4<0>, C4<0>;
L_0xed4640 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed4710 .functor AND 1, L_0xed4640, v0xecea70_0, C4<1>, C4<1>;
L_0xed4780 .functor AND 1, L_0xed4710, v0xeceb10_0, C4<1>, C4<1>;
L_0xed48b0 .functor AND 1, L_0xed4780, v0xeceb10_0, C4<1>, C4<1>;
L_0xed4970 .functor OR 1, L_0xed4530, L_0xed48b0, C4<0>, C4<0>;
L_0xed4840 .functor OR 1, v0xece9d0_0, v0xecea70_0, C4<0>, C4<0>;
L_0xed4b50 .functor OR 1, L_0xed4840, v0xeceb10_0, C4<0>, C4<0>;
L_0xed4ca0 .functor NOT 1, v0xecea70_0, C4<0>, C4<0>, C4<0>;
L_0xed4d10 .functor OR 1, v0xece9d0_0, L_0xed4ca0, C4<0>, C4<0>;
L_0xed4e70 .functor OR 1, L_0xed4d10, v0xecec50_0, C4<0>, C4<0>;
L_0xed4f30 .functor AND 1, L_0xed4b50, L_0xed4e70, C4<1>, C4<1>;
L_0xed50f0 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed5160 .functor OR 1, L_0xed50f0, v0xecea70_0, C4<0>, C4<0>;
L_0xed52e0 .functor OR 1, L_0xed5160, v0xeceb10_0, C4<0>, C4<0>;
L_0xed53a0 .functor AND 1, L_0xed4f30, L_0xed52e0, C4<1>, C4<1>;
L_0xed5580 .functor NOT 1, v0xece9d0_0, C4<0>, C4<0>, C4<0>;
L_0xed55f0 .functor OR 1, L_0xed5580, v0xecea70_0, C4<0>, C4<0>;
L_0xed5790 .functor NOT 1, v0xecec50_0, C4<0>, C4<0>, C4<0>;
L_0xed5800 .functor OR 1, L_0xed55f0, L_0xed5790, C4<0>, C4<0>;
L_0xed5a00 .functor AND 1, L_0xed53a0, L_0xed5800, C4<1>, C4<1>;
L_0xed5b10 .functor OR 1, v0xece9d0_0, v0xecea70_0, C4<0>, C4<0>;
L_0xed5c80 .functor NOT 1, v0xecec50_0, C4<0>, C4<0>, C4<0>;
L_0xed5cf0 .functor OR 1, L_0xed5b10, L_0xed5c80, C4<0>, C4<0>;
L_0xed5f10 .functor AND 1, L_0xed5a00, L_0xed5cf0, C4<1>, C4<1>;
v0xecf360_0 .net *"_ivl_0", 0 0, L_0xed3a90;  1 drivers
v0xecf440_0 .net *"_ivl_10", 0 0, L_0xed41a0;  1 drivers
v0xecf520_0 .net *"_ivl_12", 0 0, L_0xed4360;  1 drivers
v0xecf610_0 .net *"_ivl_14", 0 0, L_0xed4420;  1 drivers
v0xecf6f0_0 .net *"_ivl_16", 0 0, L_0xed4530;  1 drivers
v0xecf820_0 .net *"_ivl_18", 0 0, L_0xed4640;  1 drivers
v0xecf900_0 .net *"_ivl_2", 0 0, L_0xed3b20;  1 drivers
v0xecf9e0_0 .net *"_ivl_20", 0 0, L_0xed4710;  1 drivers
v0xecfac0_0 .net *"_ivl_22", 0 0, L_0xed4780;  1 drivers
v0xecfc30_0 .net *"_ivl_24", 0 0, L_0xed48b0;  1 drivers
v0xecfd10_0 .net *"_ivl_28", 0 0, L_0xed4840;  1 drivers
v0xecfdf0_0 .net *"_ivl_30", 0 0, L_0xed4b50;  1 drivers
v0xecfed0_0 .net *"_ivl_32", 0 0, L_0xed4ca0;  1 drivers
v0xecffb0_0 .net *"_ivl_34", 0 0, L_0xed4d10;  1 drivers
v0xed0090_0 .net *"_ivl_36", 0 0, L_0xed4e70;  1 drivers
v0xed0170_0 .net *"_ivl_38", 0 0, L_0xed4f30;  1 drivers
v0xed0250_0 .net *"_ivl_4", 0 0, L_0xed3d10;  1 drivers
v0xed0440_0 .net *"_ivl_40", 0 0, L_0xed50f0;  1 drivers
v0xed0520_0 .net *"_ivl_42", 0 0, L_0xed5160;  1 drivers
v0xed0600_0 .net *"_ivl_44", 0 0, L_0xed52e0;  1 drivers
v0xed06e0_0 .net *"_ivl_46", 0 0, L_0xed53a0;  1 drivers
v0xed07c0_0 .net *"_ivl_48", 0 0, L_0xed5580;  1 drivers
v0xed08a0_0 .net *"_ivl_50", 0 0, L_0xed55f0;  1 drivers
v0xed0980_0 .net *"_ivl_52", 0 0, L_0xed5790;  1 drivers
v0xed0a60_0 .net *"_ivl_54", 0 0, L_0xed5800;  1 drivers
v0xed0b40_0 .net *"_ivl_56", 0 0, L_0xed5a00;  1 drivers
v0xed0c20_0 .net *"_ivl_58", 0 0, L_0xed5b10;  1 drivers
v0xed0d00_0 .net *"_ivl_6", 0 0, L_0xed3e90;  1 drivers
v0xed0de0_0 .net *"_ivl_60", 0 0, L_0xed5c80;  1 drivers
v0xed0ec0_0 .net *"_ivl_62", 0 0, L_0xed5cf0;  1 drivers
v0xed0fa0_0 .net *"_ivl_8", 0 0, L_0xed3fd0;  1 drivers
v0xed1080_0 .net "a", 0 0, v0xece9d0_0;  alias, 1 drivers
v0xed1120_0 .net "b", 0 0, v0xecea70_0;  alias, 1 drivers
v0xed1420_0 .net "c", 0 0, v0xeceb10_0;  alias, 1 drivers
v0xed1510_0 .net "d", 0 0, v0xecec50_0;  alias, 1 drivers
v0xed1600_0 .net "out_pos", 0 0, L_0xed5f10;  alias, 1 drivers
v0xed16c0_0 .net "out_sop", 0 0, L_0xed4970;  alias, 1 drivers
S_0xed1840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe87be0;
 .timescale -12 -12;
E_0xe6f9f0 .event anyedge, v0xed2630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed2630_0;
    %nor/r;
    %assign/vec4 v0xed2630_0, 0;
    %wait E_0xe6f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xecdea0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeced40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecede0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xecdea0;
T_4 ;
    %wait E_0xe863c0;
    %load/vec4 v0xecee80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeced40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xecdea0;
T_5 ;
    %wait E_0xe86260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %wait E_0xe86260;
    %load/vec4 v0xeced40_0;
    %store/vec4 v0xecede0_0, 0, 1;
    %fork t_1, S_0xece1d0;
    %jmp t_0;
    .scope S_0xece1d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xece410_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xece410_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe86260;
    %load/vec4 v0xece410_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xece410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xece410_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xecdea0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe863c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xecec50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeceb10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xecea70_0, 0;
    %assign/vec4 v0xece9d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xeced40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xecede0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe87be0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed21d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed2630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe87be0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xed21d0_0;
    %inv;
    %store/vec4 v0xed21d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe87be0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xecebb0_0, v0xed27a0_0, v0xed1ff0_0, v0xed2090_0, v0xed2130_0, v0xed2270_0, v0xed24f0_0, v0xed2450_0, v0xed23b0_0, v0xed2310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe87be0;
T_9 ;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed2590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe87be0;
T_10 ;
    %wait E_0xe863c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed2590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
    %load/vec4 v0xed26d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed2590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xed24f0_0;
    %load/vec4 v0xed24f0_0;
    %load/vec4 v0xed2450_0;
    %xor;
    %load/vec4 v0xed24f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xed23b0_0;
    %load/vec4 v0xed23b0_0;
    %load/vec4 v0xed2310_0;
    %xor;
    %load/vec4 v0xed23b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xed2590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed2590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
