/home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/BufferReg/EX_DMEM_BufferReg.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MIPS_types
-- Compiling entity EX_DMEM_BufferReg
-- Compiling architecture structural of EX_DMEM_BufferReg

} {} {}} /home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/BufferReg/DMEM_WB_BufferReg.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MIPS_types
-- Compiling entity DMEM_WB_Buffer_Reg
-- Compiling architecture structural of DMEM_WB_Buffer_Reg

} {} {}} /home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/RegFile/dffg.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none /home/jmhafele/Documents/Spring_2023/cpre381/Project2SW/proj/src/RegFile/dffg.vhd
QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dffg
-- Compiling architecture mixed of dffg

} {} {}}
