vendor_name = ModelSim
source_file = 1, C:/the_final_experiment/Code/IO/Sound.v
source_file = 1, C:/the_final_experiment/DE10_Standard.sdc
source_file = 1, C:/the_final_experiment/DE10_Standard.v
source_file = 1, C:/the_final_experiment/Code/ldw_ALU.v
source_file = 1, C:/the_final_experiment/Code/ldw_RegFile.v
source_file = 1, C:/the_final_experiment/Code/CPU/IF/ldw_PC.v
source_file = 1, C:/the_final_experiment/Code/General/dffe32.v
source_file = 1, C:/the_final_experiment/Code/CPU/IF/ldw_IF.v
source_file = 1, C:/the_final_experiment/Code/CPU/ID/ldw_IR.v
source_file = 1, C:/the_final_experiment/Code/CPU/ID/ldw_ID.v
source_file = 1, C:/the_final_experiment/Code/CPU/ID/ldw_CU.v
source_file = 1, C:/the_final_experiment/Code/CPU/EXE/ldw_DEReg.v
source_file = 1, C:/the_final_experiment/Code/CPU/EXE/ldw_EXE.v
source_file = 1, C:/the_final_experiment/Code/CPU/MEM/ldw_EMReg.v
source_file = 1, C:/the_final_experiment/Code/CPU/IF/ldw_IMem.v
source_file = 1, C:/the_final_experiment/Code/CPU/WB/ldw_MWReg.v
source_file = 1, C:/the_final_experiment/Code/CPU/ldw_CPU.v
source_file = 1, C:/the_final_experiment/Code/CPU/MEM/ldw_MEM.v
source_file = 1, C:/the_final_experiment/Code/CPU/WB/ldw_WB.v
source_file = 1, C:/the_final_experiment/Code/General/IMem.qip
source_file = 1, C:/the_final_experiment/Code/General/IMem.v
source_file = 1, C:/the_final_experiment/Code/IO/IO_System.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/vga_ctrl.v
source_file = 1, C:/the_final_experiment/Code/General/clkgen.v
source_file = 1, C:/the_final_experiment/Code/IO/Keyboard/Keyboard.v
source_file = 1, C:/the_final_experiment/Code/IO/Keyboard/ps2_keyboard.v
source_file = 1, C:/the_final_experiment/Code/General/digital_tube.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Font.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Font.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Line.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Line.v
source_file = 1, C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.qip
source_file = 1, C:/the_final_experiment/Code/IO/Keyboard/keyboard_table.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Screen.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Line_statue.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Line_statue.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Screen_table.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Screen_table.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA.v
source_file = 1, C:/the_final_experiment/Code/IO/Keyboard.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Background1.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Background1.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Background2.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Background2.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon1.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon1.v
source_file = 1, C:/the_final_experiment/Mem.mif
source_file = 1, C:/the_final_experiment/Code/General/Mem.qip
source_file = 1, C:/the_final_experiment/Code/General/Mem.v
source_file = 1, C:/the_final_experiment/device_state_mem.mif
source_file = 1, C:/the_final_experiment/Code/General/device_state_Mem.qip
source_file = 1, C:/the_final_experiment/Code/General/device_state_Mem.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon1_.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon1_.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon2.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon2.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon2_.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon2_.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon0.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon0.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon0_.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon0_.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon3.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon3.v
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon3_.qip
source_file = 1, C:/the_final_experiment/Code/IO/VGA/Icon3_.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/Sin_Generator.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/I2S_Audio.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/I2C_Controller.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/I2C_Audio_Config.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/audio_clk.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/audio_clk_0002.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/piano.qip
source_file = 1, C:/the_final_experiment/Code/IO/Sound/piano.v
source_file = 1, C:/the_final_experiment/Code/IO/Sound/get_freq.v
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/the_final_experiment/db/altsyncram_sdg1.tdf
source_file = 1, C:/the_final_experiment/get_line.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_12g1.tdf
source_file = 1, C:/the_final_experiment/font.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_opg1.tdf
source_file = 1, C:/the_final_experiment/background1.mif
source_file = 1, C:/the_final_experiment/db/decode_g2a.tdf
source_file = 1, C:/the_final_experiment/db/mux_iib.tdf
source_file = 1, C:/the_final_experiment/db/altsyncram_ppg1.tdf
source_file = 1, C:/the_final_experiment/background2.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_a4g1.tdf
source_file = 1, C:/the_final_experiment/icon0.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_97g1.tdf
source_file = 1, C:/the_final_experiment/icon0_.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_b4g1.tdf
source_file = 1, C:/the_final_experiment/icon1.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_a7g1.tdf
source_file = 1, C:/the_final_experiment/icon1_.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_c4g1.tdf
source_file = 1, C:/the_final_experiment/icon2.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_b7g1.tdf
source_file = 1, C:/the_final_experiment/icon2_.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_d4g1.tdf
source_file = 1, C:/the_final_experiment/icon3.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_c7g1.tdf
source_file = 1, C:/the_final_experiment/icon3_.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_tug1.tdf
source_file = 1, C:/the_final_experiment/keyboard_table.mif
source_file = 1, d:/making_program/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, C:/the_final_experiment/db/altsyncram_dll2.tdf
source_file = 1, C:/the_final_experiment/IMem.mif
source_file = 1, C:/the_final_experiment/db/altsyncram_7rm2.tdf
source_file = 1, C:/the_final_experiment/db/altsyncram_92p2.tdf
source_file = 1, C:/the_final_experiment/db/altsyncram_jta1.tdf
source_file = 1, C:/the_final_experiment/sintable.mif
design_name = DE10_Standard
instance = comp, \LEDR[0]~output , LEDR[0]~output, DE10_Standard, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, DE10_Standard, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, DE10_Standard, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, DE10_Standard, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, DE10_Standard, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, DE10_Standard, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, DE10_Standard, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, DE10_Standard, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, DE10_Standard, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, DE10_Standard, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, DE10_Standard, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, DE10_Standard, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, DE10_Standard, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, DE10_Standard, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, DE10_Standard, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, DE10_Standard, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, DE10_Standard, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, DE10_Standard, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, DE10_Standard, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, DE10_Standard, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, DE10_Standard, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, DE10_Standard, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, DE10_Standard, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, DE10_Standard, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, DE10_Standard, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, DE10_Standard, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, DE10_Standard, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, DE10_Standard, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, DE10_Standard, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, DE10_Standard, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, DE10_Standard, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, DE10_Standard, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, DE10_Standard, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, DE10_Standard, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, DE10_Standard, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, DE10_Standard, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, DE10_Standard, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, DE10_Standard, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, DE10_Standard, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, DE10_Standard, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, DE10_Standard, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, DE10_Standard, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, DE10_Standard, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, DE10_Standard, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, DE10_Standard, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, DE10_Standard, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, DE10_Standard, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, DE10_Standard, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, DE10_Standard, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, DE10_Standard, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, DE10_Standard, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, DE10_Standard, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, DE10_Standard, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, DE10_Standard, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, DE10_Standard, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, DE10_Standard, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, DE10_Standard, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, DE10_Standard, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, DE10_Standard, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, DE10_Standard, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, DE10_Standard, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, DE10_Standard, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, DE10_Standard, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, DE10_Standard, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, DE10_Standard, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, DE10_Standard, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, DE10_Standard, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, DE10_Standard, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, DE10_Standard, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, DE10_Standard, 1
instance = comp, \VGA_HS~output , VGA_HS~output, DE10_Standard, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, DE10_Standard, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, DE10_Standard, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, DE10_Standard, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, DE10_Standard, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, DE10_Standard, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, DE10_Standard, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, DE10_Standard, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, DE10_Standard, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, DE10_Standard, 1
instance = comp, \VGA_VS~output , VGA_VS~output, DE10_Standard, 1
instance = comp, \AUD_DACDAT~output , AUD_DACDAT~output, DE10_Standard, 1
instance = comp, \AUD_XCK~output , AUD_XCK~output, DE10_Standard, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, DE10_Standard, 1
instance = comp, \AUD_ADCLRCK~output , AUD_ADCLRCK~output, DE10_Standard, 1
instance = comp, \AUD_BCLK~output , AUD_BCLK~output, DE10_Standard, 1
instance = comp, \AUD_DACLRCK~output , AUD_DACLRCK~output, DE10_Standard, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, DE10_Standard, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, DE10_Standard, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, DE10_Standard, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, DE10_Standard, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, DE10_Standard, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE10_Standard, 1
instance = comp, \sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE10_Standard, 1
instance = comp, \sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE10_Standard, 1
instance = comp, \sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE10_Standard, 1
instance = comp, \sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , sound_model|u1|audio_clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE10_Standard, 1
instance = comp, \sound_model|u1|audio_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , sound_model|u1|audio_clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~5 , sound_model|myaudio|Add0~5, DE10_Standard, 1
instance = comp, \sound_model|myaudio|LessThan0~1 , sound_model|myaudio|LessThan0~1, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[0] , sound_model|myaudio|bck_counter[0], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~9 , sound_model|myaudio|Add0~9, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[1] , sound_model|myaudio|bck_counter[1], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~1 , sound_model|myaudio|Add0~1, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[2] , sound_model|myaudio|bck_counter[2], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~17 , sound_model|myaudio|Add0~17, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[3] , sound_model|myaudio|bck_counter[3], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~13 , sound_model|myaudio|Add0~13, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[4] , sound_model|myaudio|bck_counter[4], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~21 , sound_model|myaudio|Add0~21, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[5] , sound_model|myaudio|bck_counter[5], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~25 , sound_model|myaudio|Add0~25, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[6] , sound_model|myaudio|bck_counter[6], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add0~29 , sound_model|myaudio|Add0~29, DE10_Standard, 1
instance = comp, \sound_model|myaudio|bck_counter[7] , sound_model|myaudio|bck_counter[7], DE10_Standard, 1
instance = comp, \sound_model|myaudio|LessThan0~0 , sound_model|myaudio|LessThan0~0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|AUD_BCK~0 , sound_model|myaudio|AUD_BCK~0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|AUD_BCK , sound_model|myaudio|AUD_BCK, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~1 , sound_model|myaudio|Add1~1, DE10_Standard, 1
instance = comp, \sound_model|myaudio|LessThan1~0 , sound_model|myaudio|LessThan1~0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~17 , sound_model|myaudio|Add1~17, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~21 , sound_model|myaudio|Add1~21, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[7] , sound_model|myaudio|lr_counter[7], DE10_Standard, 1
instance = comp, \sound_model|myaudio|LessThan1~1 , sound_model|myaudio|LessThan1~1, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[0]~DUPLICATE , sound_model|myaudio|lr_counter[0]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~5 , sound_model|myaudio|Add1~5, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[1]~feeder , sound_model|myaudio|lr_counter[1]~feeder, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[1] , sound_model|myaudio|lr_counter[1], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~9 , sound_model|myaudio|Add1~9, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[2] , sound_model|myaudio|lr_counter[2], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~13 , sound_model|myaudio|Add1~13, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[3] , sound_model|myaudio|lr_counter[3], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~25 , sound_model|myaudio|Add1~25, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[4] , sound_model|myaudio|lr_counter[4], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Add1~29 , sound_model|myaudio|Add1~29, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[5] , sound_model|myaudio|lr_counter[5], DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[6] , sound_model|myaudio|lr_counter[6], DE10_Standard, 1
instance = comp, \sound_model|myaudio|AUD_LRCK~0 , sound_model|myaudio|AUD_LRCK~0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|AUD_LRCK~feeder , sound_model|myaudio|AUD_LRCK~feeder, DE10_Standard, 1
instance = comp, \sound_model|myaudio|AUD_LRCK , sound_model|myaudio|AUD_LRCK, DE10_Standard, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[28] , sound_model|my_i2c_clk|clkcount[28], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~125 , sound_model|my_i2c_clk|Add0~125, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[0] , sound_model|my_i2c_clk|clkcount[0], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~121 , sound_model|my_i2c_clk|Add0~121, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[1] , sound_model|my_i2c_clk|clkcount[1], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~69 , sound_model|my_i2c_clk|Add0~69, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[2] , sound_model|my_i2c_clk|clkcount[2], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~73 , sound_model|my_i2c_clk|Add0~73, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[3] , sound_model|my_i2c_clk|clkcount[3], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~77 , sound_model|my_i2c_clk|Add0~77, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[4] , sound_model|my_i2c_clk|clkcount[4], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~81 , sound_model|my_i2c_clk|Add0~81, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[5] , sound_model|my_i2c_clk|clkcount[5], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~65 , sound_model|my_i2c_clk|Add0~65, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[6] , sound_model|my_i2c_clk|clkcount[6], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~57 , sound_model|my_i2c_clk|Add0~57, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[7] , sound_model|my_i2c_clk|clkcount[7], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~61 , sound_model|my_i2c_clk|Add0~61, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[8] , sound_model|my_i2c_clk|clkcount[8], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~49 , sound_model|my_i2c_clk|Add0~49, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[9] , sound_model|my_i2c_clk|clkcount[9], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~53 , sound_model|my_i2c_clk|Add0~53, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[10] , sound_model|my_i2c_clk|clkcount[10], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~45 , sound_model|my_i2c_clk|Add0~45, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[11] , sound_model|my_i2c_clk|clkcount[11], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~101 , sound_model|my_i2c_clk|Add0~101, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[12] , sound_model|my_i2c_clk|clkcount[12], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~105 , sound_model|my_i2c_clk|Add0~105, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[13] , sound_model|my_i2c_clk|clkcount[13], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~109 , sound_model|my_i2c_clk|Add0~109, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[14] , sound_model|my_i2c_clk|clkcount[14], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~113 , sound_model|my_i2c_clk|Add0~113, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[15] , sound_model|my_i2c_clk|clkcount[15], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~117 , sound_model|my_i2c_clk|Add0~117, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[16] , sound_model|my_i2c_clk|clkcount[16], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~29 , sound_model|my_i2c_clk|Add0~29, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[17] , sound_model|my_i2c_clk|clkcount[17], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~85 , sound_model|my_i2c_clk|Add0~85, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[18] , sound_model|my_i2c_clk|clkcount[18], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~9 , sound_model|my_i2c_clk|Add0~9, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[19] , sound_model|my_i2c_clk|clkcount[19], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~13 , sound_model|my_i2c_clk|Add0~13, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[20] , sound_model|my_i2c_clk|clkcount[20], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~17 , sound_model|my_i2c_clk|Add0~17, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[21] , sound_model|my_i2c_clk|clkcount[21], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~33 , sound_model|my_i2c_clk|Add0~33, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~89 , sound_model|my_i2c_clk|Add0~89, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[23] , sound_model|my_i2c_clk|clkcount[23], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~21 , sound_model|my_i2c_clk|Add0~21, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[24] , sound_model|my_i2c_clk|clkcount[24], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~25 , sound_model|my_i2c_clk|Add0~25, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[25] , sound_model|my_i2c_clk|clkcount[25], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~93 , sound_model|my_i2c_clk|Add0~93, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[26] , sound_model|my_i2c_clk|clkcount[26], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~37 , sound_model|my_i2c_clk|Add0~37, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[27] , sound_model|my_i2c_clk|clkcount[27], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~41 , sound_model|my_i2c_clk|Add0~41, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~5 , sound_model|my_i2c_clk|LessThan0~5, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[29] , sound_model|my_i2c_clk|clkcount[29], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~97 , sound_model|my_i2c_clk|Add0~97, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[30] , sound_model|my_i2c_clk|clkcount[30], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~1 , sound_model|my_i2c_clk|Add0~1, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~6 , sound_model|my_i2c_clk|LessThan0~6, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[31] , sound_model|my_i2c_clk|clkcount[31], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|Add0~5 , sound_model|my_i2c_clk|Add0~5, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~3 , sound_model|my_i2c_clk|LessThan0~3, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~0 , sound_model|my_i2c_clk|LessThan0~0, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~1 , sound_model|my_i2c_clk|LessThan0~1, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~2 , sound_model|my_i2c_clk|LessThan0~2, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|LessThan0~4 , sound_model|my_i2c_clk|LessThan0~4, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkcount[22] , sound_model|my_i2c_clk|clkcount[22], DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout~2 , sound_model|my_i2c_clk|clkout~2, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout~1 , sound_model|my_i2c_clk|clkout~1, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout~3 , sound_model|my_i2c_clk|clkout~3, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout~0 , sound_model|my_i2c_clk|clkout~0, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout~feeder , sound_model|my_i2c_clk|clkout~feeder, DE10_Standard, 1
instance = comp, \sound_model|my_i2c_clk|clkout , sound_model|my_i2c_clk|clkout, DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[0]~0 , sound_model|myconfig|cmd_count[0]~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[4]~DUPLICATE , sound_model|myconfig|u0|SD_COUNTER[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[3]~DUPLICATE , sound_model|myconfig|u0|SD_COUNTER[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[2]~4 , sound_model|myconfig|u0|SD_COUNTER[2]~4, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[2] , sound_model|myconfig|u0|SD_COUNTER[2], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[3]~3 , sound_model|myconfig|u0|SD_COUNTER[3]~3, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[3]~feeder , sound_model|myconfig|u0|SD_COUNTER[3]~feeder, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[3] , sound_model|myconfig|u0|SD_COUNTER[3], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[2]~0 , sound_model|myconfig|u0|SD_COUNTER[2]~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[1]~5 , sound_model|myconfig|u0|SD_COUNTER[1]~5, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[1] , sound_model|myconfig|u0|SD_COUNTER[1], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|END~0 , sound_model|myconfig|u0|END~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Selector0~0 , sound_model|myconfig|u0|Selector0~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|END~1 , sound_model|myconfig|u0|END~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|END , sound_model|myconfig|u0|END, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector0~0 , sound_model|myconfig|Selector0~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_state.11 , sound_model|myconfig|mi2c_state.11, DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[0] , sound_model|myconfig|cmd_count[0], DE10_Standard, 1
instance = comp, \sound_model|myconfig|Add0~2 , sound_model|myconfig|Add0~2, DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[1] , sound_model|myconfig|cmd_count[1], DE10_Standard, 1
instance = comp, \sound_model|myconfig|Add0~1 , sound_model|myconfig|Add0~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[2] , sound_model|myconfig|cmd_count[2], DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[3] , sound_model|myconfig|cmd_count[3], DE10_Standard, 1
instance = comp, \sound_model|myconfig|Add0~0 , sound_model|myconfig|Add0~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|cmd_count[3]~DUPLICATE , sound_model|myconfig|cmd_count[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector1~0 , sound_model|myconfig|Selector1~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector0~1 , sound_model|myconfig|Selector0~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_state.00 , sound_model|myconfig|mi2c_state.00, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector1~1 , sound_model|myconfig|Selector1~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_state.01 , sound_model|myconfig|mi2c_state.01, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector2~0 , sound_model|myconfig|Selector2~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_state.10 , sound_model|myconfig|mi2c_state.10, DE10_Standard, 1
instance = comp, \sound_model|myconfig|Selector12~0 , sound_model|myconfig|Selector12~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_go , sound_model|myconfig|mi2c_go, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[5]~1 , sound_model|myconfig|u0|SD_COUNTER[5]~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[5] , sound_model|myconfig|u0|SD_COUNTER[5], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[0]~6 , sound_model|myconfig|u0|SD_COUNTER[0]~6, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[0] , sound_model|myconfig|u0|SD_COUNTER[0], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|LessThan1~0 , sound_model|myconfig|u0|LessThan1~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[4]~2 , sound_model|myconfig|u0|SD_COUNTER[4]~2, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD_COUNTER[4] , sound_model|myconfig|u0|SD_COUNTER[4], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_reg~3 , sound_model|myconfig|audio_reg~3, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[12] , sound_model|myconfig|mi2c_data[12], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Decoder0~0 , sound_model|myconfig|u0|Decoder0~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[12] , sound_model|myconfig|u0|SD[12], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SDO~0 , sound_model|myconfig|u0|SDO~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SDO , sound_model|myconfig|u0|SDO, DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_cmd~4 , sound_model|myconfig|audio_cmd~4, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[0] , sound_model|myconfig|mi2c_data[0], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[0] , sound_model|myconfig|u0|SD[0], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Mux0~3 , sound_model|myconfig|u0|Mux0~3, DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_cmd~1 , sound_model|myconfig|audio_cmd~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[6] , sound_model|myconfig|mi2c_data[6], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[6] , sound_model|myconfig|u0|SD[6], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_reg~2 , sound_model|myconfig|audio_reg~2, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[9] , sound_model|myconfig|mi2c_data[9], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[9] , sound_model|myconfig|u0|SD[9], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_cmd~3 , sound_model|myconfig|audio_cmd~3, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[2] , sound_model|myconfig|mi2c_data[2], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[2] , sound_model|myconfig|u0|SD[2], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_cmd~2 , sound_model|myconfig|audio_cmd~2, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[1] , sound_model|myconfig|mi2c_data[1], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[1]~feeder , sound_model|myconfig|u0|SD[1]~feeder, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[1] , sound_model|myconfig|u0|SD[1], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Mux0~2 , sound_model|myconfig|u0|Mux0~2, DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_reg~1 , sound_model|myconfig|audio_reg~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[10] , sound_model|myconfig|mi2c_data[10], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[10] , sound_model|myconfig|u0|SD[10], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_cmd~0 , sound_model|myconfig|audio_cmd~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[4] , sound_model|myconfig|mi2c_data[4], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[4] , sound_model|myconfig|u0|SD[4], DE10_Standard, 1
instance = comp, \sound_model|myconfig|audio_reg~0 , sound_model|myconfig|audio_reg~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|mi2c_data[11] , sound_model|myconfig|mi2c_data[11], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SD[11] , sound_model|myconfig|u0|SD[11], DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Mux0~1 , sound_model|myconfig|u0|Mux0~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Mux0~4 , sound_model|myconfig|u0|Mux0~4, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Mux0~0 , sound_model|myconfig|u0|Mux0~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SDO~1 , sound_model|myconfig|u0|SDO~1, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SDO~DUPLICATE , sound_model|myconfig|u0|SDO~DUPLICATE, DE10_Standard, 1
instance = comp, \counter[0]~3 , counter[0]~3, DE10_Standard, 1
instance = comp, \counter[0] , counter[0], DE10_Standard, 1
instance = comp, \counter[1]~2 , counter[1]~2, DE10_Standard, 1
instance = comp, \counter[1] , counter[1], DE10_Standard, 1
instance = comp, \counter[2]~1 , counter[2]~1, DE10_Standard, 1
instance = comp, \counter[2] , counter[2], DE10_Standard, 1
instance = comp, \counter[3]~0 , counter[3]~0, DE10_Standard, 1
instance = comp, \counter[3]~feeder , counter[3]~feeder, DE10_Standard, 1
instance = comp, \counter[3] , counter[3], DE10_Standard, 1
instance = comp, \~GND , ~GND, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~33 , CPU_model|IF|Add0~33, DE10_Standard, 1
instance = comp, \CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a13 , CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a13, DE10_Standard, 1
instance = comp, \CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a0 , CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[24] , CPU_model|IR|ins_r|q[24], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[28] , CPU_model|IR|ins_r|q[28], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|regrt~0 , CPU_model|ID|CU|regrt~0, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[19] , CPU_model|IR|ins_r|q[19], DE10_Standard, 1
instance = comp, \CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a8 , CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[14]~DUPLICATE , CPU_model|IR|ins_r|q[14]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|rn[3]~4 , CPU_model|ID|rn[3]~4, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[3] , CPU_model|DEReg|ern[3], DE10_Standard, 1
instance = comp, \CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a6 , CPU_model|IF|get_ins|m|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[23]~DUPLICATE , CPU_model|IR|ins_r|q[23]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[18]~DUPLICATE , CPU_model|IR|ins_r|q[18]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|rn[2]~3 , CPU_model|ID|rn[2]~3, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[2] , CPU_model|DEReg|ern[2], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal1~2 , CPU_model|ID|CU|Equal1~2, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[21] , CPU_model|IR|ins_r|q[21], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[22]~feeder , CPU_model|IR|ins_r|q[22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[22] , CPU_model|IR|ins_r|q[22], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[17]~feeder , CPU_model|IR|ins_r|q[17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[17] , CPU_model|IR|ins_r|q[17], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[12]~feeder , CPU_model|IR|ins_r|q[12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[12] , CPU_model|IR|ins_r|q[12], DE10_Standard, 1
instance = comp, \CPU_model|ID|rn[1]~2 , CPU_model|ID|rn[1]~2, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[1] , CPU_model|DEReg|ern[1], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[16] , CPU_model|IR|ins_r|q[16], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[11] , CPU_model|IR|ins_r|q[11], DE10_Standard, 1
instance = comp, \CPU_model|ID|rn[0]~1 , CPU_model|ID|rn[0]~1, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[0] , CPU_model|DEReg|ern[0], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal1~1 , CPU_model|ID|CU|Equal1~1, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[25] , CPU_model|IR|ins_r|q[25], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[20]~feeder , CPU_model|IR|ins_r|q[20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[20] , CPU_model|IR|ins_r|q[20], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[15] , CPU_model|IR|ins_r|q[15], DE10_Standard, 1
instance = comp, \CPU_model|ID|rn[4]~0 , CPU_model|ID|rn[4]~0, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[4]~DUPLICATE , CPU_model|DEReg|ern[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal1~0 , CPU_model|ID|CU|Equal1~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal1~3 , CPU_model|ID|CU|Equal1~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal2~2 , CPU_model|ID|CU|Equal2~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal2~1 , CPU_model|ID|CU|Equal2~1, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[4] , CPU_model|DEReg|ern[4], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal2~0 , CPU_model|ID|CU|Equal2~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal2~3 , CPU_model|ID|CU|Equal2~3, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[1] , CPU_model|IR|ins_r|q[1], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[5] , CPU_model|IR|ins_r|q[5], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|WideOr1~0 , CPU_model|ID|CU|WideOr1~0, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[3] , CPU_model|IR|ins_r|q[3], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~2 , CPU_model|ID|CU|nostall~2, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[3]~DUPLICATE , CPU_model|IR|ins_r|q[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~3 , CPU_model|ID|CU|nostall~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~0 , CPU_model|ID|CU|Decoder1~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~0 , CPU_model|ID|CU|nostall~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~1 , CPU_model|ID|CU|nostall~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~4 , CPU_model|ID|CU|nostall~4, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|em2reg~DUPLICATE , CPU_model|DEReg|em2reg~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Equal0~0 , CPU_model|ID|CU|Equal0~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|wreg~0 , CPU_model|ID|CU|wreg~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|i_sll~0 , CPU_model|ID|CU|i_sll~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|i_srl~1 , CPU_model|ID|CU|i_srl~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[0]~3 , CPU_model|ID|CU|aluc[0]~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|i_and~0 , CPU_model|ID|CU|i_and~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|wreg , CPU_model|ID|CU|wreg, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ewreg , CPU_model|DEReg|ewreg, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|nostall~5 , CPU_model|ID|CU|nostall~5, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[26] , CPU_model|IR|ins_r|q[26], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~2 , CPU_model|ID|CU|Decoder1~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|i_jr~0 , CPU_model|ID|CU|i_jr~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|i_srl~0 , CPU_model|ID|CU|i_srl~0, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[0] , CPU_model|IR|ins_r|q[0], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|shift~0 , CPU_model|ID|CU|shift~0, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eshift , CPU_model|DEReg|eshift, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~5 , CPU_model|ID|CU|always1~5, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[13] , CPU_model|MWReg|walu[13], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~3 , CPU_model|ID|CU|Decoder1~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[1]~0 , CPU_model|ID|CU|aluc[1]~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[1]~1 , CPU_model|ID|CU|aluc[1]~1, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ealuc[1] , CPU_model|DEReg|ealuc[1], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~4 , CPU_model|ID|CU|Decoder1~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[0] , CPU_model|ID|CU|aluc[0], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ealuc[0] , CPU_model|DEReg|ealuc[0], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~13 , CPU_model|EXE|ealu[12]~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|sext~0 , CPU_model|ID|CU|sext~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|br_offset[18] , CPU_model|ID|br_offset[18], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[31] , CPU_model|DEReg|eimm[31], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluimm , CPU_model|ID|CU|aluimm, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ealuimm , CPU_model|DEReg|ealuimm, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[14] , CPU_model|IR|ins_r|q[14], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[14]~feeder , CPU_model|DEReg|eimm[14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[14] , CPU_model|DEReg|eimm[14], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ern[4] , CPU_model|EXE|ern[4], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mrn[4] , CPU_model|EMReg|mrn[4], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ern[3] , CPU_model|EXE|ern[3], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mrn[3] , CPU_model|EMReg|mrn[3], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~3 , CPU_model|ID|CU|always1~3, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[18] , CPU_model|IR|ins_r|q[18], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ern[0] , CPU_model|EXE|ern[0], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mrn[0] , CPU_model|EMReg|mrn[0], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ern[1]~DUPLICATE , CPU_model|DEReg|ern[1]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ern[1] , CPU_model|EXE|ern[1], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mrn[1] , CPU_model|EMReg|mrn[1], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~2 , CPU_model|ID|CU|always1~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~4 , CPU_model|ID|CU|always1~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~0 , CPU_model|ID|CU|always1~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Equal2~0 , CPU_model|ID|RF|Equal2~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~4 , CPU_model|ID|Mux48~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|wmem~0 , CPU_model|ID|CU|wmem~0, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ewmem , CPU_model|DEReg|ewmem, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mwmem , CPU_model|EMReg|mwmem, DE10_Standard, 1
instance = comp, \comb~1 , comb~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[12] , VGA_model|Sc|my_vgaclk1|clkcount[12], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~105 , VGA_model|Sc|my_vgaclk1|Add0~105, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[0] , VGA_model|Sc|my_vgaclk1|clkcount[0], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~109 , VGA_model|Sc|my_vgaclk1|Add0~109, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[1] , VGA_model|Sc|my_vgaclk1|clkcount[1], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~113 , VGA_model|Sc|my_vgaclk1|Add0~113, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[2] , VGA_model|Sc|my_vgaclk1|clkcount[2], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~117 , VGA_model|Sc|my_vgaclk1|Add0~117, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[3] , VGA_model|Sc|my_vgaclk1|clkcount[3], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~121 , VGA_model|Sc|my_vgaclk1|Add0~121, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[4] , VGA_model|Sc|my_vgaclk1|clkcount[4], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~125 , VGA_model|Sc|my_vgaclk1|Add0~125, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[5] , VGA_model|Sc|my_vgaclk1|clkcount[5], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~53 , VGA_model|Sc|my_vgaclk1|Add0~53, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[6] , VGA_model|Sc|my_vgaclk1|clkcount[6], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~57 , VGA_model|Sc|my_vgaclk1|Add0~57, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[7] , VGA_model|Sc|my_vgaclk1|clkcount[7], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~61 , VGA_model|Sc|my_vgaclk1|Add0~61, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[8] , VGA_model|Sc|my_vgaclk1|clkcount[8], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~33 , VGA_model|Sc|my_vgaclk1|Add0~33, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[9] , VGA_model|Sc|my_vgaclk1|clkcount[9], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~37 , VGA_model|Sc|my_vgaclk1|Add0~37, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[10] , VGA_model|Sc|my_vgaclk1|clkcount[10], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~85 , VGA_model|Sc|my_vgaclk1|Add0~85, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[11] , VGA_model|Sc|my_vgaclk1|clkcount[11], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~89 , VGA_model|Sc|my_vgaclk1|Add0~89, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[26] , VGA_model|Sc|my_vgaclk1|clkcount[26], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~93 , VGA_model|Sc|my_vgaclk1|Add0~93, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[13] , VGA_model|Sc|my_vgaclk1|clkcount[13], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~97 , VGA_model|Sc|my_vgaclk1|Add0~97, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[14] , VGA_model|Sc|my_vgaclk1|clkcount[14], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~41 , VGA_model|Sc|my_vgaclk1|Add0~41, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[15] , VGA_model|Sc|my_vgaclk1|clkcount[15], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~101 , VGA_model|Sc|my_vgaclk1|Add0~101, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[16] , VGA_model|Sc|my_vgaclk1|clkcount[16], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~45 , VGA_model|Sc|my_vgaclk1|Add0~45, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[17] , VGA_model|Sc|my_vgaclk1|clkcount[17], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~49 , VGA_model|Sc|my_vgaclk1|Add0~49, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[18] , VGA_model|Sc|my_vgaclk1|clkcount[18], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~13 , VGA_model|Sc|my_vgaclk1|Add0~13, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[19] , VGA_model|Sc|my_vgaclk1|clkcount[19], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~17 , VGA_model|Sc|my_vgaclk1|Add0~17, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[20] , VGA_model|Sc|my_vgaclk1|clkcount[20], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~65 , VGA_model|Sc|my_vgaclk1|Add0~65, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[21] , VGA_model|Sc|my_vgaclk1|clkcount[21], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~69 , VGA_model|Sc|my_vgaclk1|Add0~69, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[22] , VGA_model|Sc|my_vgaclk1|clkcount[22], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~73 , VGA_model|Sc|my_vgaclk1|Add0~73, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[23] , VGA_model|Sc|my_vgaclk1|clkcount[23], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~77 , VGA_model|Sc|my_vgaclk1|Add0~77, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[24] , VGA_model|Sc|my_vgaclk1|clkcount[24], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~21 , VGA_model|Sc|my_vgaclk1|Add0~21, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[25] , VGA_model|Sc|my_vgaclk1|clkcount[25], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~81 , VGA_model|Sc|my_vgaclk1|Add0~81, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~5 , VGA_model|Sc|my_vgaclk1|LessThan0~5, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~1 , VGA_model|Sc|my_vgaclk1|LessThan0~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~2 , VGA_model|Sc|my_vgaclk1|LessThan0~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[27] , VGA_model|Sc|my_vgaclk1|clkcount[27], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~25 , VGA_model|Sc|my_vgaclk1|Add0~25, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~6 , VGA_model|Sc|my_vgaclk1|LessThan0~6, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~7 , VGA_model|Sc|my_vgaclk1|LessThan0~7, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~3 , VGA_model|Sc|my_vgaclk1|LessThan0~3, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[30] , VGA_model|Sc|my_vgaclk1|clkcount[30], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~29 , VGA_model|Sc|my_vgaclk1|Add0~29, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[28] , VGA_model|Sc|my_vgaclk1|clkcount[28], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~1 , VGA_model|Sc|my_vgaclk1|Add0~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[29] , VGA_model|Sc|my_vgaclk1|clkcount[29], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~5 , VGA_model|Sc|my_vgaclk1|Add0~5, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~4 , VGA_model|Sc|my_vgaclk1|LessThan0~4, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkcount[31] , VGA_model|Sc|my_vgaclk1|clkcount[31], DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|Add0~9 , VGA_model|Sc|my_vgaclk1|Add0~9, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~9 , VGA_model|Sc|my_vgaclk1|LessThan0~9, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~8 , VGA_model|Sc|my_vgaclk1|LessThan0~8, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|LessThan0~0 , VGA_model|Sc|my_vgaclk1|LessThan0~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkout~0 , VGA_model|Sc|my_vgaclk1|clkout~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|my_vgaclk1|clkout , VGA_model|Sc|my_vgaclk1|clkout, DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~45 , Keyboard_model|Add1~45, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count~3 , Keyboard_model|Ke|KEYBOARD|count~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|clrn , Keyboard_model|Ke|clrn, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr~0 , Keyboard_model|Ke|KEYBOARD|w_ptr~0, DE10_Standard, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[0] , Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[1] , Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[2] , Keyboard_model|Ke|KEYBOARD|ps2_clk_sync[2], DE10_Standard, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count~4 , Keyboard_model|Ke|KEYBOARD|count~4, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count[2] , Keyboard_model|Ke|KEYBOARD|count[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[0]~8 , Keyboard_model|Ke|KEYBOARD|buffer[0]~8, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[0] , Keyboard_model|Ke|KEYBOARD|buffer[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ready~3 , Keyboard_model|Ke|KEYBOARD|ready~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count~0 , Keyboard_model|Ke|KEYBOARD|count~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count[3] , Keyboard_model|Ke|KEYBOARD|count[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|Decoder0~0 , Keyboard_model|Ke|KEYBOARD|Decoder0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|Decoder0~3 , Keyboard_model|Ke|KEYBOARD|Decoder0~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[8]~7 , Keyboard_model|Ke|KEYBOARD|buffer[8]~7, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[8] , Keyboard_model|Ke|KEYBOARD|buffer[8], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[9]~9 , Keyboard_model|Ke|KEYBOARD|buffer[9]~9, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[9] , Keyboard_model|Ke|KEYBOARD|buffer[9], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[7]~6 , Keyboard_model|Ke|KEYBOARD|buffer[7]~6, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[7] , Keyboard_model|Ke|KEYBOARD|buffer[7], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|WideXor0~1 , Keyboard_model|Ke|KEYBOARD|WideXor0~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|Equal0~0 , Keyboard_model|Ke|KEYBOARD|Equal0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr[1]~1 , Keyboard_model|Ke|KEYBOARD|w_ptr[1]~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr[0] , Keyboard_model|Ke|KEYBOARD|w_ptr[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr~2 , Keyboard_model|Ke|KEYBOARD|w_ptr~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr[1] , Keyboard_model|Ke|KEYBOARD|w_ptr[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|nextdata_n , Keyboard_model|Ke|nextdata_n, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr~0 , Keyboard_model|Ke|KEYBOARD|r_ptr~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr[0]~1 , Keyboard_model|Ke|KEYBOARD|r_ptr[0]~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr[0] , Keyboard_model|Ke|KEYBOARD|r_ptr[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr~2 , Keyboard_model|Ke|KEYBOARD|r_ptr~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr[1] , Keyboard_model|Ke|KEYBOARD|r_ptr[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr~3 , Keyboard_model|Ke|KEYBOARD|w_ptr~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|w_ptr[2] , Keyboard_model|Ke|KEYBOARD|w_ptr[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr~3 , Keyboard_model|Ke|KEYBOARD|r_ptr~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|r_ptr[2] , Keyboard_model|Ke|KEYBOARD|r_ptr[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|overflow~0 , Keyboard_model|Ke|KEYBOARD|overflow~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|overflow~1 , Keyboard_model|Ke|KEYBOARD|overflow~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|overflow , Keyboard_model|Ke|KEYBOARD|overflow, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|clrn~DUPLICATE , Keyboard_model|Ke|clrn~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count[3]~1 , Keyboard_model|Ke|KEYBOARD|count[3]~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count[0] , Keyboard_model|Ke|KEYBOARD|count[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count~2 , Keyboard_model|Ke|KEYBOARD|count~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|count[1] , Keyboard_model|Ke|KEYBOARD|count[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|Decoder0~1 , Keyboard_model|Ke|KEYBOARD|Decoder0~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|Decoder0~2 , Keyboard_model|Ke|KEYBOARD|Decoder0~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[5]~4 , Keyboard_model|Ke|KEYBOARD|buffer[5]~4, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[5] , Keyboard_model|Ke|KEYBOARD|buffer[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[4]~3 , Keyboard_model|Ke|KEYBOARD|buffer[4]~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[4] , Keyboard_model|Ke|KEYBOARD|buffer[4], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[1]~0 , Keyboard_model|Ke|KEYBOARD|buffer[1]~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[1] , Keyboard_model|Ke|KEYBOARD|buffer[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[2]~1 , Keyboard_model|Ke|KEYBOARD|buffer[2]~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[2] , Keyboard_model|Ke|KEYBOARD|buffer[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[6]~5 , Keyboard_model|Ke|KEYBOARD|buffer[6]~5, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[6]~feeder , Keyboard_model|Ke|KEYBOARD|buffer[6]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[6] , Keyboard_model|Ke|KEYBOARD|buffer[6], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[3]~2 , Keyboard_model|Ke|KEYBOARD|buffer[3]~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|buffer[3] , Keyboard_model|Ke|KEYBOARD|buffer[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|WideXor0~0 , Keyboard_model|Ke|KEYBOARD|WideXor0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ready~0 , Keyboard_model|Ke|KEYBOARD|ready~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ready~1 , Keyboard_model|Ke|KEYBOARD|ready~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ready~2 , Keyboard_model|Ke|KEYBOARD|ready~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|KEYBOARD|ready , Keyboard_model|Ke|KEYBOARD|ready, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[0]~feeder , Keyboard_model|Ke|data1[0]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal4~0 , Keyboard_model|Ke|Equal4~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal4~1 , Keyboard_model|Ke|Equal4~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[0]~6 , Keyboard_model|Ke|model[0]~6, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[6]~feeder , Keyboard_model|Ke|data1[6]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[6] , Keyboard_model|Ke|data1[6], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[2]~feeder , Keyboard_model|Ke|data1[2]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[2] , Keyboard_model|Ke|data1[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[1] , Keyboard_model|Ke|data1[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[3] , Keyboard_model|Ke|data1[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal3~1 , Keyboard_model|Ke|Equal3~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[4] , Keyboard_model|Ke|data1[4], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[7] , Keyboard_model|Ke|data1[7], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[5] , Keyboard_model|Ke|data1[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal3~0 , Keyboard_model|Ke|Equal3~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal3~2 , Keyboard_model|Ke|Equal3~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Equal4~2 , Keyboard_model|Ke|Equal4~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~7 , Keyboard_model|Ke|model[1]~7, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~4 , Keyboard_model|Ke|model[1]~4, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~2 , Keyboard_model|Ke|model[1]~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|always0~1 , Keyboard_model|Ke|always0~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~3 , Keyboard_model|Ke|model[1]~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~5 , Keyboard_model|Ke|model[1]~5, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~8 , Keyboard_model|Ke|model[1]~8, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[0]~9 , Keyboard_model|Ke|model[0]~9, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[0] , Keyboard_model|Ke|model[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model~0 , Keyboard_model|Ke|model~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[2] , Keyboard_model|Ke|model[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model~1 , Keyboard_model|Ke|model~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model~12 , Keyboard_model|Ke|model~12, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[2]~DUPLICATE , Keyboard_model|Ke|model[2]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[6]~0 , Keyboard_model|Ke|data1[6]~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[0] , Keyboard_model|Ke|data1[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|always0~0 , Keyboard_model|Ke|always0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|always0~2 , Keyboard_model|Ke|always0~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model~10 , Keyboard_model|Ke|model~10, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1]~11 , Keyboard_model|Ke|model[1]~11, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|model[1] , Keyboard_model|Ke|model[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7]~13 , Keyboard_model|Ke|ascll[7]~13, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[0]~DUPLICATE , Keyboard_model|Ke|data1[0]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[4]~DUPLICATE , Keyboard_model|Ke|data1[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[6]~DUPLICATE , Keyboard_model|Ke|data1[6]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|data1[7]~DUPLICATE , Keyboard_model|Ke|data1[7]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|K1|altsyncram_component|auto_generated|ram_block1a0 , Keyboard_model|Ke|K1|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~2 , Keyboard_model|Ke|ascll~2, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~3 , Keyboard_model|Ke|ascll~3, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7]~16 , Keyboard_model|Ke|ascll[7]~16, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7]~14 , Keyboard_model|Ke|ascll[7]~14, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~17 , Keyboard_model|Ke|ascll~17, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~4 , Keyboard_model|Ke|ascll~4, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[2]~5 , Keyboard_model|Ke|ascll[2]~5, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7] , Keyboard_model|Ke|ascll[7], DE10_Standard, 1
instance = comp, \Keyboard_model|Equal0~0 , Keyboard_model|Equal0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7]~12 , Keyboard_model|Ke|ascll[7]~12, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[7]~11 , Keyboard_model|Ke|ascll[7]~11, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~15 , Keyboard_model|Ke|ascll~15, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[6] , Keyboard_model|Ke|ascll[6], DE10_Standard, 1
instance = comp, \Keyboard_model|Equal4~1 , Keyboard_model|Equal4~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[2]~0 , Keyboard_model|Ke|ascll[2]~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~8 , Keyboard_model|Ke|ascll~8, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[3] , Keyboard_model|Ke|ascll[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~10 , Keyboard_model|Ke|ascll~10, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Mux5~0 , Keyboard_model|Ke|Mux5~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|Mux5~1 , Keyboard_model|Ke|Mux5~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[5] , Keyboard_model|Ke|ascll[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~1 , Keyboard_model|Ke|ascll~1, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[0] , Keyboard_model|Ke|ascll[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~7 , Keyboard_model|Ke|ascll~7, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[2] , Keyboard_model|Ke|ascll[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~6 , Keyboard_model|Ke|ascll~6, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[1] , Keyboard_model|Ke|ascll[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll~9 , Keyboard_model|Ke|ascll~9, DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[4] , Keyboard_model|Ke|ascll[4], DE10_Standard, 1
instance = comp, \Keyboard_model|Equal4~0 , Keyboard_model|Equal4~0, DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~25 , Keyboard_model|Add0~25, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[0] , Keyboard_model|counter[0], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~29 , Keyboard_model|Add0~29, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[1] , Keyboard_model|counter[1], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~33 , Keyboard_model|Add0~33, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[2] , Keyboard_model|counter[2], DE10_Standard, 1
instance = comp, \Keyboard_model|WideOr0~1 , Keyboard_model|WideOr0~1, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[0]~0 , Keyboard_model|s_data[0]~0, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[0]~0 , Keyboard_model|counter[0]~0, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[3]~DUPLICATE , Keyboard_model|counter[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~1 , Keyboard_model|Add0~1, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[3]~feeder , Keyboard_model|counter[3]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[3] , Keyboard_model|counter[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~5 , Keyboard_model|Add0~5, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[4] , Keyboard_model|counter[4], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~9 , Keyboard_model|Add0~9, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[5]~feeder , Keyboard_model|counter[5]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[5] , Keyboard_model|counter[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~13 , Keyboard_model|Add0~13, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[6]~feeder , Keyboard_model|counter[6]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[6] , Keyboard_model|counter[6], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~17 , Keyboard_model|Add0~17, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[7] , Keyboard_model|counter[7], DE10_Standard, 1
instance = comp, \Keyboard_model|Add0~21 , Keyboard_model|Add0~21, DE10_Standard, 1
instance = comp, \Keyboard_model|counter[8] , Keyboard_model|counter[8], DE10_Standard, 1
instance = comp, \Keyboard_model|WideOr0~0 , Keyboard_model|WideOr0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[0]~1 , Keyboard_model|s_data[0]~1, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[2] , Keyboard_model|pos[2], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~49 , Keyboard_model|Add1~49, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[3] , Keyboard_model|pos[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~53 , Keyboard_model|Add1~53, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[4]~DUPLICATE , Keyboard_model|pos[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~57 , Keyboard_model|Add1~57, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[5] , Keyboard_model|pos[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~61 , Keyboard_model|Add1~61, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[6] , Keyboard_model|pos[6], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~65 , Keyboard_model|Add1~65, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[7] , Keyboard_model|pos[7], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~33 , Keyboard_model|Add1~33, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[8] , Keyboard_model|pos[8], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~37 , Keyboard_model|Add1~37, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[9] , Keyboard_model|pos[9], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~41 , Keyboard_model|Add1~41, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[10] , Keyboard_model|pos[10], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~21 , Keyboard_model|Add1~21, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[11] , Keyboard_model|pos[11], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~25 , Keyboard_model|Add1~25, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[12] , Keyboard_model|pos[12], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~29 , Keyboard_model|Add1~29, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[13] , Keyboard_model|pos[13], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~9 , Keyboard_model|Add1~9, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[14] , Keyboard_model|pos[14], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~13 , Keyboard_model|Add1~13, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[15] , Keyboard_model|pos[15], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~17 , Keyboard_model|Add1~17, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[16]~DUPLICATE , Keyboard_model|pos[16]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~1 , Keyboard_model|Add1~1, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[17] , Keyboard_model|pos[17], DE10_Standard, 1
instance = comp, \c_k_pos[17] , c_k_pos[17], DE10_Standard, 1
instance = comp, \Keyboard_model|Add1~5 , Keyboard_model|Add1~5, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[18] , Keyboard_model|pos[18], DE10_Standard, 1
instance = comp, \c_k_pos[18] , c_k_pos[18], DE10_Standard, 1
instance = comp, \Equal0~0 , Equal0~0, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[16] , Keyboard_model|pos[16], DE10_Standard, 1
instance = comp, \c_k_pos[14] , c_k_pos[14], DE10_Standard, 1
instance = comp, \c_k_pos[16] , c_k_pos[16], DE10_Standard, 1
instance = comp, \c_k_pos[15]~feeder , c_k_pos[15]~feeder, DE10_Standard, 1
instance = comp, \c_k_pos[15] , c_k_pos[15], DE10_Standard, 1
instance = comp, \Equal0~1 , Equal0~1, DE10_Standard, 1
instance = comp, \c_k_pos[8]~feeder , c_k_pos[8]~feeder, DE10_Standard, 1
instance = comp, \c_k_pos[8] , c_k_pos[8], DE10_Standard, 1
instance = comp, \c_k_pos[9] , c_k_pos[9], DE10_Standard, 1
instance = comp, \c_k_pos[10] , c_k_pos[10], DE10_Standard, 1
instance = comp, \Equal0~3 , Equal0~3, DE10_Standard, 1
instance = comp, \Keyboard_model|pos[4] , Keyboard_model|pos[4], DE10_Standard, 1
instance = comp, \c_k_pos[4] , c_k_pos[4], DE10_Standard, 1
instance = comp, \c_k_pos[3] , c_k_pos[3], DE10_Standard, 1
instance = comp, \c_k_pos[2] , c_k_pos[2], DE10_Standard, 1
instance = comp, \Equal0~4 , Equal0~4, DE10_Standard, 1
instance = comp, \c_k_pos[11] , c_k_pos[11], DE10_Standard, 1
instance = comp, \c_k_pos[13] , c_k_pos[13], DE10_Standard, 1
instance = comp, \c_k_pos[12]~feeder , c_k_pos[12]~feeder, DE10_Standard, 1
instance = comp, \c_k_pos[12] , c_k_pos[12], DE10_Standard, 1
instance = comp, \Equal0~2 , Equal0~2, DE10_Standard, 1
instance = comp, \c_k_pos[5] , c_k_pos[5], DE10_Standard, 1
instance = comp, \c_k_pos[7] , c_k_pos[7], DE10_Standard, 1
instance = comp, \c_k_pos[6]~feeder , c_k_pos[6]~feeder, DE10_Standard, 1
instance = comp, \c_k_pos[6] , c_k_pos[6], DE10_Standard, 1
instance = comp, \Equal0~5 , Equal0~5, DE10_Standard, 1
instance = comp, \Equal0~6 , Equal0~6, DE10_Standard, 1
instance = comp, \r_w_addr[31] , r_w_addr[31], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[30]~29 , CPU_model|EXE|alub[30]~29, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[10]~DUPLICATE , CPU_model|IR|ins_r|q[10]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[10] , CPU_model|DEReg|eimm[10], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[4]~feeder , CPU_model|DEReg|ea[4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[4] , CPU_model|DEReg|ea[4], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[3]~4 , CPU_model|ID|CU|aluc[3]~4, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ealuc[3] , CPU_model|DEReg|ealuc[3], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~25 , CPU_model|EXE|ealu[20]~25, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[6] , CPU_model|DEReg|eimm[6], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[0]~DUPLICATE , CPU_model|DEReg|eimm[0]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[0]~13 , CPU_model|EXE|alub[0]~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~49 , CPU_model|EXE|ALU|Add0~49, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[8] , CPU_model|IR|ins_r|q[8], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[8] , CPU_model|DEReg|eimm[8], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[2] , CPU_model|IR|pc4_r|q[2], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[2] , CPU_model|DEReg|epc4[2], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~73 , CPU_model|EXE|Add0~73, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[2]~DUPLICATE , CPU_model|DEReg|eimm[2]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[2] , CPU_model|EMReg|mb[2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~12 , CPU_model|ID|Mux18~12, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mwreg , CPU_model|EMReg|mwreg, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wwreg~DUPLICATE , CPU_model|MWReg|wwreg~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[4] , CPU_model|MWReg|wrn[4], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[2] , CPU_model|MWReg|wrn[2], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[1] , CPU_model|MWReg|wrn[1], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[0] , CPU_model|MWReg|wrn[0], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[3] , CPU_model|MWReg|wrn[3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~19 , CPU_model|ID|RF|Decoder0~19, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][16] , CPU_model|ID|RF|register[7][16], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wrn[1]~DUPLICATE , CPU_model|MWReg|wrn[1]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~16 , CPU_model|ID|RF|Decoder0~16, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][16] , CPU_model|ID|RF|register[4][16], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wwreg , CPU_model|MWReg|wwreg, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~18 , CPU_model|ID|RF|Decoder0~18, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][16] , CPU_model|ID|RF|register[6][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~17 , CPU_model|ID|RF|Decoder0~17, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][16] , CPU_model|ID|RF|register[5][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~5 , CPU_model|ID|Mux47~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~22 , CPU_model|ID|RF|Decoder0~22, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][16] , CPU_model|ID|RF|register[3][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~0 , CPU_model|ID|Mux48~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~1 , CPU_model|ID|Mux48~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~21 , CPU_model|ID|RF|Decoder0~21, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][16] , CPU_model|ID|RF|register[2][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][16]~feeder , CPU_model|ID|RF|register[1][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~20 , CPU_model|ID|RF|Decoder0~20, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][16] , CPU_model|ID|RF|register[1][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~6 , CPU_model|ID|Mux47~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~2 , CPU_model|ID|Mux48~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~15 , CPU_model|ID|RF|Decoder0~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][16] , CPU_model|ID|RF|register[31][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~12 , CPU_model|ID|RF|Decoder0~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][16] , CPU_model|ID|RF|register[19][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~14 , CPU_model|ID|RF|Decoder0~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][16] , CPU_model|ID|RF|register[23][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][16]~feeder , CPU_model|ID|RF|register[27][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~13 , CPU_model|ID|RF|Decoder0~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][16] , CPU_model|ID|RF|register[27][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~3 , CPU_model|ID|Mux47~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~11 , CPU_model|ID|RF|Decoder0~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][16] , CPU_model|ID|RF|register[30][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~8 , CPU_model|ID|RF|Decoder0~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][16] , CPU_model|ID|RF|register[18][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~10 , CPU_model|ID|RF|Decoder0~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][16] , CPU_model|ID|RF|register[22][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][16]~feeder , CPU_model|ID|RF|register[26][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~9 , CPU_model|ID|RF|Decoder0~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][16] , CPU_model|ID|RF|register[26][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~2 , CPU_model|ID|Mux47~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][16]~feeder , CPU_model|ID|RF|register[16][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~0 , CPU_model|ID|RF|Decoder0~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][16] , CPU_model|ID|RF|register[16][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~1 , CPU_model|ID|RF|Decoder0~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][16] , CPU_model|ID|RF|register[24][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~2 , CPU_model|ID|RF|Decoder0~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][16] , CPU_model|ID|RF|register[20][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~3 , CPU_model|ID|RF|Decoder0~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][16] , CPU_model|ID|RF|register[28][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~0 , CPU_model|ID|Mux47~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~7 , CPU_model|ID|RF|Decoder0~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][16] , CPU_model|ID|RF|register[29][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~5 , CPU_model|ID|RF|Decoder0~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][16] , CPU_model|ID|RF|register[25][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~6 , CPU_model|ID|RF|Decoder0~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][16] , CPU_model|ID|RF|register[21][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~4 , CPU_model|ID|RF|Decoder0~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][16] , CPU_model|ID|RF|register[17][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~1 , CPU_model|ID|Mux47~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~4 , CPU_model|ID|Mux47~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~26 , CPU_model|ID|RF|Decoder0~26, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][16] , CPU_model|ID|RF|register[11][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][16]~feeder , CPU_model|ID|RF|register[8][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~23 , CPU_model|ID|RF|Decoder0~23, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][16] , CPU_model|ID|RF|register[8][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~25 , CPU_model|ID|RF|Decoder0~25, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][16] , CPU_model|ID|RF|register[10][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~7 , CPU_model|ID|Mux47~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~3 , CPU_model|ID|Mux48~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~29 , CPU_model|ID|RF|Decoder0~29, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][16] , CPU_model|ID|RF|register[14][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][16]~feeder , CPU_model|ID|RF|register[12][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~27 , CPU_model|ID|RF|Decoder0~27, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][16] , CPU_model|ID|RF|register[12][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~28 , CPU_model|ID|RF|Decoder0~28, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][16] , CPU_model|ID|RF|register[13][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][16]~feeder , CPU_model|ID|RF|register[15][16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~30 , CPU_model|ID|RF|Decoder0~30, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][16] , CPU_model|ID|RF|register[15][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~8 , CPU_model|ID|Mux47~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~9 , CPU_model|ID|Mux47~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~13 , CPU_model|ID|Mux50~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~12 , CPU_model|ID|Mux50~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~10 , CPU_model|ID|Mux47~10, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[16] , CPU_model|DEReg|ea[16], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[1] , CPU_model|DEReg|eimm[1], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[1] , CPU_model|EMReg|malu[1], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[1] , CPU_model|MWReg|walu[1], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[1] , CPU_model|EMReg|mb[1], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~32 , CPU_model|EXE|ealu[17]~32, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~31 , CPU_model|EXE|ealu[17]~31, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~34 , CPU_model|EXE|ealu[20]~34, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~28 , CPU_model|EXE|ealu[17]~28, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[17]~feeder , CPU_model|MWReg|walu[17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[17] , CPU_model|MWReg|walu[17], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[17] , CPU_model|EMReg|mb[17], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[18] , CPU_model|EMReg|mb[18], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~24 , CPU_model|EXE|ealu[20]~24, DE10_Standard, 1
instance = comp, \Mux10~0 , Mux10~0, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[10] , CPU_model|EMReg|mb[10], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[3]~DUPLICATE , CPU_model|DEReg|eimm[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~37 , CPU_model|IF|Add0~37, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[3] , CPU_model|IR|pc4_r|q[3], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[3] , CPU_model|DEReg|epc4[3], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~69 , CPU_model|EXE|Add0~69, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~1 , CPU_model|EXE|ealu[12]~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~0 , CPU_model|EXE|ealu[12]~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~13 , CPU_model|EXE|ALU|ShiftLeft0~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~36 , CPU_model|EXE|ALU|ShiftLeft0~36, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~119 , CPU_model|EXE|ealu[3]~119, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[9]~feeder , CPU_model|IR|ins_r|q[9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[9]~DUPLICATE , CPU_model|IR|ins_r|q[9]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[9]~DUPLICATE , CPU_model|DEReg|eimm[9]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[7]~feeder , CPU_model|DEReg|eimm[7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[7] , CPU_model|DEReg|eimm[7], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~130 , CPU_model|EXE|ALU|Add1~130, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~49 , CPU_model|EXE|ALU|Add1~49, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~53 , CPU_model|EXE|ALU|Add1~53, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~81 , CPU_model|EXE|ALU|Add1~81, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~77 , CPU_model|EXE|ALU|Add1~77, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~2 , CPU_model|EXE|ALU|ShiftLeft0~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~3 , CPU_model|EXE|ALU|ShiftLeft0~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[2]~3 , CPU_model|EXE|alua[2]~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~35 , CPU_model|EXE|ALU|ShiftLeft0~35, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[5] , CPU_model|DEReg|ea[5], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[11] , CPU_model|DEReg|eimm[11], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[5]~16 , CPU_model|EXE|alua[5]~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~113 , CPU_model|EXE|ealu[5]~113, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~41 , CPU_model|IF|Add0~41, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~45 , CPU_model|IF|Add0~45, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[5] , CPU_model|IR|pc4_r|q[5], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[5] , CPU_model|DEReg|epc4[5], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[4] , CPU_model|IR|pc4_r|q[4], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[4] , CPU_model|DEReg|epc4[4], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~33 , CPU_model|EXE|Add0~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~65 , CPU_model|EXE|Add0~65, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~33 , CPU_model|EXE|ALU|Add0~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~73 , CPU_model|EXE|ALU|Add0~73, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[24] , CPU_model|DEReg|epc4[24], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[12] , CPU_model|DEReg|eimm[12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~3 , CPU_model|ID|Mux30~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~0 , CPU_model|ID|Mux30~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][6]~feeder , CPU_model|ID|RF|register[5][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][6] , CPU_model|ID|RF|register[5][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][6] , CPU_model|ID|RF|register[6][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][6] , CPU_model|ID|RF|register[4][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][6] , CPU_model|ID|RF|register[7][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~5 , CPU_model|ID|Mux25~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][6] , CPU_model|ID|RF|register[2][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~1 , CPU_model|ID|Mux30~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][6] , CPU_model|ID|RF|register[3][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][6] , CPU_model|ID|RF|register[1][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~6 , CPU_model|ID|Mux25~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][6]~feeder , CPU_model|ID|RF|register[24][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][6] , CPU_model|ID|RF|register[24][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][6]~feeder , CPU_model|ID|RF|register[16][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][6] , CPU_model|ID|RF|register[16][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][6] , CPU_model|ID|RF|register[28][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][6] , CPU_model|ID|RF|register[20][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~0 , CPU_model|ID|Mux25~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][6]~feeder , CPU_model|ID|RF|register[26][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][6] , CPU_model|ID|RF|register[26][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][6]~feeder , CPU_model|ID|RF|register[18][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][6] , CPU_model|ID|RF|register[18][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][6] , CPU_model|ID|RF|register[22][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][6] , CPU_model|ID|RF|register[30][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~2 , CPU_model|ID|Mux25~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][6] , CPU_model|ID|RF|register[21][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][6] , CPU_model|ID|RF|register[17][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][6] , CPU_model|ID|RF|register[25][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][6] , CPU_model|ID|RF|register[29][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~1 , CPU_model|ID|Mux25~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][6] , CPU_model|ID|RF|register[27][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][6] , CPU_model|ID|RF|register[31][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][6] , CPU_model|ID|RF|register[23][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~3 , CPU_model|ID|Mux25~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~4 , CPU_model|ID|Mux25~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][6]~feeder , CPU_model|ID|RF|register[9][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Decoder0~24 , CPU_model|ID|RF|Decoder0~24, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][6] , CPU_model|ID|RF|register[9][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][6] , CPU_model|ID|RF|register[10][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][6] , CPU_model|ID|RF|register[11][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][6]~feeder , CPU_model|ID|RF|register[8][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][6] , CPU_model|ID|RF|register[8][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~7 , CPU_model|ID|Mux25~7, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[23] , CPU_model|IR|ins_r|q[23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~2 , CPU_model|ID|Mux30~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][6]~feeder , CPU_model|ID|RF|register[15][6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][6] , CPU_model|ID|RF|register[15][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][6] , CPU_model|ID|RF|register[12][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][6] , CPU_model|ID|RF|register[14][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][6] , CPU_model|ID|RF|register[13][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~8 , CPU_model|ID|Mux25~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~9 , CPU_model|ID|Mux25~9, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[6] , CPU_model|EMReg|mb[6], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a30 , device_state_mem|altsyncram_component|auto_generated|ram_block1a30, DE10_Standard, 1
instance = comp, \Mux30~1 , Mux30~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[29]~30 , CPU_model|EXE|alub[29]~30, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[3] , CPU_model|DEReg|eimm[3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][13]~feeder , CPU_model|ID|RF|register[8][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][13] , CPU_model|ID|RF|register[8][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][13] , CPU_model|ID|RF|register[11][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][13] , CPU_model|ID|RF|register[9][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][13] , CPU_model|ID|RF|register[10][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~7 , CPU_model|ID|Mux50~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][13] , CPU_model|ID|RF|register[14][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][13] , CPU_model|ID|RF|register[15][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][13] , CPU_model|ID|RF|register[13][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][13] , CPU_model|ID|RF|register[12][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~8 , CPU_model|ID|Mux50~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][13] , CPU_model|ID|RF|register[3][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][13] , CPU_model|ID|RF|register[2][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][13] , CPU_model|ID|RF|register[5][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][13] , CPU_model|ID|RF|register[7][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][13] , CPU_model|ID|RF|register[6][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][13]~feeder , CPU_model|ID|RF|register[4][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][13] , CPU_model|ID|RF|register[4][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~5 , CPU_model|ID|Mux50~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~6 , CPU_model|ID|Mux50~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][13]~feeder , CPU_model|ID|RF|register[17][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][13] , CPU_model|ID|RF|register[17][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][13] , CPU_model|ID|RF|register[29][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][13] , CPU_model|ID|RF|register[21][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][13] , CPU_model|ID|RF|register[25][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~1 , CPU_model|ID|Mux50~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][13]~feeder , CPU_model|ID|RF|register[16][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][13] , CPU_model|ID|RF|register[16][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][13] , CPU_model|ID|RF|register[28][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][13]~feeder , CPU_model|ID|RF|register[24][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][13] , CPU_model|ID|RF|register[24][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][13] , CPU_model|ID|RF|register[20][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~0 , CPU_model|ID|Mux50~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][13] , CPU_model|ID|RF|register[30][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][13]~feeder , CPU_model|ID|RF|register[26][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][13] , CPU_model|ID|RF|register[26][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][13] , CPU_model|ID|RF|register[22][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][13]~feeder , CPU_model|ID|RF|register[18][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][13] , CPU_model|ID|RF|register[18][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~2 , CPU_model|ID|Mux50~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][13]~feeder , CPU_model|ID|RF|register[19][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][13] , CPU_model|ID|RF|register[19][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][13] , CPU_model|ID|RF|register[31][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][13]~feeder , CPU_model|ID|RF|register[27][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][13] , CPU_model|ID|RF|register[27][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][13] , CPU_model|ID|RF|register[23][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~3 , CPU_model|ID|Mux50~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~4 , CPU_model|ID|Mux50~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~9 , CPU_model|ID|Mux50~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~10 , CPU_model|ID|Mux50~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux50~11 , CPU_model|ID|Mux50~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[13] , CPU_model|DEReg|eb[13], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[13]~DUPLICATE , CPU_model|DEReg|eimm[13]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[13]~0 , CPU_model|EXE|alub[13]~0, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[31]~DUPLICATE , CPU_model|DEReg|eb[31]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[31]~31 , CPU_model|EXE|alub[31]~31, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~5 , CPU_model|EXE|ALU|ShiftRight1~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~0 , CPU_model|EXE|ALU|ShiftRight0~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~187 , CPU_model|EXE|ealu[29]~187, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[2] , CPU_model|DEReg|eimm[2], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[28]~19 , CPU_model|EXE|alua[28]~19, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[12] , CPU_model|EMReg|mb[12], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a20 , device_state_mem|altsyncram_component|auto_generated|ram_block1a20, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[27]~27 , CPU_model|EXE|alub[27]~27, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[4]~7 , CPU_model|EXE|alua[4]~7, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[26] , CPU_model|DEReg|epc4[26], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~89 , CPU_model|EXE|Add0~89, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~93 , CPU_model|EXE|Add0~93, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~97 , CPU_model|EXE|Add0~97, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[26]~DUPLICATE , CPU_model|DEReg|ea[26]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[0] , CPU_model|DEReg|eimm[0], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[26]~17 , CPU_model|EXE|alua[26]~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~169 , CPU_model|EXE|ealu[26]~169, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~167 , CPU_model|EXE|ealu[20]~167, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[20]~20 , CPU_model|EXE|alub[20]~20, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[26]~feeder , CPU_model|EMReg|mb[26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[26] , CPU_model|EMReg|mb[26], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[3] , CPU_model|EMReg|malu[3], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[4]~feeder , CPU_model|EMReg|malu[4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[4] , CPU_model|EMReg|malu[4], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[7] , CPU_model|EMReg|malu[7], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~57 , CPU_model|IF|Add0~57, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[8] , CPU_model|IR|pc4_r|q[8], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[8] , CPU_model|DEReg|epc4[8], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~49 , CPU_model|IF|Add0~49, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~53 , CPU_model|IF|Add0~53, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[7] , CPU_model|IR|pc4_r|q[7], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[7] , CPU_model|DEReg|epc4[7], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[6] , CPU_model|IR|pc4_r|q[6], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[6] , CPU_model|DEReg|epc4[6], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~61 , CPU_model|EXE|Add0~61, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~57 , CPU_model|EXE|Add0~57, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~53 , CPU_model|EXE|Add0~53, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[8] , CPU_model|EMReg|mb[8], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a16 , device_state_mem|altsyncram_component|auto_generated|ram_block1a16, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[24]~feeder , CPU_model|DEReg|ea[24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[24] , CPU_model|DEReg|ea[24], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~29 , CPU_model|EXE|ealu[20]~29, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[22] , CPU_model|DEReg|epc4[22], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[14]~feeder , CPU_model|MWReg|wmo[14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[14] , CPU_model|MWReg|wmo[14], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[14] , CPU_model|MWReg|walu[14], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[14]~14 , CPU_model|WBldw_WB|wdi[14]~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][14] , CPU_model|ID|RF|register[12][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][14] , CPU_model|ID|RF|register[15][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][14] , CPU_model|ID|RF|register[14][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][14] , CPU_model|ID|RF|register[13][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~8 , CPU_model|ID|Mux17~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][14] , CPU_model|ID|RF|register[8][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][14]~feeder , CPU_model|ID|RF|register[9][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][14] , CPU_model|ID|RF|register[9][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][14] , CPU_model|ID|RF|register[11][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][14] , CPU_model|ID|RF|register[10][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~7 , CPU_model|ID|Mux17~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][14]~feeder , CPU_model|ID|RF|register[24][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][14] , CPU_model|ID|RF|register[24][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][14]~feeder , CPU_model|ID|RF|register[16][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][14] , CPU_model|ID|RF|register[16][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][14] , CPU_model|ID|RF|register[28][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][14] , CPU_model|ID|RF|register[20][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~0 , CPU_model|ID|Mux17~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][14]~feeder , CPU_model|ID|RF|register[18][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][14] , CPU_model|ID|RF|register[18][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][14]~feeder , CPU_model|ID|RF|register[26][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][14] , CPU_model|ID|RF|register[26][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][14] , CPU_model|ID|RF|register[30][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][14] , CPU_model|ID|RF|register[22][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~2 , CPU_model|ID|Mux17~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][14]~feeder , CPU_model|ID|RF|register[17][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][14] , CPU_model|ID|RF|register[17][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][14] , CPU_model|ID|RF|register[21][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][14]~feeder , CPU_model|ID|RF|register[25][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][14] , CPU_model|ID|RF|register[25][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][14] , CPU_model|ID|RF|register[29][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~1 , CPU_model|ID|Mux17~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][14] , CPU_model|ID|RF|register[19][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][14] , CPU_model|ID|RF|register[27][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][14] , CPU_model|ID|RF|register[31][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][14] , CPU_model|ID|RF|register[23][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~3 , CPU_model|ID|Mux17~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~4 , CPU_model|ID|Mux17~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][14] , CPU_model|ID|RF|register[1][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][14] , CPU_model|ID|RF|register[5][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][14] , CPU_model|ID|RF|register[6][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][14] , CPU_model|ID|RF|register[7][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][14]~feeder , CPU_model|ID|RF|register[4][14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][14] , CPU_model|ID|RF|register[4][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~5 , CPU_model|ID|Mux17~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][14] , CPU_model|ID|RF|register[3][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][14] , CPU_model|ID|RF|register[2][14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~6 , CPU_model|ID|Mux17~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~9 , CPU_model|ID|Mux17~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~10 , CPU_model|ID|Mux17~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux17~11 , CPU_model|ID|Mux17~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~65 , CPU_model|IF|Add0~65, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~69 , CPU_model|IF|Add0~69, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[11] , CPU_model|IR|pc4_r|q[11], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~61 , CPU_model|IF|Add0~61, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[9] , CPU_model|IR|pc4_r|q[9], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[7]~DUPLICATE , CPU_model|IR|ins_r|q[7]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~1 , CPU_model|ID|Add0~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~5 , CPU_model|ID|Add0~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~9 , CPU_model|ID|Add0~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~13 , CPU_model|ID|Add0~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~17 , CPU_model|ID|Add0~17, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~21 , CPU_model|ID|Add0~21, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~25 , CPU_model|ID|Add0~25, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~29 , CPU_model|ID|Add0~29, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~33 , CPU_model|ID|Add0~33, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~37 , CPU_model|ID|Add0~37, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~73 , CPU_model|ID|Add0~73, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[10] , CPU_model|IR|ins_r|q[10], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource[0]~0 , CPU_model|ID|CU|pcsource[0]~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource[1] , CPU_model|ID|CU|pcsource[1], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux19~0 , CPU_model|IF|Mux19~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[12] , CPU_model|PC|PC|q[12], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~73 , CPU_model|IF|Add0~73, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[12] , CPU_model|IR|pc4_r|q[12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~41 , CPU_model|ID|Add0~41, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~45 , CPU_model|ID|Add0~45, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux17~0 , CPU_model|IF|Mux17~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[14] , CPU_model|PC|PC|q[14], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~1 , CPU_model|IF|Add0~1, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~5 , CPU_model|IF|Add0~5, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[14] , CPU_model|IR|pc4_r|q[14], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~49 , CPU_model|ID|Add0~49, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~53 , CPU_model|ID|Add0~53, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~57 , CPU_model|ID|Add0~57, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux14~0 , CPU_model|IF|Mux14~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[17] , CPU_model|PC|PC|q[17], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~9 , CPU_model|IF|Add0~9, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~13 , CPU_model|IF|Add0~13, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~17 , CPU_model|IF|Add0~17, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[17] , CPU_model|IR|pc4_r|q[17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~61 , CPU_model|ID|Add0~61, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~65 , CPU_model|ID|Add0~65, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~13 , CPU_model|ID|Mux18~13, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[19] , CPU_model|MWReg|wmo[19], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[19] , CPU_model|MWReg|walu[19], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[19]~19 , CPU_model|WBldw_WB|wdi[19]~19, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][19]~feeder , CPU_model|ID|RF|register[1][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][19] , CPU_model|ID|RF|register[1][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][19] , CPU_model|ID|RF|register[2][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][19] , CPU_model|ID|RF|register[3][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][19] , CPU_model|ID|RF|register[5][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][19] , CPU_model|ID|RF|register[6][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][19] , CPU_model|ID|RF|register[4][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][19] , CPU_model|ID|RF|register[7][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~5 , CPU_model|ID|Mux12~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~6 , CPU_model|ID|Mux12~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][19]~feeder , CPU_model|ID|RF|register[9][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][19] , CPU_model|ID|RF|register[9][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][19]~feeder , CPU_model|ID|RF|register[8][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][19] , CPU_model|ID|RF|register[8][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][19] , CPU_model|ID|RF|register[11][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][19] , CPU_model|ID|RF|register[10][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~7 , CPU_model|ID|Mux12~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][19]~feeder , CPU_model|ID|RF|register[26][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][19] , CPU_model|ID|RF|register[26][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][19] , CPU_model|ID|RF|register[18][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][19] , CPU_model|ID|RF|register[30][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][19] , CPU_model|ID|RF|register[22][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~2 , CPU_model|ID|Mux12~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][19] , CPU_model|ID|RF|register[25][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][19]~feeder , CPU_model|ID|RF|register[17][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][19] , CPU_model|ID|RF|register[17][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][19] , CPU_model|ID|RF|register[29][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][19] , CPU_model|ID|RF|register[21][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~1 , CPU_model|ID|Mux12~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][19]~feeder , CPU_model|ID|RF|register[16][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][19] , CPU_model|ID|RF|register[16][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][19] , CPU_model|ID|RF|register[20][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][19] , CPU_model|ID|RF|register[28][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][19]~feeder , CPU_model|ID|RF|register[24][19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][19] , CPU_model|ID|RF|register[24][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~0 , CPU_model|ID|Mux12~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][19] , CPU_model|ID|RF|register[19][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][19] , CPU_model|ID|RF|register[27][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][19] , CPU_model|ID|RF|register[31][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][19] , CPU_model|ID|RF|register[23][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~3 , CPU_model|ID|Mux12~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~4 , CPU_model|ID|Mux12~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][19] , CPU_model|ID|RF|register[12][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][19] , CPU_model|ID|RF|register[15][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][19] , CPU_model|ID|RF|register[14][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][19] , CPU_model|ID|RF|register[13][19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~8 , CPU_model|ID|Mux12~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~9 , CPU_model|ID|Mux12~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~10 , CPU_model|ID|Mux12~10, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[19] , CPU_model|DEReg|ea[19], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~51 , CPU_model|EXE|ealu[19]~51, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~5 , CPU_model|EXE|ALU|r~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~50 , CPU_model|EXE|ealu[19]~50, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[7] , CPU_model|MWReg|walu[7], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[7] , CPU_model|EMReg|mb[7], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a31 , device_state_mem|altsyncram_component|auto_generated|ram_block1a31, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[15] , CPU_model|DEReg|eimm[15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~10 , CPU_model|ID|Mux22~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][9] , CPU_model|ID|RF|register[23][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][9]~feeder , CPU_model|ID|RF|register[19][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][9] , CPU_model|ID|RF|register[19][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][9]~feeder , CPU_model|ID|RF|register[27][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][9] , CPU_model|ID|RF|register[27][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][9] , CPU_model|ID|RF|register[31][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~3 , CPU_model|ID|Mux22~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][9] , CPU_model|ID|RF|register[21][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][9]~feeder , CPU_model|ID|RF|register[25][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][9] , CPU_model|ID|RF|register[25][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][9] , CPU_model|ID|RF|register[29][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][9]~feeder , CPU_model|ID|RF|register[17][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][9] , CPU_model|ID|RF|register[17][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~1 , CPU_model|ID|Mux22~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][9]~feeder , CPU_model|ID|RF|register[24][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][9] , CPU_model|ID|RF|register[24][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][9]~feeder , CPU_model|ID|RF|register[16][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][9] , CPU_model|ID|RF|register[16][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][9] , CPU_model|ID|RF|register[28][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][9] , CPU_model|ID|RF|register[20][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~0 , CPU_model|ID|Mux22~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][9]~feeder , CPU_model|ID|RF|register[26][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][9] , CPU_model|ID|RF|register[26][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][9]~feeder , CPU_model|ID|RF|register[18][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][9] , CPU_model|ID|RF|register[18][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][9] , CPU_model|ID|RF|register[22][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][9] , CPU_model|ID|RF|register[30][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~2 , CPU_model|ID|Mux22~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~4 , CPU_model|ID|Mux22~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][9]~feeder , CPU_model|ID|RF|register[8][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][9] , CPU_model|ID|RF|register[8][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][9]~feeder , CPU_model|ID|RF|register[9][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][9] , CPU_model|ID|RF|register[9][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][9] , CPU_model|ID|RF|register[11][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][9] , CPU_model|ID|RF|register[10][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~7 , CPU_model|ID|Mux22~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][9] , CPU_model|ID|RF|register[6][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][9]~feeder , CPU_model|ID|RF|register[4][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][9] , CPU_model|ID|RF|register[4][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][9] , CPU_model|ID|RF|register[7][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][9] , CPU_model|ID|RF|register[5][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~5 , CPU_model|ID|Mux22~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][9]~feeder , CPU_model|ID|RF|register[1][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][9] , CPU_model|ID|RF|register[1][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][9] , CPU_model|ID|RF|register[3][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][9] , CPU_model|ID|RF|register[2][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~6 , CPU_model|ID|Mux22~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][9] , CPU_model|ID|RF|register[13][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][9] , CPU_model|ID|RF|register[15][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][9]~feeder , CPU_model|ID|RF|register[12][9]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][9] , CPU_model|ID|RF|register[12][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~8 , CPU_model|ID|Mux22~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~9 , CPU_model|ID|Mux22~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~11 , CPU_model|ID|Mux22~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[9] , CPU_model|DEReg|ea[9], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[9]~12 , CPU_model|EXE|alua[9]~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~78 , CPU_model|EXE|ealu[10]~78, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[25]~25 , CPU_model|EXE|alub[25]~25, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~101 , CPU_model|ID|Add0~101, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~105 , CPU_model|ID|Add0~105, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux3~0 , CPU_model|IF|Mux3~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[28] , CPU_model|PC|PC|q[28], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~21 , CPU_model|IF|Add0~21, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~25 , CPU_model|IF|Add0~25, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~29 , CPU_model|IF|Add0~29, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~77 , CPU_model|IF|Add0~77, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~81 , CPU_model|IF|Add0~81, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~85 , CPU_model|IF|Add0~85, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~89 , CPU_model|IF|Add0~89, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~93 , CPU_model|IF|Add0~93, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~97 , CPU_model|IF|Add0~97, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~101 , CPU_model|IF|Add0~101, DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~105 , CPU_model|IF|Add0~105, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[28] , CPU_model|IR|pc4_r|q[28], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[28] , CPU_model|DEReg|epc4[28], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~101 , CPU_model|EXE|Add0~101, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~105 , CPU_model|EXE|Add0~105, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~176 , CPU_model|EXE|ealu[28]~176, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[16]~16 , CPU_model|EXE|alub[16]~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~15 , CPU_model|EXE|ALU|ShiftLeft0~15, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[22] , CPU_model|DEReg|ea[22], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[21] , CPU_model|DEReg|ea[21], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[19] , CPU_model|DEReg|epc4[19], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[17] , CPU_model|DEReg|epc4[17], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[14] , CPU_model|DEReg|epc4[14], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[12] , CPU_model|DEReg|epc4[12], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[11] , CPU_model|DEReg|epc4[11], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[10] , CPU_model|DEReg|epc4[10], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[9] , CPU_model|DEReg|epc4[9], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~49 , CPU_model|EXE|Add0~49, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~45 , CPU_model|EXE|Add0~45, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~41 , CPU_model|EXE|Add0~41, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~37 , CPU_model|EXE|Add0~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~1 , CPU_model|EXE|Add0~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~5 , CPU_model|EXE|Add0~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~9 , CPU_model|EXE|Add0~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~13 , CPU_model|EXE|Add0~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~17 , CPU_model|EXE|Add0~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~21 , CPU_model|EXE|Add0~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~25 , CPU_model|EXE|Add0~25, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~29 , CPU_model|EXE|Add0~29, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~55 , CPU_model|EXE|ealu[20]~55, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[20]~feeder , CPU_model|MWReg|walu[20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[20] , CPU_model|MWReg|walu[20], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[20] , CPU_model|EMReg|mb[20], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a12 , device_state_mem|altsyncram_component|auto_generated|ram_block1a12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~10 , CPU_model|ID|Mux21~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][10] , CPU_model|ID|RF|register[2][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][10]~DUPLICATE , CPU_model|ID|RF|register[1][10]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][10]~feeder , CPU_model|ID|RF|register[4][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][10] , CPU_model|ID|RF|register[4][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][10] , CPU_model|ID|RF|register[6][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][10] , CPU_model|ID|RF|register[7][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][10] , CPU_model|ID|RF|register[5][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~5 , CPU_model|ID|Mux21~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~6 , CPU_model|ID|Mux21~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][10] , CPU_model|ID|RF|register[13][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][10] , CPU_model|ID|RF|register[15][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][10]~feeder , CPU_model|ID|RF|register[12][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][10] , CPU_model|ID|RF|register[12][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][10] , CPU_model|ID|RF|register[14][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~8 , CPU_model|ID|Mux21~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][10] , CPU_model|ID|RF|register[23][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][10]~feeder , CPU_model|ID|RF|register[27][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][10] , CPU_model|ID|RF|register[27][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][10]~feeder , CPU_model|ID|RF|register[19][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][10] , CPU_model|ID|RF|register[19][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][10] , CPU_model|ID|RF|register[31][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~3 , CPU_model|ID|Mux21~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][10]~feeder , CPU_model|ID|RF|register[16][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][10] , CPU_model|ID|RF|register[16][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][10]~feeder , CPU_model|ID|RF|register[24][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][10] , CPU_model|ID|RF|register[24][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][10] , CPU_model|ID|RF|register[28][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][10] , CPU_model|ID|RF|register[20][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~0 , CPU_model|ID|Mux21~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][10]~feeder , CPU_model|ID|RF|register[26][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][10] , CPU_model|ID|RF|register[26][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][10]~feeder , CPU_model|ID|RF|register[18][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][10] , CPU_model|ID|RF|register[18][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][10] , CPU_model|ID|RF|register[22][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][10] , CPU_model|ID|RF|register[30][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~2 , CPU_model|ID|Mux21~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][10]~feeder , CPU_model|ID|RF|register[25][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][10] , CPU_model|ID|RF|register[25][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][10]~feeder , CPU_model|ID|RF|register[17][10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][10] , CPU_model|ID|RF|register[17][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][10] , CPU_model|ID|RF|register[29][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][10] , CPU_model|ID|RF|register[21][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~1 , CPU_model|ID|Mux21~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~4 , CPU_model|ID|Mux21~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][10] , CPU_model|ID|RF|register[8][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][10] , CPU_model|ID|RF|register[10][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][10] , CPU_model|ID|RF|register[9][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][10] , CPU_model|ID|RF|register[11][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~7 , CPU_model|ID|Mux21~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~9 , CPU_model|ID|Mux21~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~11 , CPU_model|ID|Mux21~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[10] , CPU_model|DEReg|ea[10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~10 , CPU_model|ID|Mux23~10, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[8] , CPU_model|MWReg|wmo[8], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[8] , CPU_model|MWReg|walu[8], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[8]~8 , CPU_model|WBldw_WB|wdi[8]~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][8]~feeder , CPU_model|ID|RF|register[4][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][8] , CPU_model|ID|RF|register[4][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][8] , CPU_model|ID|RF|register[6][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][8] , CPU_model|ID|RF|register[7][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][8]~feeder , CPU_model|ID|RF|register[5][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][8] , CPU_model|ID|RF|register[5][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~5 , CPU_model|ID|Mux23~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][8]~feeder , CPU_model|ID|RF|register[1][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][8] , CPU_model|ID|RF|register[1][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][8] , CPU_model|ID|RF|register[3][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][8] , CPU_model|ID|RF|register[2][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~6 , CPU_model|ID|Mux23~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][8]~feeder , CPU_model|ID|RF|register[8][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][8] , CPU_model|ID|RF|register[8][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][8] , CPU_model|ID|RF|register[10][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][8]~feeder , CPU_model|ID|RF|register[9][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][8] , CPU_model|ID|RF|register[9][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][8] , CPU_model|ID|RF|register[11][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~7 , CPU_model|ID|Mux23~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][8] , CPU_model|ID|RF|register[12][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][8]~feeder , CPU_model|ID|RF|register[15][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][8] , CPU_model|ID|RF|register[15][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][8] , CPU_model|ID|RF|register[14][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][8] , CPU_model|ID|RF|register[13][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~8 , CPU_model|ID|Mux23~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][8] , CPU_model|ID|RF|register[24][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][8] , CPU_model|ID|RF|register[20][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][8] , CPU_model|ID|RF|register[28][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][8] , CPU_model|ID|RF|register[16][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~0 , CPU_model|ID|Mux23~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][8]~feeder , CPU_model|ID|RF|register[25][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][8] , CPU_model|ID|RF|register[25][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][8]~feeder , CPU_model|ID|RF|register[17][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][8] , CPU_model|ID|RF|register[17][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][8] , CPU_model|ID|RF|register[29][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][8] , CPU_model|ID|RF|register[21][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~1 , CPU_model|ID|Mux23~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][8] , CPU_model|ID|RF|register[23][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][8]~feeder , CPU_model|ID|RF|register[19][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][8] , CPU_model|ID|RF|register[19][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][8] , CPU_model|ID|RF|register[31][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][8]~feeder , CPU_model|ID|RF|register[27][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][8] , CPU_model|ID|RF|register[27][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~3 , CPU_model|ID|Mux23~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][8] , CPU_model|ID|RF|register[22][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][8]~feeder , CPU_model|ID|RF|register[18][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][8] , CPU_model|ID|RF|register[18][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][8]~feeder , CPU_model|ID|RF|register[26][8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][8] , CPU_model|ID|RF|register[26][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][8] , CPU_model|ID|RF|register[30][8], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~2 , CPU_model|ID|Mux23~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~4 , CPU_model|ID|Mux23~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~9 , CPU_model|ID|Mux23~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~11 , CPU_model|ID|Mux23~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[8]~feeder , CPU_model|DEReg|ea[8]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[8]~DUPLICATE , CPU_model|DEReg|ea[8]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[13] , CPU_model|DEReg|eimm[13], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[7] , CPU_model|DEReg|ea[7], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~33 , CPU_model|EXE|ALU|Add1~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~73 , CPU_model|EXE|ALU|Add1~73, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~69 , CPU_model|EXE|ALU|Add1~69, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~65 , CPU_model|EXE|ALU|Add1~65, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~61 , CPU_model|EXE|ALU|Add1~61, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~57 , CPU_model|EXE|ALU|Add1~57, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~45 , CPU_model|EXE|ALU|Add1~45, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[10]~11 , CPU_model|EXE|alua[10]~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[24]~24 , CPU_model|EXE|alub[24]~24, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~8 , CPU_model|EXE|ALU|ShiftRight1~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[21]~21 , CPU_model|EXE|alub[21]~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[18]~18 , CPU_model|EXE|alub[18]~18, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~7 , CPU_model|EXE|ALU|ShiftRight1~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~9 , CPU_model|EXE|ALU|ShiftRight0~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[11]~194 , CPU_model|EXE|ealu[11]~194, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[11] , CPU_model|EMReg|malu[11], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[12] , CPU_model|EMReg|malu[12], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~29 , VGA_model|Sc|V|Add0~29, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[0] , VGA_model|Sc|V|x_cnt[0], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~25 , VGA_model|Sc|V|Add0~25, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[1] , VGA_model|Sc|V|x_cnt[1], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~21 , VGA_model|Sc|V|Add0~21, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[2] , VGA_model|Sc|V|x_cnt[2], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~17 , VGA_model|Sc|V|Add0~17, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[3] , VGA_model|Sc|V|x_cnt[3], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~13 , VGA_model|Sc|V|Add0~13, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[4] , VGA_model|Sc|V|x_cnt[4], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~37 , VGA_model|Sc|V|Add0~37, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt~2 , VGA_model|Sc|V|x_cnt~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[5] , VGA_model|Sc|V|x_cnt[5], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~33 , VGA_model|Sc|V|Add0~33, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[6] , VGA_model|Sc|V|x_cnt[6], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~9 , VGA_model|Sc|V|Add0~9, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[7] , VGA_model|Sc|V|x_cnt[7], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~5 , VGA_model|Sc|V|Add0~5, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt~1 , VGA_model|Sc|V|x_cnt~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[8] , VGA_model|Sc|V|x_cnt[8], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Equal0~1 , VGA_model|Sc|V|Equal0~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Equal0~0 , VGA_model|Sc|V|Equal0~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Equal0~2 , VGA_model|Sc|V|Equal0~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add0~1 , VGA_model|Sc|V|Add0~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt~0 , VGA_model|Sc|V|x_cnt~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|x_cnt[9] , VGA_model|Sc|V|x_cnt[9], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan2~0 , VGA_model|Sc|V|LessThan2~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan2~1 , VGA_model|Sc|V|LessThan2~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|h_addr[0]~0 , VGA_model|Sc|V|h_addr[0]~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|h_valid~0 , VGA_model|Sc|V|h_valid~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|h_addr[1]~1 , VGA_model|Sc|V|h_addr[1]~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|h_addr[2]~2 , VGA_model|Sc|V|h_addr[2]~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|h_addr[2]~2_wirecell , VGA_model|Sc|V|h_addr[2]~2_wirecell, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan2~2 , VGA_model|Sc|V|LessThan2~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan3~0 , VGA_model|Sc|V|LessThan3~0, DE10_Standard, 1
instance = comp, \VGA_model|Add0~21 , VGA_model|Add0~21, DE10_Standard, 1
instance = comp, \VGA_model|Add0~13 , VGA_model|Add0~13, DE10_Standard, 1
instance = comp, \VGA_model|Add0~17 , VGA_model|Add0~17, DE10_Standard, 1
instance = comp, \VGA_model|Add6~30 , VGA_model|Add6~30, DE10_Standard, 1
instance = comp, \VGA_model|Add6~13 , VGA_model|Add6~13, DE10_Standard, 1
instance = comp, \VGA_model|Add0~9 , VGA_model|Add0~9, DE10_Standard, 1
instance = comp, \VGA_model|Add6~17 , VGA_model|Add6~17, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add2~1 , VGA_model|Sc|V|Add2~1, DE10_Standard, 1
instance = comp, \VGA_model|Add0~5 , VGA_model|Add0~5, DE10_Standard, 1
instance = comp, \VGA_model|Add6~21 , VGA_model|Add6~21, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add2~2 , VGA_model|Sc|V|Add2~2, DE10_Standard, 1
instance = comp, \VGA_model|Add0~25 , VGA_model|Add0~25, DE10_Standard, 1
instance = comp, \VGA_model|Add6~25 , VGA_model|Add6~25, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add2~0 , VGA_model|Sc|V|Add2~0, DE10_Standard, 1
instance = comp, \VGA_model|Add0~29 , VGA_model|Add0~29, DE10_Standard, 1
instance = comp, \VGA_model|Add6~5 , VGA_model|Add6~5, DE10_Standard, 1
instance = comp, \VGA_model|Add0~1 , VGA_model|Add0~1, DE10_Standard, 1
instance = comp, \VGA_model|Add6~9 , VGA_model|Add6~9, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add2~3 , VGA_model|Sc|V|Add2~3, DE10_Standard, 1
instance = comp, \VGA_model|Add0~33 , VGA_model|Add0~33, DE10_Standard, 1
instance = comp, \VGA_model|Add6~1 , VGA_model|Add6~1, DE10_Standard, 1
instance = comp, \VGA_model|L|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|L|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \r_w_addr~0 , r_w_addr~0, DE10_Standard, 1
instance = comp, \r_w_addr[2] , r_w_addr[2], DE10_Standard, 1
instance = comp, \r_w_addr~1 , r_w_addr~1, DE10_Standard, 1
instance = comp, \r_w_addr[3] , r_w_addr[3], DE10_Standard, 1
instance = comp, \r_w_addr~2 , r_w_addr~2, DE10_Standard, 1
instance = comp, \r_w_addr[4] , r_w_addr[4], DE10_Standard, 1
instance = comp, \r_w_addr~3 , r_w_addr~3, DE10_Standard, 1
instance = comp, \r_w_addr[5] , r_w_addr[5], DE10_Standard, 1
instance = comp, \VGA_model|L|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|L|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \r_w_addr~4 , r_w_addr~4, DE10_Standard, 1
instance = comp, \r_w_addr[6] , r_w_addr[6], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~5 , VGA_model|Sc|V|Add1~5, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~9 , VGA_model|Sc|V|Add1~9, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[3] , VGA_model|Sc|V|y_cnt[3], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~17 , VGA_model|Sc|V|Add1~17, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[4] , VGA_model|Sc|V|y_cnt[4], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~13 , VGA_model|Sc|V|Add1~13, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[5] , VGA_model|Sc|V|y_cnt[5], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~21 , VGA_model|Sc|V|Add1~21, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[6] , VGA_model|Sc|V|y_cnt[6], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~29 , VGA_model|Sc|V|Add1~29, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[7] , VGA_model|Sc|V|y_cnt[7], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~25 , VGA_model|Sc|V|Add1~25, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[8] , VGA_model|Sc|V|y_cnt[8], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|always1~0 , VGA_model|Sc|V|always1~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~1 , VGA_model|Sc|V|Add1~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[9] , VGA_model|Sc|V|y_cnt[9], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|always1~1 , VGA_model|Sc|V|always1~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|always1~2 , VGA_model|Sc|V|always1~2, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~37 , VGA_model|Sc|V|Add1~37, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt~0 , VGA_model|Sc|V|y_cnt~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[0] , VGA_model|Sc|V|y_cnt[0], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add1~33 , VGA_model|Sc|V|Add1~33, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[1] , VGA_model|Sc|V|y_cnt[1], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[2]~DUPLICATE , VGA_model|Sc|V|y_cnt[2]~DUPLICATE, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan1~0 , VGA_model|Sc|V|LessThan1~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|y_cnt[2] , VGA_model|Sc|V|y_cnt[2], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan4~0 , VGA_model|Sc|V|LessThan4~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan4~1 , VGA_model|Sc|V|LessThan4~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~1 , VGA_model|Sc|V|Add3~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~5 , VGA_model|Sc|V|Add3~5, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~13 , VGA_model|Sc|V|Add3~13, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~17 , VGA_model|Sc|V|Add3~17, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~25 , VGA_model|Sc|V|Add3~25, DE10_Standard, 1
instance = comp, \VGA_model|Add3~13 , VGA_model|Add3~13, DE10_Standard, 1
instance = comp, \VGA_model|Add3~9 , VGA_model|Add3~9, DE10_Standard, 1
instance = comp, \VGA_model|Add3~5 , VGA_model|Add3~5, DE10_Standard, 1
instance = comp, \VGA_model|Add3~17 , VGA_model|Add3~17, DE10_Standard, 1
instance = comp, \VGA_model|Add3~25 , VGA_model|Add3~25, DE10_Standard, 1
instance = comp, \VGA_model|Add7~34 , VGA_model|Add7~34, DE10_Standard, 1
instance = comp, \VGA_model|Add7~26 , VGA_model|Add7~26, DE10_Standard, 1
instance = comp, \VGA_model|Add7~1 , VGA_model|Add7~1, DE10_Standard, 1
instance = comp, \VGA_model|Add7~5 , VGA_model|Add7~5, DE10_Standard, 1
instance = comp, \VGA_model|Add7~29 , VGA_model|Add7~29, DE10_Standard, 1
instance = comp, \r_w_addr~5 , r_w_addr~5, DE10_Standard, 1
instance = comp, \r_w_addr[7] , r_w_addr[7], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~21 , VGA_model|Sc|V|Add3~21, DE10_Standard, 1
instance = comp, \VGA_model|Add3~21 , VGA_model|Add3~21, DE10_Standard, 1
instance = comp, \VGA_model|Add7~17 , VGA_model|Add7~17, DE10_Standard, 1
instance = comp, \r_w_addr~6 , r_w_addr~6, DE10_Standard, 1
instance = comp, \r_w_addr[8] , r_w_addr[8], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~9 , VGA_model|Sc|V|Add3~9, DE10_Standard, 1
instance = comp, \VGA_model|Add3~1 , VGA_model|Add3~1, DE10_Standard, 1
instance = comp, \VGA_model|Add7~21 , VGA_model|Add7~21, DE10_Standard, 1
instance = comp, \r_w_addr~7 , r_w_addr~7, DE10_Standard, 1
instance = comp, \r_w_addr[9] , r_w_addr[9], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~29 , VGA_model|Sc|V|Add3~29, DE10_Standard, 1
instance = comp, \VGA_model|Add3~29 , VGA_model|Add3~29, DE10_Standard, 1
instance = comp, \VGA_model|Add7~9 , VGA_model|Add7~9, DE10_Standard, 1
instance = comp, \r_w_addr~8 , r_w_addr~8, DE10_Standard, 1
instance = comp, \r_w_addr[10] , r_w_addr[10], DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|Add3~33 , VGA_model|Sc|V|Add3~33, DE10_Standard, 1
instance = comp, \VGA_model|Add3~33 , VGA_model|Add3~33, DE10_Standard, 1
instance = comp, \VGA_model|Add7~13 , VGA_model|Add7~13, DE10_Standard, 1
instance = comp, \r_w_addr~9 , r_w_addr~9, DE10_Standard, 1
instance = comp, \r_w_addr[11] , r_w_addr[11], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[19]~feeder , CPU_model|EMReg|mb[19]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[19] , CPU_model|EMReg|mb[19], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[11]~feeder , CPU_model|EMReg|mb[11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[11] , CPU_model|EMReg|mb[11], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[3] , CPU_model|EMReg|mb[3], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[3]~DUPLICATE , Keyboard_model|Ke|ascll[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[3] , Keyboard_model|s_data[3], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a2 , mem_model|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a19 , device_state_mem|altsyncram_component|auto_generated|ram_block1a19, DE10_Standard, 1
instance = comp, \Mux20~0 , Mux20~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[11]~feeder , CPU_model|MWReg|walu[11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[11] , CPU_model|MWReg|walu[11], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[11] , CPU_model|MWReg|wmo[11], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[11]~3 , CPU_model|WBldw_WB|wdi[11]~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][11] , CPU_model|ID|RF|register[15][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][11] , CPU_model|ID|RF|register[14][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][11] , CPU_model|ID|RF|register[13][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][11]~feeder , CPU_model|ID|RF|register[12][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][11] , CPU_model|ID|RF|register[12][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~8 , CPU_model|ID|Mux52~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][11]~feeder , CPU_model|ID|RF|register[9][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][11] , CPU_model|ID|RF|register[9][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][11]~feeder , CPU_model|ID|RF|register[8][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][11] , CPU_model|ID|RF|register[8][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][11] , CPU_model|ID|RF|register[10][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][11] , CPU_model|ID|RF|register[11][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~7 , CPU_model|ID|Mux52~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][11] , CPU_model|ID|RF|register[25][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][11] , CPU_model|ID|RF|register[29][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][11] , CPU_model|ID|RF|register[17][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][11] , CPU_model|ID|RF|register[21][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~1 , CPU_model|ID|Mux52~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][11] , CPU_model|ID|RF|register[31][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][11] , CPU_model|ID|RF|register[27][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][11] , CPU_model|ID|RF|register[23][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][11]~feeder , CPU_model|ID|RF|register[19][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][11] , CPU_model|ID|RF|register[19][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~3 , CPU_model|ID|Mux52~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][11] , CPU_model|ID|RF|register[16][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][11] , CPU_model|ID|RF|register[28][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][11] , CPU_model|ID|RF|register[20][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][11] , CPU_model|ID|RF|register[24][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~0 , CPU_model|ID|Mux52~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][11]~feeder , CPU_model|ID|RF|register[18][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][11] , CPU_model|ID|RF|register[18][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][11]~feeder , CPU_model|ID|RF|register[26][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][11] , CPU_model|ID|RF|register[26][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][11] , CPU_model|ID|RF|register[22][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][11] , CPU_model|ID|RF|register[30][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~2 , CPU_model|ID|Mux52~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~4 , CPU_model|ID|Mux52~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][11]~feeder , CPU_model|ID|RF|register[5][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][11] , CPU_model|ID|RF|register[5][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][11] , CPU_model|ID|RF|register[7][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][11] , CPU_model|ID|RF|register[4][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][11] , CPU_model|ID|RF|register[6][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~5 , CPU_model|ID|Mux52~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][11] , CPU_model|ID|RF|register[3][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][11] , CPU_model|ID|RF|register[2][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][11]~feeder , CPU_model|ID|RF|register[1][11]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][11] , CPU_model|ID|RF|register[1][11], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~6 , CPU_model|ID|Mux52~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~9 , CPU_model|ID|Mux52~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~10 , CPU_model|ID|Mux52~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux52~11 , CPU_model|ID|Mux52~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[11] , CPU_model|DEReg|eb[11], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[11]~2 , CPU_model|EXE|alub[11]~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~28 , CPU_model|EXE|ALU|ShiftRight1~28, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[9] , CPU_model|DEReg|eimm[9], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~79 , CPU_model|EXE|ealu[10]~79, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~1 , CPU_model|EXE|ALU|ShiftRight0~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~7 , CPU_model|EXE|ALU|ShiftRight0~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~8 , CPU_model|EXE|ALU|ShiftRight0~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~77 , CPU_model|EXE|ealu[10]~77, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[17]~17 , CPU_model|EXE|alub[17]~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~6 , CPU_model|EXE|ALU|ShiftRight1~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~80 , CPU_model|EXE|ealu[10]~80, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~81 , CPU_model|EXE|ealu[10]~81, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~6 , CPU_model|EXE|ALU|ShiftLeft0~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~8 , CPU_model|EXE|ALU|ShiftLeft0~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~30 , CPU_model|EXE|ALU|ShiftLeft0~30, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~76 , CPU_model|EXE|ealu[10]~76, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~69 , CPU_model|EXE|ALU|Add0~69, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~65 , CPU_model|EXE|ALU|Add0~65, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~61 , CPU_model|EXE|ALU|Add0~61, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~57 , CPU_model|EXE|ALU|Add0~57, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~45 , CPU_model|EXE|ALU|Add0~45, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[10]~82 , CPU_model|EXE|ealu[10]~82, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[10] , CPU_model|EMReg|malu[10], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[28]~feeder , CPU_model|EMReg|mb[28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[28] , CPU_model|EMReg|mb[28], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[4]~DUPLICATE , CPU_model|DEReg|eb[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[4] , CPU_model|EMReg|mb[4], DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[4] , Keyboard_model|s_data[4], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a3 , mem_model|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \Mux11~0 , Mux11~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[20] , CPU_model|MWReg|wmo[20], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[20]~20 , CPU_model|WBldw_WB|wdi[20]~20, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][20]~feeder , CPU_model|ID|RF|register[8][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][20] , CPU_model|ID|RF|register[8][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][20] , CPU_model|ID|RF|register[10][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][20] , CPU_model|ID|RF|register[11][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][20]~feeder , CPU_model|ID|RF|register[9][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][20] , CPU_model|ID|RF|register[9][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~7 , CPU_model|ID|Mux11~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][20] , CPU_model|ID|RF|register[4][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][20] , CPU_model|ID|RF|register[6][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][20] , CPU_model|ID|RF|register[5][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][20] , CPU_model|ID|RF|register[7][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~5 , CPU_model|ID|Mux11~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][20] , CPU_model|ID|RF|register[1][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][20] , CPU_model|ID|RF|register[3][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][20] , CPU_model|ID|RF|register[2][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~6 , CPU_model|ID|Mux11~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][20] , CPU_model|ID|RF|register[22][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][20]~feeder , CPU_model|ID|RF|register[18][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][20] , CPU_model|ID|RF|register[18][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][20] , CPU_model|ID|RF|register[30][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][20]~feeder , CPU_model|ID|RF|register[26][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][20] , CPU_model|ID|RF|register[26][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~2 , CPU_model|ID|Mux11~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][20] , CPU_model|ID|RF|register[21][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][20]~feeder , CPU_model|ID|RF|register[17][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][20] , CPU_model|ID|RF|register[17][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][20] , CPU_model|ID|RF|register[29][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][20]~feeder , CPU_model|ID|RF|register[25][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][20] , CPU_model|ID|RF|register[25][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~1 , CPU_model|ID|Mux11~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][20] , CPU_model|ID|RF|register[20][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][20]~feeder , CPU_model|ID|RF|register[24][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][20] , CPU_model|ID|RF|register[24][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][20] , CPU_model|ID|RF|register[28][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][20]~feeder , CPU_model|ID|RF|register[16][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][20] , CPU_model|ID|RF|register[16][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~0 , CPU_model|ID|Mux11~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][20] , CPU_model|ID|RF|register[23][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][20]~feeder , CPU_model|ID|RF|register[27][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][20] , CPU_model|ID|RF|register[27][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][20] , CPU_model|ID|RF|register[31][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][20]~feeder , CPU_model|ID|RF|register[19][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][20] , CPU_model|ID|RF|register[19][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~3 , CPU_model|ID|Mux11~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~4 , CPU_model|ID|Mux11~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][20] , CPU_model|ID|RF|register[13][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][20]~feeder , CPU_model|ID|RF|register[15][20]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][20] , CPU_model|ID|RF|register[15][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][20] , CPU_model|ID|RF|register[14][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][20] , CPU_model|ID|RF|register[12][20], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~8 , CPU_model|ID|Mux11~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~9 , CPU_model|ID|Mux11~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~10 , CPU_model|ID|Mux11~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux11~11 , CPU_model|ID|Mux11~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[20] , CPU_model|DEReg|ea[20], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[18] , CPU_model|DEReg|ea[18], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~13 , CPU_model|EXE|ALU|Add1~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~17 , CPU_model|EXE|ALU|Add1~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~21 , CPU_model|EXE|ALU|Add1~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~25 , CPU_model|EXE|ALU|Add1~25, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~29 , CPU_model|EXE|ALU|Add1~29, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~85 , CPU_model|EXE|ALU|Add1~85, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~2 , CPU_model|EXE|ALU|ShiftRight1~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~14 , CPU_model|EXE|ALU|ShiftRight0~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~36 , CPU_model|EXE|ALU|ShiftRight1~36, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~133 , CPU_model|EXE|ealu[21]~133, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~8 , CPU_model|EXE|ALU|r~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~134 , CPU_model|EXE|ealu[21]~134, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[15]~feeder , CPU_model|EMReg|mb[15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[15] , CPU_model|EMReg|mb[15], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a23 , device_state_mem|altsyncram_component|auto_generated|ram_block1a23, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[22]~DUPLICATE , CPU_model|DEReg|eb[22]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[22]~feeder , CPU_model|EMReg|mb[22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[22] , CPU_model|EMReg|mb[22], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[14]~feeder , CPU_model|EMReg|mb[14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[14] , CPU_model|EMReg|mb[14], DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[7] , Keyboard_model|s_data[7], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a6 , mem_model|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \Mux16~0 , Mux16~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[15] , CPU_model|MWReg|walu[15], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[15] , CPU_model|MWReg|wmo[15], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[15]~15 , CPU_model|WBldw_WB|wdi[15]~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][15]~feeder , CPU_model|ID|RF|register[24][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][15] , CPU_model|ID|RF|register[24][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][15]~feeder , CPU_model|ID|RF|register[16][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][15] , CPU_model|ID|RF|register[16][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][15] , CPU_model|ID|RF|register[28][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][15] , CPU_model|ID|RF|register[20][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~0 , CPU_model|ID|Mux16~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][15] , CPU_model|ID|RF|register[18][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][15]~feeder , CPU_model|ID|RF|register[26][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][15] , CPU_model|ID|RF|register[26][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][15] , CPU_model|ID|RF|register[30][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][15] , CPU_model|ID|RF|register[22][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~2 , CPU_model|ID|Mux16~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][15]~feeder , CPU_model|ID|RF|register[25][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][15] , CPU_model|ID|RF|register[25][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][15]~feeder , CPU_model|ID|RF|register[17][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][15] , CPU_model|ID|RF|register[17][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][15] , CPU_model|ID|RF|register[29][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][15] , CPU_model|ID|RF|register[21][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~1 , CPU_model|ID|Mux16~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][15] , CPU_model|ID|RF|register[23][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][15] , CPU_model|ID|RF|register[27][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][15] , CPU_model|ID|RF|register[31][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][15] , CPU_model|ID|RF|register[19][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~3 , CPU_model|ID|Mux16~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~4 , CPU_model|ID|Mux16~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][15] , CPU_model|ID|RF|register[5][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][15]~feeder , CPU_model|ID|RF|register[4][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][15] , CPU_model|ID|RF|register[4][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][15] , CPU_model|ID|RF|register[7][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][15] , CPU_model|ID|RF|register[6][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~5 , CPU_model|ID|Mux16~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][15] , CPU_model|ID|RF|register[2][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][15] , CPU_model|ID|RF|register[3][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][15] , CPU_model|ID|RF|register[1][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~6 , CPU_model|ID|Mux16~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][15] , CPU_model|ID|RF|register[9][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][15]~feeder , CPU_model|ID|RF|register[8][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][15] , CPU_model|ID|RF|register[8][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][15] , CPU_model|ID|RF|register[10][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][15] , CPU_model|ID|RF|register[11][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~7 , CPU_model|ID|Mux16~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][15]~feeder , CPU_model|ID|RF|register[12][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][15] , CPU_model|ID|RF|register[12][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][15]~feeder , CPU_model|ID|RF|register[15][15]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][15]~DUPLICATE , CPU_model|ID|RF|register[15][15]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][15] , CPU_model|ID|RF|register[14][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][15] , CPU_model|ID|RF|register[13][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~8 , CPU_model|ID|Mux16~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~9 , CPU_model|ID|Mux16~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~10 , CPU_model|ID|Mux16~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux16~11 , CPU_model|ID|Mux16~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[15] , CPU_model|DEReg|ea[15], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[14] , CPU_model|DEReg|ea[14], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[13] , CPU_model|DEReg|ea[13], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[11] , CPU_model|DEReg|ea[11], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~41 , CPU_model|EXE|ALU|Add0~41, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~37 , CPU_model|EXE|ALU|Add0~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~1 , CPU_model|EXE|ALU|Add0~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~5 , CPU_model|EXE|ALU|Add0~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~9 , CPU_model|EXE|ALU|Add0~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~13 , CPU_model|EXE|ALU|Add0~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~17 , CPU_model|EXE|ALU|Add0~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~21 , CPU_model|EXE|ALU|Add0~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~25 , CPU_model|EXE|ALU|Add0~25, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~29 , CPU_model|EXE|ALU|Add0~29, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~85 , CPU_model|EXE|ALU|Add0~85, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~131 , CPU_model|EXE|ealu[17]~131, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~132 , CPU_model|EXE|ealu[21]~132, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[21] , CPU_model|DEReg|eb[21], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[21] , CPU_model|EMReg|mb[21], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a13 , device_state_mem|altsyncram_component|auto_generated|ram_block1a13, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[13]~feeder , CPU_model|EMReg|mb[13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[13] , CPU_model|EMReg|mb[13], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[5]~feeder , CPU_model|EMReg|mb[5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[5] , CPU_model|EMReg|mb[5], DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[5] , Keyboard_model|s_data[5], DE10_Standard, 1
instance = comp, \Keyboard_model|Ke|ascll[6]~DUPLICATE , Keyboard_model|Ke|ascll[6]~DUPLICATE, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[6] , Keyboard_model|s_data[6], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a5 , mem_model|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \Mux10~1 , Mux10~1, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[21] , CPU_model|MWReg|wmo[21], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~196 , CPU_model|EXE|ealu[21]~196, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[21] , CPU_model|EMReg|malu[21], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[21] , CPU_model|MWReg|walu[21], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[21]~21 , CPU_model|WBldw_WB|wdi[21]~21, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][21]~feeder , CPU_model|ID|RF|register[12][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][21] , CPU_model|ID|RF|register[12][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][21] , CPU_model|ID|RF|register[14][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][21] , CPU_model|ID|RF|register[15][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][21] , CPU_model|ID|RF|register[13][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~8 , CPU_model|ID|Mux42~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][21] , CPU_model|ID|RF|register[31][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][21]~feeder , CPU_model|ID|RF|register[27][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][21] , CPU_model|ID|RF|register[27][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][21] , CPU_model|ID|RF|register[23][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][21]~feeder , CPU_model|ID|RF|register[19][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][21] , CPU_model|ID|RF|register[19][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~3 , CPU_model|ID|Mux42~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][21] , CPU_model|ID|RF|register[24][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][21] , CPU_model|ID|RF|register[28][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][21] , CPU_model|ID|RF|register[16][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][21] , CPU_model|ID|RF|register[20][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~0 , CPU_model|ID|Mux42~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][21] , CPU_model|ID|RF|register[30][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][21]~feeder , CPU_model|ID|RF|register[26][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][21] , CPU_model|ID|RF|register[26][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][21] , CPU_model|ID|RF|register[18][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][21] , CPU_model|ID|RF|register[22][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~2 , CPU_model|ID|Mux42~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][21] , CPU_model|ID|RF|register[25][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][21] , CPU_model|ID|RF|register[29][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][21] , CPU_model|ID|RF|register[17][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][21] , CPU_model|ID|RF|register[21][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~1 , CPU_model|ID|Mux42~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~4 , CPU_model|ID|Mux42~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][21]~feeder , CPU_model|ID|RF|register[4][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][21] , CPU_model|ID|RF|register[4][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][21] , CPU_model|ID|RF|register[7][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][21]~feeder , CPU_model|ID|RF|register[5][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][21] , CPU_model|ID|RF|register[5][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][21] , CPU_model|ID|RF|register[6][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~5 , CPU_model|ID|Mux42~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][21]~feeder , CPU_model|ID|RF|register[1][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][21] , CPU_model|ID|RF|register[1][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][21] , CPU_model|ID|RF|register[2][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][21] , CPU_model|ID|RF|register[3][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~6 , CPU_model|ID|Mux42~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][21]~feeder , CPU_model|ID|RF|register[8][21]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][21] , CPU_model|ID|RF|register[8][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][21] , CPU_model|ID|RF|register[11][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][21] , CPU_model|ID|RF|register[10][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][21] , CPU_model|ID|RF|register[9][21], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~7 , CPU_model|ID|Mux42~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~9 , CPU_model|ID|Mux42~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~10 , CPU_model|ID|Mux42~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux42~11 , CPU_model|ID|Mux42~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[21]~DUPLICATE , CPU_model|DEReg|eb[21]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~89 , CPU_model|EXE|ALU|Add0~89, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~93 , CPU_model|EXE|ALU|Add0~93, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~146 , CPU_model|EXE|ealu[23]~146, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~12 , CPU_model|EXE|ALU|r~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~89 , CPU_model|EXE|ALU|Add1~89, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~93 , CPU_model|EXE|ALU|Add1~93, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~12 , CPU_model|EXE|ALU|ShiftRight1~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~14 , CPU_model|EXE|ALU|ShiftRight1~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~37 , CPU_model|EXE|ALU|ShiftRight1~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~4 , CPU_model|EXE|ALU|ShiftRight0~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~13 , CPU_model|EXE|ALU|ShiftRight0~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~147 , CPU_model|EXE|ealu[23]~147, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~148 , CPU_model|EXE|ealu[23]~148, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[31] , CPU_model|DEReg|eb[31], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[31] , CPU_model|EMReg|mb[31], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[23]~feeder , CPU_model|EMReg|mb[23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[23] , CPU_model|EMReg|mb[23], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a7 , mem_model|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a15 , device_state_mem|altsyncram_component|auto_generated|ram_block1a15, DE10_Standard, 1
instance = comp, \Mux8~0 , Mux8~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~198 , CPU_model|EXE|ealu[23]~198, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[23] , CPU_model|EMReg|malu[23], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[23] , CPU_model|MWReg|walu[23], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[23] , CPU_model|MWReg|wmo[23], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[23]~23 , CPU_model|WBldw_WB|wdi[23]~23, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][23]~feeder , CPU_model|ID|RF|register[9][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][23] , CPU_model|ID|RF|register[9][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][23] , CPU_model|ID|RF|register[8][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][23] , CPU_model|ID|RF|register[10][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][23] , CPU_model|ID|RF|register[11][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~7 , CPU_model|ID|Mux40~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][23] , CPU_model|ID|RF|register[12][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][23] , CPU_model|ID|RF|register[14][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][23] , CPU_model|ID|RF|register[13][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][23] , CPU_model|ID|RF|register[15][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~8 , CPU_model|ID|Mux40~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][23] , CPU_model|ID|RF|register[29][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][23] , CPU_model|ID|RF|register[17][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][23] , CPU_model|ID|RF|register[21][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][23] , CPU_model|ID|RF|register[25][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~1 , CPU_model|ID|Mux40~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][23] , CPU_model|ID|RF|register[28][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][23]~feeder , CPU_model|ID|RF|register[16][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][23] , CPU_model|ID|RF|register[16][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][23] , CPU_model|ID|RF|register[20][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][23]~feeder , CPU_model|ID|RF|register[24][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][23] , CPU_model|ID|RF|register[24][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~0 , CPU_model|ID|Mux40~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][23] , CPU_model|ID|RF|register[27][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][23] , CPU_model|ID|RF|register[31][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][23]~feeder , CPU_model|ID|RF|register[19][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][23] , CPU_model|ID|RF|register[19][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][23] , CPU_model|ID|RF|register[23][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~3 , CPU_model|ID|Mux40~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][23] , CPU_model|ID|RF|register[18][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][23]~feeder , CPU_model|ID|RF|register[26][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][23] , CPU_model|ID|RF|register[26][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][23] , CPU_model|ID|RF|register[30][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][23] , CPU_model|ID|RF|register[22][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~2 , CPU_model|ID|Mux40~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~4 , CPU_model|ID|Mux40~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][23] , CPU_model|ID|RF|register[1][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][23] , CPU_model|ID|RF|register[3][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][23] , CPU_model|ID|RF|register[7][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][23] , CPU_model|ID|RF|register[5][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][23]~feeder , CPU_model|ID|RF|register[4][23]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][23] , CPU_model|ID|RF|register[4][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][23] , CPU_model|ID|RF|register[6][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~5 , CPU_model|ID|Mux40~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][23] , CPU_model|ID|RF|register[2][23], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~6 , CPU_model|ID|Mux40~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~9 , CPU_model|ID|Mux40~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~10 , CPU_model|ID|Mux40~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~11 , CPU_model|ID|Mux40~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[23] , CPU_model|DEReg|eb[23], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[23]~23 , CPU_model|EXE|alub[23]~23, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~40 , CPU_model|EXE|ALU|ShiftLeft0~40, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~174 , CPU_model|EXE|ealu[28]~174, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~26 , CPU_model|EXE|ALU|ShiftLeft0~26, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~175 , CPU_model|EXE|ealu[28]~175, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~20 , CPU_model|EXE|ALU|ShiftLeft0~20, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~16 , CPU_model|EXE|ALU|ShiftLeft0~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~17 , CPU_model|EXE|ALU|ShiftLeft0~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~18 , CPU_model|EXE|ALU|ShiftLeft0~18, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~28 , CPU_model|EXE|ALU|ShiftLeft0~28, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~177 , CPU_model|EXE|ealu[28]~177, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~178 , CPU_model|EXE|ealu[28]~178, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[26] , CPU_model|DEReg|ea[26], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~97 , CPU_model|EXE|ALU|Add0~97, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~101 , CPU_model|EXE|ALU|Add0~101, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~159 , CPU_model|EXE|ealu[25]~159, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~97 , CPU_model|EXE|ALU|Add1~97, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~101 , CPU_model|EXE|ALU|Add1~101, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~16 , CPU_model|EXE|ALU|r~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~11 , CPU_model|EXE|ALU|ShiftRight0~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~160 , CPU_model|EXE|ealu[25]~160, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~161 , CPU_model|EXE|ealu[25]~161, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~200 , CPU_model|EXE|ealu[25]~200, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[25] , CPU_model|EMReg|malu[25], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[25] , CPU_model|MWReg|walu[25], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a1 , device_state_mem|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[9] , CPU_model|EMReg|mb[9], DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[2]~feeder , Keyboard_model|s_data[2]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[2] , Keyboard_model|s_data[2], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a1 , mem_model|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \Mux6~0 , Mux6~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[25]~feeder , CPU_model|MWReg|wmo[25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[25] , CPU_model|MWReg|wmo[25], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[25]~25 , CPU_model|WBldw_WB|wdi[25]~25, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][25]~feeder , CPU_model|ID|RF|register[12][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][25] , CPU_model|ID|RF|register[12][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][25] , CPU_model|ID|RF|register[13][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][25] , CPU_model|ID|RF|register[14][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][25] , CPU_model|ID|RF|register[15][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~8 , CPU_model|ID|Mux6~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][25]~feeder , CPU_model|ID|RF|register[5][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][25] , CPU_model|ID|RF|register[5][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][25] , CPU_model|ID|RF|register[6][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][25] , CPU_model|ID|RF|register[4][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][25] , CPU_model|ID|RF|register[7][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~5 , CPU_model|ID|Mux6~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][25] , CPU_model|ID|RF|register[2][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][25] , CPU_model|ID|RF|register[3][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][25] , CPU_model|ID|RF|register[1][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~6 , CPU_model|ID|Mux6~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][25]~feeder , CPU_model|ID|RF|register[9][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][25] , CPU_model|ID|RF|register[9][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][25]~feeder , CPU_model|ID|RF|register[8][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][25] , CPU_model|ID|RF|register[8][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][25] , CPU_model|ID|RF|register[11][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][25] , CPU_model|ID|RF|register[10][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~7 , CPU_model|ID|Mux6~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][25] , CPU_model|ID|RF|register[20][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][25]~feeder , CPU_model|ID|RF|register[16][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][25] , CPU_model|ID|RF|register[16][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][25] , CPU_model|ID|RF|register[28][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][25]~feeder , CPU_model|ID|RF|register[24][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][25] , CPU_model|ID|RF|register[24][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~0 , CPU_model|ID|Mux6~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][25] , CPU_model|ID|RF|register[18][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][25] , CPU_model|ID|RF|register[22][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][25] , CPU_model|ID|RF|register[30][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][25] , CPU_model|ID|RF|register[26][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~2 , CPU_model|ID|Mux6~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][25] , CPU_model|ID|RF|register[19][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][25] , CPU_model|ID|RF|register[23][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][25] , CPU_model|ID|RF|register[31][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][25] , CPU_model|ID|RF|register[27][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~3 , CPU_model|ID|Mux6~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][25] , CPU_model|ID|RF|register[17][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][25] , CPU_model|ID|RF|register[21][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][25]~feeder , CPU_model|ID|RF|register[25][25]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][25] , CPU_model|ID|RF|register[25][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][25] , CPU_model|ID|RF|register[29][25], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~1 , CPU_model|ID|Mux6~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~4 , CPU_model|ID|Mux6~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~9 , CPU_model|ID|Mux6~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~10 , CPU_model|ID|Mux6~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux6~11 , CPU_model|ID|Mux6~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[25] , CPU_model|DEReg|ea[25], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~105 , CPU_model|EXE|ALU|Add0~105, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~109 , CPU_model|EXE|ALU|Add0~109, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~113 , CPU_model|EXE|ALU|Add0~113, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~179 , CPU_model|EXE|ealu[28]~179, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~203 , CPU_model|EXE|ealu[28]~203, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[28] , CPU_model|EMReg|malu[28], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a4 , device_state_mem|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \Mux3~0 , Mux3~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[28] , CPU_model|MWReg|walu[28], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[28]~feeder , CPU_model|MWReg|wmo[28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[28] , CPU_model|MWReg|wmo[28], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[28]~28 , CPU_model|WBldw_WB|wdi[28]~28, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][28]~feeder , CPU_model|ID|RF|register[9][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][28] , CPU_model|ID|RF|register[9][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][28]~feeder , CPU_model|ID|RF|register[8][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][28] , CPU_model|ID|RF|register[8][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][28] , CPU_model|ID|RF|register[10][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][28] , CPU_model|ID|RF|register[11][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~7 , CPU_model|ID|Mux35~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][28] , CPU_model|ID|RF|register[25][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][28]~feeder , CPU_model|ID|RF|register[17][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][28] , CPU_model|ID|RF|register[17][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][28] , CPU_model|ID|RF|register[21][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][28] , CPU_model|ID|RF|register[29][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~1 , CPU_model|ID|Mux35~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][28] , CPU_model|ID|RF|register[30][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][28]~feeder , CPU_model|ID|RF|register[18][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][28] , CPU_model|ID|RF|register[18][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][28] , CPU_model|ID|RF|register[22][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][28]~feeder , CPU_model|ID|RF|register[26][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][28] , CPU_model|ID|RF|register[26][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~2 , CPU_model|ID|Mux35~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][28]~feeder , CPU_model|ID|RF|register[27][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][28] , CPU_model|ID|RF|register[27][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][28] , CPU_model|ID|RF|register[31][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][28] , CPU_model|ID|RF|register[23][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][28]~feeder , CPU_model|ID|RF|register[19][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][28] , CPU_model|ID|RF|register[19][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~3 , CPU_model|ID|Mux35~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][28]~feeder , CPU_model|ID|RF|register[24][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][28] , CPU_model|ID|RF|register[24][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][28] , CPU_model|ID|RF|register[28][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][28]~feeder , CPU_model|ID|RF|register[16][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][28] , CPU_model|ID|RF|register[16][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][28] , CPU_model|ID|RF|register[20][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~0 , CPU_model|ID|Mux35~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~4 , CPU_model|ID|Mux35~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][28]~feeder , CPU_model|ID|RF|register[1][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][28] , CPU_model|ID|RF|register[1][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][28] , CPU_model|ID|RF|register[3][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][28] , CPU_model|ID|RF|register[7][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][28]~feeder , CPU_model|ID|RF|register[4][28]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][28] , CPU_model|ID|RF|register[4][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][28] , CPU_model|ID|RF|register[5][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][28] , CPU_model|ID|RF|register[6][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~5 , CPU_model|ID|Mux35~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][28] , CPU_model|ID|RF|register[2][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~6 , CPU_model|ID|Mux35~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][28] , CPU_model|ID|RF|register[15][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][28] , CPU_model|ID|RF|register[14][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][28] , CPU_model|ID|RF|register[13][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][28] , CPU_model|ID|RF|register[12][28], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~8 , CPU_model|ID|Mux35~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~9 , CPU_model|ID|Mux35~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~10 , CPU_model|ID|Mux35~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux35~11 , CPU_model|ID|Mux35~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[28] , CPU_model|DEReg|eb[28], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[28]~28 , CPU_model|EXE|alub[28]~28, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~3 , CPU_model|EXE|ALU|ShiftRight1~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~10 , CPU_model|EXE|ALU|ShiftRight0~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[9]~90 , CPU_model|EXE|ealu[9]~90, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~0 , CPU_model|EXE|ALU|ShiftRight1~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~1 , CPU_model|EXE|ALU|ShiftRight1~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~12 , CPU_model|EXE|ALU|ShiftRight0~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[9]~91 , CPU_model|EXE|ealu[9]~91, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[9]~92 , CPU_model|EXE|ealu[9]~92, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~1 , CPU_model|EXE|ALU|ShiftLeft0~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~31 , CPU_model|EXE|ALU|ShiftLeft0~31, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[9]~89 , CPU_model|EXE|ealu[9]~89, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[9]~93 , CPU_model|EXE|ealu[9]~93, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[9] , CPU_model|EMReg|malu[9], DE10_Standard, 1
instance = comp, \Mux24~0 , Mux24~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[7] , CPU_model|MWReg|wmo[7], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[7]~9 , CPU_model|WBldw_WB|wdi[7]~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][7]~feeder , CPU_model|ID|RF|register[19][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][7] , CPU_model|ID|RF|register[19][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][7] , CPU_model|ID|RF|register[31][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][7] , CPU_model|ID|RF|register[23][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][7] , CPU_model|ID|RF|register[27][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~3 , CPU_model|ID|Mux56~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][7] , CPU_model|ID|RF|register[30][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][7]~feeder , CPU_model|ID|RF|register[26][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][7] , CPU_model|ID|RF|register[26][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][7]~feeder , CPU_model|ID|RF|register[18][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][7] , CPU_model|ID|RF|register[18][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][7] , CPU_model|ID|RF|register[22][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~2 , CPU_model|ID|Mux56~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][7]~feeder , CPU_model|ID|RF|register[25][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][7] , CPU_model|ID|RF|register[25][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][7]~feeder , CPU_model|ID|RF|register[17][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][7] , CPU_model|ID|RF|register[17][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][7] , CPU_model|ID|RF|register[21][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][7] , CPU_model|ID|RF|register[29][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~1 , CPU_model|ID|Mux56~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][7] , CPU_model|ID|RF|register[28][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][7]~feeder , CPU_model|ID|RF|register[16][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][7] , CPU_model|ID|RF|register[16][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][7] , CPU_model|ID|RF|register[20][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][7]~feeder , CPU_model|ID|RF|register[24][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][7] , CPU_model|ID|RF|register[24][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~0 , CPU_model|ID|Mux56~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~4 , CPU_model|ID|Mux56~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][7] , CPU_model|ID|RF|register[14][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][7]~feeder , CPU_model|ID|RF|register[15][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][7] , CPU_model|ID|RF|register[15][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][7] , CPU_model|ID|RF|register[12][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][7] , CPU_model|ID|RF|register[13][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~8 , CPU_model|ID|Mux56~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][7]~feeder , CPU_model|ID|RF|register[8][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][7] , CPU_model|ID|RF|register[8][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][7]~feeder , CPU_model|ID|RF|register[9][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][7] , CPU_model|ID|RF|register[9][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][7] , CPU_model|ID|RF|register[11][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][7] , CPU_model|ID|RF|register[10][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~7 , CPU_model|ID|Mux56~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][7]~feeder , CPU_model|ID|RF|register[1][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][7] , CPU_model|ID|RF|register[1][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][7] , CPU_model|ID|RF|register[7][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][7]~feeder , CPU_model|ID|RF|register[4][7]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][7] , CPU_model|ID|RF|register[4][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][7] , CPU_model|ID|RF|register[5][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][7] , CPU_model|ID|RF|register[6][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~5 , CPU_model|ID|Mux56~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][7] , CPU_model|ID|RF|register[2][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][7] , CPU_model|ID|RF|register[3][7], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~6 , CPU_model|ID|Mux56~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~9 , CPU_model|ID|Mux56~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~10 , CPU_model|ID|Mux56~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~11 , CPU_model|ID|Mux56~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[7] , CPU_model|DEReg|eb[7], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[7]~6 , CPU_model|EXE|alub[7]~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~12 , CPU_model|EXE|ALU|ShiftLeft0~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~25 , CPU_model|EXE|ALU|ShiftLeft0~25, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~10 , CPU_model|EXE|ALU|ShiftLeft0~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~49 , CPU_model|EXE|ealu[19]~49, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~52 , CPU_model|EXE|ealu[19]~52, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~53 , CPU_model|EXE|ealu[19]~53, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux12~11 , CPU_model|ID|Mux12~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux12~0 , CPU_model|IF|Mux12~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[19] , CPU_model|PC|PC|q[19], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[19] , CPU_model|IR|pc4_r|q[19], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~69 , CPU_model|ID|Add0~69, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux11~0 , CPU_model|IF|Mux11~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[20] , CPU_model|PC|PC|q[20], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[20] , CPU_model|IR|pc4_r|q[20], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[20] , CPU_model|DEReg|epc4[20], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~77 , CPU_model|EXE|Add0~77, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~9 , CPU_model|EXE|ALU|r~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~37 , CPU_model|EXE|ALU|ShiftLeft0~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~0 , CPU_model|EXE|ALU|ShiftLeft0~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~21 , CPU_model|EXE|ALU|ShiftLeft0~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~135 , CPU_model|EXE|ealu[21]~135, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~136 , CPU_model|EXE|ealu[21]~136, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~137 , CPU_model|EXE|ealu[21]~137, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[21]~138 , CPU_model|EXE|ealu[21]~138, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~5 , CPU_model|ID|Mux10~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~6 , CPU_model|ID|Mux10~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~1 , CPU_model|ID|Mux10~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~0 , CPU_model|ID|Mux10~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~2 , CPU_model|ID|Mux10~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~3 , CPU_model|ID|Mux10~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~4 , CPU_model|ID|Mux10~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~8 , CPU_model|ID|Mux10~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~7 , CPU_model|ID|Mux10~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~9 , CPU_model|ID|Mux10~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~10 , CPU_model|ID|Mux10~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux10~11 , CPU_model|ID|Mux10~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~77 , CPU_model|ID|Add0~77, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux10~0 , CPU_model|IF|Mux10~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[21] , CPU_model|PC|PC|q[21], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[21] , CPU_model|IR|pc4_r|q[21], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[21] , CPU_model|DEReg|epc4[21], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~81 , CPU_model|EXE|Add0~81, DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~85 , CPU_model|EXE|Add0~85, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~151 , CPU_model|EXE|ealu[23]~151, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~13 , CPU_model|EXE|ALU|r~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~39 , CPU_model|EXE|ALU|ShiftLeft0~39, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~149 , CPU_model|EXE|ealu[23]~149, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~33 , CPU_model|EXE|ALU|ShiftLeft0~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~150 , CPU_model|EXE|ealu[23]~150, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[23]~152 , CPU_model|EXE|ealu[23]~152, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~5 , CPU_model|ID|Mux8~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~6 , CPU_model|ID|Mux8~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~3 , CPU_model|ID|Mux8~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~2 , CPU_model|ID|Mux8~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~0 , CPU_model|ID|Mux8~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~1 , CPU_model|ID|Mux8~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~4 , CPU_model|ID|Mux8~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~8 , CPU_model|ID|Mux8~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~7 , CPU_model|ID|Mux8~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~9 , CPU_model|ID|Mux8~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~10 , CPU_model|ID|Mux8~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~11 , CPU_model|ID|Mux8~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[23] , CPU_model|DEReg|ea[23], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~153 , CPU_model|EXE|ealu[24]~153, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~14 , CPU_model|EXE|ALU|r~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~17 , CPU_model|EXE|ALU|ShiftRight1~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~18 , CPU_model|EXE|ALU|ShiftRight1~18, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~223 , CPU_model|EXE|ealu[24]~223, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~154 , CPU_model|EXE|ealu[24]~154, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~199 , CPU_model|EXE|ealu[24]~199, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[24] , CPU_model|EMReg|malu[24], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a0 , device_state_mem|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[0]~feeder , Keyboard_model|s_data[0]~feeder, DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[0] , Keyboard_model|s_data[0], DE10_Standard, 1
instance = comp, \Keyboard_model|s_data[1] , Keyboard_model|s_data[1], DE10_Standard, 1
instance = comp, \mem_model|altsyncram_component|auto_generated|ram_block1a0 , mem_model|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \Mux7~0 , Mux7~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[24] , CPU_model|MWReg|wmo[24], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[24] , CPU_model|MWReg|walu[24], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[24]~24 , CPU_model|WBldw_WB|wdi[24]~24, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][24] , CPU_model|ID|RF|register[7][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][24]~feeder , CPU_model|ID|RF|register[5][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][24] , CPU_model|ID|RF|register[5][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][24] , CPU_model|ID|RF|register[6][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][24]~feeder , CPU_model|ID|RF|register[4][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][24] , CPU_model|ID|RF|register[4][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~5 , CPU_model|ID|Mux39~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][24] , CPU_model|ID|RF|register[3][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][24]~feeder , CPU_model|ID|RF|register[1][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][24] , CPU_model|ID|RF|register[1][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][24] , CPU_model|ID|RF|register[2][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~6 , CPU_model|ID|Mux39~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][24] , CPU_model|ID|RF|register[11][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][24] , CPU_model|ID|RF|register[9][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][24]~feeder , CPU_model|ID|RF|register[8][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][24] , CPU_model|ID|RF|register[8][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][24] , CPU_model|ID|RF|register[10][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~7 , CPU_model|ID|Mux39~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][24] , CPU_model|ID|RF|register[12][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][24] , CPU_model|ID|RF|register[15][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][24] , CPU_model|ID|RF|register[13][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][24] , CPU_model|ID|RF|register[14][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~8 , CPU_model|ID|Mux39~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][24] , CPU_model|ID|RF|register[28][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][24]~feeder , CPU_model|ID|RF|register[24][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][24] , CPU_model|ID|RF|register[24][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][24] , CPU_model|ID|RF|register[20][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][24]~feeder , CPU_model|ID|RF|register[16][24]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][24] , CPU_model|ID|RF|register[16][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~0 , CPU_model|ID|Mux39~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][24] , CPU_model|ID|RF|register[30][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][24] , CPU_model|ID|RF|register[26][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][24] , CPU_model|ID|RF|register[22][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][24] , CPU_model|ID|RF|register[18][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~2 , CPU_model|ID|Mux39~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][24] , CPU_model|ID|RF|register[17][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][24] , CPU_model|ID|RF|register[25][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][24] , CPU_model|ID|RF|register[21][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][24] , CPU_model|ID|RF|register[29][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~1 , CPU_model|ID|Mux39~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][24] , CPU_model|ID|RF|register[27][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][24] , CPU_model|ID|RF|register[19][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][24] , CPU_model|ID|RF|register[31][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][24] , CPU_model|ID|RF|register[23][24], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~3 , CPU_model|ID|Mux39~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~4 , CPU_model|ID|Mux39~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~9 , CPU_model|ID|Mux39~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~10 , CPU_model|ID|Mux39~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux39~11 , CPU_model|ID|Mux39~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[24] , CPU_model|DEReg|eb[24], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[24] , CPU_model|EMReg|mb[24], DE10_Standard, 1
instance = comp, \Mux23~0 , Mux23~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~10 , CPU_model|ID|Mux55~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~7 , CPU_model|ID|Mux55~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~1 , CPU_model|ID|Mux55~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~3 , CPU_model|ID|Mux55~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~0 , CPU_model|ID|Mux55~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~2 , CPU_model|ID|Mux55~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~4 , CPU_model|ID|Mux55~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~8 , CPU_model|ID|Mux55~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~5 , CPU_model|ID|Mux55~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~6 , CPU_model|ID|Mux55~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~9 , CPU_model|ID|Mux55~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~11 , CPU_model|ID|Mux55~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[8] , CPU_model|DEReg|eb[8], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[8]~5 , CPU_model|EXE|alub[8]~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~32 , CPU_model|EXE|ALU|ShiftLeft0~32, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[8] , CPU_model|DEReg|ea[8], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[8]~13 , CPU_model|EXE|alua[8]~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~94 , CPU_model|EXE|ealu[8]~94, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~8 , CPU_model|EXE|ealu[13]~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~9 , CPU_model|EXE|ealu[13]~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~98 , CPU_model|EXE|ealu[8]~98, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~96 , CPU_model|EXE|ealu[8]~96, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~97 , CPU_model|EXE|ealu[8]~97, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~4 , CPU_model|EXE|ealu[13]~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~5 , CPU_model|EXE|ealu[12]~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~25 , CPU_model|EXE|ALU|ShiftRight1~25, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~15 , CPU_model|EXE|ALU|ShiftRight1~15, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~16 , CPU_model|EXE|ALU|ShiftRight1~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~26 , CPU_model|EXE|ALU|ShiftRight1~26, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~95 , CPU_model|EXE|ealu[8]~95, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~99 , CPU_model|EXE|ealu[8]~99, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[8]~100 , CPU_model|EXE|ealu[8]~100, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[8] , CPU_model|EMReg|malu[8], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a11 , device_state_mem|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \Mux12~0 , Mux12~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~5 , CPU_model|ID|Mux44~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~6 , CPU_model|ID|Mux44~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~7 , CPU_model|ID|Mux44~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~2 , CPU_model|ID|Mux44~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~0 , CPU_model|ID|Mux44~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~3 , CPU_model|ID|Mux44~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~1 , CPU_model|ID|Mux44~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~4 , CPU_model|ID|Mux44~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~8 , CPU_model|ID|Mux44~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~9 , CPU_model|ID|Mux44~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~10 , CPU_model|ID|Mux44~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux44~11 , CPU_model|ID|Mux44~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[19] , CPU_model|DEReg|eb[19], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[19]~19 , CPU_model|EXE|alub[19]~19, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~38 , CPU_model|EXE|ALU|ShiftLeft0~38, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~5 , CPU_model|EXE|ALU|ShiftLeft0~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~42 , CPU_model|EXE|ALU|ShiftLeft0~42, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~23 , CPU_model|EXE|ALU|ShiftLeft0~23, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~168 , CPU_model|EXE|ealu[26]~168, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~170 , CPU_model|EXE|ealu[26]~170, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~171 , CPU_model|EXE|ealu[26]~171, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~172 , CPU_model|EXE|ealu[26]~172, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a2 , device_state_mem|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \Mux5~0 , Mux5~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~201 , CPU_model|EXE|ealu[26]~201, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[26] , CPU_model|EMReg|malu[26], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[26] , CPU_model|MWReg|walu[26], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[26]~feeder , CPU_model|MWReg|wmo[26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[26] , CPU_model|MWReg|wmo[26], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[26]~26 , CPU_model|WBldw_WB|wdi[26]~26, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][26] , CPU_model|ID|RF|register[10][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][26] , CPU_model|ID|RF|register[9][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][26] , CPU_model|ID|RF|register[11][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][26] , CPU_model|ID|RF|register[8][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~7 , CPU_model|ID|Mux5~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][26]~feeder , CPU_model|ID|RF|register[12][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][26] , CPU_model|ID|RF|register[12][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][26] , CPU_model|ID|RF|register[13][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][26] , CPU_model|ID|RF|register[15][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][26] , CPU_model|ID|RF|register[14][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~8 , CPU_model|ID|Mux5~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][26] , CPU_model|ID|RF|register[23][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][26]~feeder , CPU_model|ID|RF|register[19][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][26] , CPU_model|ID|RF|register[19][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][26] , CPU_model|ID|RF|register[31][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][26] , CPU_model|ID|RF|register[27][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~3 , CPU_model|ID|Mux5~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][26]~feeder , CPU_model|ID|RF|register[24][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][26] , CPU_model|ID|RF|register[24][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][26]~feeder , CPU_model|ID|RF|register[16][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][26] , CPU_model|ID|RF|register[16][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][26] , CPU_model|ID|RF|register[20][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][26] , CPU_model|ID|RF|register[28][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~0 , CPU_model|ID|Mux5~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][26] , CPU_model|ID|RF|register[25][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][26]~feeder , CPU_model|ID|RF|register[17][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][26] , CPU_model|ID|RF|register[17][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][26] , CPU_model|ID|RF|register[29][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][26] , CPU_model|ID|RF|register[21][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~1 , CPU_model|ID|Mux5~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][26] , CPU_model|ID|RF|register[22][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][26] , CPU_model|ID|RF|register[18][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][26] , CPU_model|ID|RF|register[26][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][26] , CPU_model|ID|RF|register[30][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~2 , CPU_model|ID|Mux5~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~4 , CPU_model|ID|Mux5~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][26] , CPU_model|ID|RF|register[2][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][26]~feeder , CPU_model|ID|RF|register[1][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][26] , CPU_model|ID|RF|register[1][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][26] , CPU_model|ID|RF|register[3][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][26] , CPU_model|ID|RF|register[5][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][26] , CPU_model|ID|RF|register[6][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][26] , CPU_model|ID|RF|register[7][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][26]~feeder , CPU_model|ID|RF|register[4][26]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][26] , CPU_model|ID|RF|register[4][26], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~5 , CPU_model|ID|Mux5~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~6 , CPU_model|ID|Mux5~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~9 , CPU_model|ID|Mux5~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~10 , CPU_model|ID|Mux5~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux5~11 , CPU_model|ID|Mux5~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~93 , CPU_model|ID|Add0~93, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~97 , CPU_model|ID|Add0~97, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux5~0 , CPU_model|IF|Mux5~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[26] , CPU_model|PC|PC|q[26], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[26] , CPU_model|IR|pc4_r|q[26], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux4~0 , CPU_model|IF|Mux4~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[27] , CPU_model|PC|PC|q[27], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[27] , CPU_model|IR|pc4_r|q[27], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[27] , CPU_model|DEReg|epc4[27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][27]~feeder , CPU_model|ID|RF|register[25][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][27] , CPU_model|ID|RF|register[25][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][27]~feeder , CPU_model|ID|RF|register[17][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][27] , CPU_model|ID|RF|register[17][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][27] , CPU_model|ID|RF|register[29][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][27] , CPU_model|ID|RF|register[21][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~1 , CPU_model|ID|Mux4~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][27] , CPU_model|ID|RF|register[19][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][27] , CPU_model|ID|RF|register[27][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][27] , CPU_model|ID|RF|register[31][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][27] , CPU_model|ID|RF|register[23][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~3 , CPU_model|ID|Mux4~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][27]~feeder , CPU_model|ID|RF|register[26][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][27] , CPU_model|ID|RF|register[26][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][27]~feeder , CPU_model|ID|RF|register[18][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][27] , CPU_model|ID|RF|register[18][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][27] , CPU_model|ID|RF|register[30][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][27] , CPU_model|ID|RF|register[22][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~2 , CPU_model|ID|Mux4~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][27]~feeder , CPU_model|ID|RF|register[16][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][27] , CPU_model|ID|RF|register[16][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][27]~feeder , CPU_model|ID|RF|register[24][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][27] , CPU_model|ID|RF|register[24][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][27] , CPU_model|ID|RF|register[20][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~0 , CPU_model|ID|Mux4~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~4 , CPU_model|ID|Mux4~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][27] , CPU_model|ID|RF|register[4][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][27] , CPU_model|ID|RF|register[5][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][27] , CPU_model|ID|RF|register[7][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][27] , CPU_model|ID|RF|register[6][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~5 , CPU_model|ID|Mux4~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][27] , CPU_model|ID|RF|register[2][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][27] , CPU_model|ID|RF|register[3][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][27]~feeder , CPU_model|ID|RF|register[1][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][27] , CPU_model|ID|RF|register[1][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~6 , CPU_model|ID|Mux4~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][27]~feeder , CPU_model|ID|RF|register[12][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][27] , CPU_model|ID|RF|register[12][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][27]~feeder , CPU_model|ID|RF|register[15][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][27] , CPU_model|ID|RF|register[15][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][27] , CPU_model|ID|RF|register[14][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][27] , CPU_model|ID|RF|register[13][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~8 , CPU_model|ID|Mux4~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][27] , CPU_model|ID|RF|register[9][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][27]~feeder , CPU_model|ID|RF|register[8][27]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][27] , CPU_model|ID|RF|register[8][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][27] , CPU_model|ID|RF|register[11][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][27] , CPU_model|ID|RF|register[10][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~7 , CPU_model|ID|Mux4~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~9 , CPU_model|ID|Mux4~9, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a3 , device_state_mem|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \Mux4~0 , Mux4~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~10 , CPU_model|ID|Mux4~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux4~11 , CPU_model|ID|Mux4~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[27] , CPU_model|DEReg|ea[27], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[27]~18 , CPU_model|EXE|alua[27]~18, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~43 , CPU_model|EXE|ALU|ShiftLeft0~43, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~44 , CPU_model|EXE|ALU|ShiftLeft0~44, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~5 , CPU_model|EXE|ALU|Mux4~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~3 , CPU_model|EXE|ALU|Mux20~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~2 , CPU_model|EXE|ALU|Mux4~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~3 , CPU_model|EXE|ALU|Mux4~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~0 , CPU_model|EXE|ALU|Mux4~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~105 , CPU_model|EXE|ALU|Add1~105, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~109 , CPU_model|EXE|ALU|Add1~109, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~1 , CPU_model|EXE|ALU|Mux4~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux4~4 , CPU_model|EXE|ALU|Mux4~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[27]~202 , CPU_model|EXE|ealu[27]~202, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[27] , CPU_model|EMReg|malu[27], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[27] , CPU_model|MWReg|walu[27], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[27] , CPU_model|MWReg|wmo[27], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[27]~27 , CPU_model|WBldw_WB|wdi[27]~27, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][27] , CPU_model|ID|RF|register[28][27], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~0 , CPU_model|ID|Mux36~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~1 , CPU_model|ID|Mux36~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~2 , CPU_model|ID|Mux36~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~3 , CPU_model|ID|Mux36~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~4 , CPU_model|ID|Mux36~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~5 , CPU_model|ID|Mux36~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~6 , CPU_model|ID|Mux36~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~7 , CPU_model|ID|Mux36~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~8 , CPU_model|ID|Mux36~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~9 , CPU_model|ID|Mux36~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~10 , CPU_model|ID|Mux36~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux36~11 , CPU_model|ID|Mux36~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[27] , CPU_model|DEReg|eb[27], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[27] , CPU_model|EMReg|mb[27], DE10_Standard, 1
instance = comp, \Mux19~0 , Mux19~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[12] , CPU_model|MWReg|wmo[12], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[12] , CPU_model|MWReg|walu[12], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[12]~2 , CPU_model|WBldw_WB|wdi[12]~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][12]~feeder , CPU_model|ID|RF|register[8][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][12] , CPU_model|ID|RF|register[8][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][12]~feeder , CPU_model|ID|RF|register[9][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][12] , CPU_model|ID|RF|register[9][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][12] , CPU_model|ID|RF|register[11][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][12] , CPU_model|ID|RF|register[10][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~7 , CPU_model|ID|Mux19~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][12]~feeder , CPU_model|ID|RF|register[12][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][12] , CPU_model|ID|RF|register[12][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][12] , CPU_model|ID|RF|register[15][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][12] , CPU_model|ID|RF|register[14][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][12] , CPU_model|ID|RF|register[13][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~8 , CPU_model|ID|Mux19~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][12] , CPU_model|ID|RF|register[2][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][12] , CPU_model|ID|RF|register[1][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][12] , CPU_model|ID|RF|register[3][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][12]~feeder , CPU_model|ID|RF|register[5][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][12] , CPU_model|ID|RF|register[5][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][12] , CPU_model|ID|RF|register[6][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][12] , CPU_model|ID|RF|register[7][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][12] , CPU_model|ID|RF|register[4][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~5 , CPU_model|ID|Mux19~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~6 , CPU_model|ID|Mux19~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][12]~feeder , CPU_model|ID|RF|register[27][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][12] , CPU_model|ID|RF|register[27][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][12]~feeder , CPU_model|ID|RF|register[19][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][12] , CPU_model|ID|RF|register[19][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][12] , CPU_model|ID|RF|register[31][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][12] , CPU_model|ID|RF|register[23][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~3 , CPU_model|ID|Mux19~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][12]~feeder , CPU_model|ID|RF|register[17][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][12] , CPU_model|ID|RF|register[17][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][12]~feeder , CPU_model|ID|RF|register[25][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][12] , CPU_model|ID|RF|register[25][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][12] , CPU_model|ID|RF|register[29][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][12] , CPU_model|ID|RF|register[21][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~1 , CPU_model|ID|Mux19~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][12]~feeder , CPU_model|ID|RF|register[18][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][12] , CPU_model|ID|RF|register[18][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][12]~feeder , CPU_model|ID|RF|register[26][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][12] , CPU_model|ID|RF|register[26][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][12] , CPU_model|ID|RF|register[22][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][12] , CPU_model|ID|RF|register[30][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~2 , CPU_model|ID|Mux19~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][12]~feeder , CPU_model|ID|RF|register[16][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][12] , CPU_model|ID|RF|register[16][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][12] , CPU_model|ID|RF|register[20][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][12] , CPU_model|ID|RF|register[28][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][12]~feeder , CPU_model|ID|RF|register[24][12]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][12] , CPU_model|ID|RF|register[24][12], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~0 , CPU_model|ID|Mux19~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~4 , CPU_model|ID|Mux19~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~9 , CPU_model|ID|Mux19~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~10 , CPU_model|ID|Mux19~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~11 , CPU_model|ID|Mux19~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[12] , CPU_model|DEReg|ea[12], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[12]~9 , CPU_model|EXE|alua[12]~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~71 , CPU_model|EXE|ealu[12]~71, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~6 , CPU_model|EXE|ealu[4]~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~72 , CPU_model|EXE|ealu[12]~72, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~70 , CPU_model|EXE|ealu[12]~70, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~41 , CPU_model|EXE|ALU|Add1~41, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~37 , CPU_model|EXE|ALU|Add1~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~73 , CPU_model|EXE|ealu[12]~73, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~69 , CPU_model|EXE|ealu[12]~69, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~74 , CPU_model|EXE|ealu[12]~74, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~10 , CPU_model|ID|Mux51~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~7 , CPU_model|ID|Mux51~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~5 , CPU_model|ID|Mux51~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~6 , CPU_model|ID|Mux51~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~3 , CPU_model|ID|Mux51~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~2 , CPU_model|ID|Mux51~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~1 , CPU_model|ID|Mux51~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~0 , CPU_model|ID|Mux51~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~4 , CPU_model|ID|Mux51~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~8 , CPU_model|ID|Mux51~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~9 , CPU_model|ID|Mux51~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~11 , CPU_model|ID|Mux51~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[12] , CPU_model|DEReg|eb[12], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[12]~DUPLICATE , CPU_model|DEReg|eimm[12]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[12]~1 , CPU_model|EXE|alub[12]~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~173 , CPU_model|EXE|ealu[28]~173, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~113 , CPU_model|EXE|ALU|Add1~113, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[28]~215 , CPU_model|EXE|ealu[28]~215, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~5 , CPU_model|ID|Mux3~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~6 , CPU_model|ID|Mux3~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~1 , CPU_model|ID|Mux3~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~3 , CPU_model|ID|Mux3~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~2 , CPU_model|ID|Mux3~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~0 , CPU_model|ID|Mux3~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~4 , CPU_model|ID|Mux3~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~7 , CPU_model|ID|Mux3~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~8 , CPU_model|ID|Mux3~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~9 , CPU_model|ID|Mux3~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~10 , CPU_model|ID|Mux3~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux3~11 , CPU_model|ID|Mux3~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[28] , CPU_model|DEReg|ea[28], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~121 , CPU_model|EXE|ALU|Add1~121, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~207 , CPU_model|EXE|ealu[29]~207, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~205 , CPU_model|EXE|ealu[29]~205, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[29] , CPU_model|EMReg|malu[29], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[29] , CPU_model|MWReg|walu[29], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a5 , device_state_mem|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \Mux2~0 , Mux2~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[29] , CPU_model|MWReg|wmo[29], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[29]~30 , CPU_model|WBldw_WB|wdi[29]~30, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][29] , CPU_model|ID|RF|register[15][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][29]~feeder , CPU_model|ID|RF|register[12][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][29] , CPU_model|ID|RF|register[12][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][29] , CPU_model|ID|RF|register[14][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][29] , CPU_model|ID|RF|register[13][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~8 , CPU_model|ID|Mux2~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][29]~feeder , CPU_model|ID|RF|register[9][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][29] , CPU_model|ID|RF|register[9][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][29]~feeder , CPU_model|ID|RF|register[8][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][29] , CPU_model|ID|RF|register[8][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][29] , CPU_model|ID|RF|register[11][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][29] , CPU_model|ID|RF|register[10][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~7 , CPU_model|ID|Mux2~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][29]~feeder , CPU_model|ID|RF|register[27][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][29] , CPU_model|ID|RF|register[27][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][29] , CPU_model|ID|RF|register[19][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][29] , CPU_model|ID|RF|register[31][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][29] , CPU_model|ID|RF|register[23][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~3 , CPU_model|ID|Mux2~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][29] , CPU_model|ID|RF|register[18][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][29] , CPU_model|ID|RF|register[26][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][29] , CPU_model|ID|RF|register[30][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][29] , CPU_model|ID|RF|register[22][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~2 , CPU_model|ID|Mux2~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][29] , CPU_model|ID|RF|register[20][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][29]~feeder , CPU_model|ID|RF|register[24][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][29] , CPU_model|ID|RF|register[24][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][29] , CPU_model|ID|RF|register[28][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][29]~feeder , CPU_model|ID|RF|register[16][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][29] , CPU_model|ID|RF|register[16][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~0 , CPU_model|ID|Mux2~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][29]~feeder , CPU_model|ID|RF|register[17][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][29] , CPU_model|ID|RF|register[17][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][29]~feeder , CPU_model|ID|RF|register[25][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][29] , CPU_model|ID|RF|register[25][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][29] , CPU_model|ID|RF|register[29][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][29] , CPU_model|ID|RF|register[21][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~1 , CPU_model|ID|Mux2~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~4 , CPU_model|ID|Mux2~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][29]~feeder , CPU_model|ID|RF|register[1][29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][29] , CPU_model|ID|RF|register[1][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][29] , CPU_model|ID|RF|register[2][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][29] , CPU_model|ID|RF|register[3][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][29] , CPU_model|ID|RF|register[6][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][29] , CPU_model|ID|RF|register[4][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][29] , CPU_model|ID|RF|register[5][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][29] , CPU_model|ID|RF|register[7][29], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~5 , CPU_model|ID|Mux2~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~6 , CPU_model|ID|Mux2~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~9 , CPU_model|ID|Mux2~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~10 , CPU_model|ID|Mux2~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux2~11 , CPU_model|ID|Mux2~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[29]~DUPLICATE , CPU_model|DEReg|ea[29]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[29]~21 , CPU_model|EXE|alua[29]~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~192 , CPU_model|EXE|ealu[29]~192, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[29] , CPU_model|DEReg|ea[29], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~121 , CPU_model|EXE|ALU|Add0~121, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~4 , CPU_model|EXE|ALU|ShiftLeft0~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~41 , CPU_model|EXE|ALU|ShiftLeft0~41, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~188 , CPU_model|EXE|ealu[29]~188, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~189 , CPU_model|EXE|ealu[29]~189, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~190 , CPU_model|EXE|ealu[29]~190, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~191 , CPU_model|EXE|ealu[29]~191, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~113 , CPU_model|ID|Add0~113, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux2~0 , CPU_model|IF|Mux2~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[29] , CPU_model|PC|PC|q[29], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~113 , CPU_model|IF|Add0~113, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[29] , CPU_model|IR|pc4_r|q[29], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[29] , CPU_model|DEReg|epc4[29], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~113 , CPU_model|EXE|Add0~113, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[29]~193 , CPU_model|EXE|ealu[29]~193, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~7 , CPU_model|ID|Mux34~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~3 , CPU_model|ID|Mux34~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~2 , CPU_model|ID|Mux34~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~0 , CPU_model|ID|Mux34~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~1 , CPU_model|ID|Mux34~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~4 , CPU_model|ID|Mux34~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~5 , CPU_model|ID|Mux34~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~6 , CPU_model|ID|Mux34~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~8 , CPU_model|ID|Mux34~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~9 , CPU_model|ID|Mux34~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~10 , CPU_model|ID|Mux34~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux34~11 , CPU_model|ID|Mux34~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[29] , CPU_model|DEReg|eb[29], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[29]~feeder , CPU_model|EMReg|mb[29]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[29] , CPU_model|EMReg|mb[29], DE10_Standard, 1
instance = comp, \Mux25~0 , Mux25~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~10 , CPU_model|ID|Mux25~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux25~11 , CPU_model|ID|Mux25~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[6] , CPU_model|DEReg|ea[6], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[6]~15 , CPU_model|EXE|alua[6]~15, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~110 , CPU_model|EXE|ealu[6]~110, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~109 , CPU_model|EXE|ealu[6]~109, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~35 , CPU_model|EXE|ALU|ShiftRight1~35, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~34 , CPU_model|EXE|ALU|ShiftRight1~34, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~108 , CPU_model|EXE|ealu[6]~108, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~111 , CPU_model|EXE|ealu[6]~111, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~107 , CPU_model|EXE|ealu[6]~107, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[6]~112 , CPU_model|EXE|ealu[6]~112, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[6] , CPU_model|EMReg|malu[6], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[6]~feeder , CPU_model|MWReg|walu[6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[6] , CPU_model|MWReg|walu[6], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[6]~feeder , CPU_model|MWReg|wmo[6]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[6] , CPU_model|MWReg|wmo[6], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[6]~10 , CPU_model|WBldw_WB|wdi[6]~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][6] , CPU_model|ID|RF|register[19][6], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~3 , CPU_model|ID|Mux57~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~2 , CPU_model|ID|Mux57~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~1 , CPU_model|ID|Mux57~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~0 , CPU_model|ID|Mux57~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~4 , CPU_model|ID|Mux57~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~7 , CPU_model|ID|Mux57~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~5 , CPU_model|ID|Mux57~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][6]~DUPLICATE , CPU_model|ID|RF|register[1][6]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~6 , CPU_model|ID|Mux57~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~8 , CPU_model|ID|Mux57~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~9 , CPU_model|ID|Mux57~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~10 , CPU_model|ID|Mux57~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux57~11 , CPU_model|ID|Mux57~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[6] , CPU_model|DEReg|eb[6], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[6]~7 , CPU_model|EXE|alub[6]~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~7 , CPU_model|EXE|ALU|ShiftLeft0~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~34 , CPU_model|EXE|ALU|ShiftLeft0~34, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~142 , CPU_model|EXE|ealu[22]~142, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~11 , CPU_model|EXE|ALU|r~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~143 , CPU_model|EXE|ealu[22]~143, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~144 , CPU_model|EXE|ealu[22]~144, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~145 , CPU_model|EXE|ealu[22]~145, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~139 , CPU_model|EXE|ealu[22]~139, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~197 , CPU_model|EXE|ealu[22]~197, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[22] , CPU_model|EMReg|malu[22], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a14 , device_state_mem|altsyncram_component|auto_generated|ram_block1a14, DE10_Standard, 1
instance = comp, \Mux9~0 , Mux9~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[22] , CPU_model|MWReg|walu[22], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[22] , CPU_model|MWReg|wmo[22], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[22]~22 , CPU_model|WBldw_WB|wdi[22]~22, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][22] , CPU_model|ID|RF|register[15][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][22] , CPU_model|ID|RF|register[12][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][22] , CPU_model|ID|RF|register[14][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][22] , CPU_model|ID|RF|register[13][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~8 , CPU_model|ID|Mux9~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][22]~feeder , CPU_model|ID|RF|register[16][22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][22] , CPU_model|ID|RF|register[16][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][22]~feeder , CPU_model|ID|RF|register[24][22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][22] , CPU_model|ID|RF|register[24][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][22] , CPU_model|ID|RF|register[28][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][22] , CPU_model|ID|RF|register[20][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~0 , CPU_model|ID|Mux9~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][22] , CPU_model|ID|RF|register[19][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][22] , CPU_model|ID|RF|register[23][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][22] , CPU_model|ID|RF|register[31][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][22] , CPU_model|ID|RF|register[27][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~3 , CPU_model|ID|Mux9~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][22] , CPU_model|ID|RF|register[26][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][22] , CPU_model|ID|RF|register[18][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][22] , CPU_model|ID|RF|register[30][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][22] , CPU_model|ID|RF|register[22][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~2 , CPU_model|ID|Mux9~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][22]~feeder , CPU_model|ID|RF|register[25][22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][22] , CPU_model|ID|RF|register[25][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][22] , CPU_model|ID|RF|register[21][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][22] , CPU_model|ID|RF|register[17][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][22] , CPU_model|ID|RF|register[29][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~1 , CPU_model|ID|Mux9~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~4 , CPU_model|ID|Mux9~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][22]~feeder , CPU_model|ID|RF|register[9][22]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][22] , CPU_model|ID|RF|register[9][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][22] , CPU_model|ID|RF|register[8][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][22] , CPU_model|ID|RF|register[11][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][22] , CPU_model|ID|RF|register[10][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~7 , CPU_model|ID|Mux9~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][22] , CPU_model|ID|RF|register[2][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][22] , CPU_model|ID|RF|register[1][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][22] , CPU_model|ID|RF|register[3][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][22] , CPU_model|ID|RF|register[5][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][22] , CPU_model|ID|RF|register[6][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][22] , CPU_model|ID|RF|register[4][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][22] , CPU_model|ID|RF|register[7][22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~5 , CPU_model|ID|Mux9~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~6 , CPU_model|ID|Mux9~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~9 , CPU_model|ID|Mux9~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~10 , CPU_model|ID|Mux9~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux9~11 , CPU_model|ID|Mux9~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~81 , CPU_model|ID|Add0~81, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux9~0 , CPU_model|IF|Mux9~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[22] , CPU_model|PC|PC|q[22], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[22] , CPU_model|IR|pc4_r|q[22], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~85 , CPU_model|ID|Add0~85, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux8~0 , CPU_model|IF|Mux8~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[23] , CPU_model|PC|PC|q[23], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[23] , CPU_model|IR|pc4_r|q[23], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[23] , CPU_model|DEReg|epc4[23], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~15 , CPU_model|EXE|ALU|r~15, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~155 , CPU_model|EXE|ealu[24]~155, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~156 , CPU_model|EXE|ealu[24]~156, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~157 , CPU_model|EXE|ealu[24]~157, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[24]~158 , CPU_model|EXE|ealu[24]~158, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~5 , CPU_model|ID|Mux7~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~6 , CPU_model|ID|Mux7~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~0 , CPU_model|ID|Mux7~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~3 , CPU_model|ID|Mux7~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~1 , CPU_model|ID|Mux7~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~2 , CPU_model|ID|Mux7~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~4 , CPU_model|ID|Mux7~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~7 , CPU_model|ID|Mux7~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~8 , CPU_model|ID|Mux7~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~9 , CPU_model|ID|Mux7~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~10 , CPU_model|ID|Mux7~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux7~11 , CPU_model|ID|Mux7~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~89 , CPU_model|ID|Add0~89, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux7~0 , CPU_model|IF|Mux7~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[24] , CPU_model|PC|PC|q[24], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[24] , CPU_model|IR|pc4_r|q[24], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux6~0 , CPU_model|IF|Mux6~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[25] , CPU_model|PC|PC|q[25], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[25] , CPU_model|IR|pc4_r|q[25], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[25] , CPU_model|DEReg|epc4[25], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~162 , CPU_model|EXE|ealu[25]~162, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~17 , CPU_model|EXE|ALU|r~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~163 , CPU_model|EXE|ealu[25]~163, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~164 , CPU_model|EXE|ealu[25]~164, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[25]~165 , CPU_model|EXE|ealu[25]~165, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~7 , CPU_model|ID|Mux38~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~1 , CPU_model|ID|Mux38~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~0 , CPU_model|ID|Mux38~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~2 , CPU_model|ID|Mux38~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~3 , CPU_model|ID|Mux38~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~4 , CPU_model|ID|Mux38~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~5 , CPU_model|ID|Mux38~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~6 , CPU_model|ID|Mux38~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~8 , CPU_model|ID|Mux38~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~9 , CPU_model|ID|Mux38~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~10 , CPU_model|ID|Mux38~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux38~11 , CPU_model|ID|Mux38~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[25] , CPU_model|DEReg|eb[25], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[25] , CPU_model|EMReg|mb[25], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a17 , device_state_mem|altsyncram_component|auto_generated|ram_block1a17, DE10_Standard, 1
instance = comp, \Mux22~0 , Mux22~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[9] , CPU_model|MWReg|wmo[9], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[9] , CPU_model|MWReg|walu[9], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[9]~7 , CPU_model|WBldw_WB|wdi[9]~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][9] , CPU_model|ID|RF|register[14][9], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~8 , CPU_model|ID|Mux54~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~7 , CPU_model|ID|Mux54~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~5 , CPU_model|ID|Mux54~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~6 , CPU_model|ID|Mux54~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~1 , CPU_model|ID|Mux54~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~0 , CPU_model|ID|Mux54~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~3 , CPU_model|ID|Mux54~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~2 , CPU_model|ID|Mux54~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~4 , CPU_model|ID|Mux54~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~9 , CPU_model|ID|Mux54~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~10 , CPU_model|ID|Mux54~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~11 , CPU_model|ID|Mux54~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[9] , CPU_model|DEReg|eb[9], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[9]~4 , CPU_model|EXE|alub[9]~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~32 , CPU_model|EXE|ALU|ShiftRight1~32, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~31 , CPU_model|EXE|ALU|ShiftRight1~31, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~114 , CPU_model|EXE|ealu[5]~114, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~115 , CPU_model|EXE|ealu[5]~115, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~116 , CPU_model|EXE|ealu[5]~116, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~117 , CPU_model|EXE|ealu[5]~117, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[5]~118 , CPU_model|EXE|ealu[5]~118, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[5] , CPU_model|EMReg|malu[5], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a29 , device_state_mem|altsyncram_component|auto_generated|ram_block1a29, DE10_Standard, 1
instance = comp, \Mux26~0 , Mux26~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~10 , CPU_model|ID|Mux58~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][5]~feeder , CPU_model|ID|RF|register[5][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][5] , CPU_model|ID|RF|register[5][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][5] , CPU_model|ID|RF|register[7][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][5] , CPU_model|ID|RF|register[4][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][5] , CPU_model|ID|RF|register[6][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~5 , CPU_model|ID|Mux58~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][5] , CPU_model|ID|RF|register[3][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][5] , CPU_model|ID|RF|register[2][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][5] , CPU_model|ID|RF|register[1][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~6 , CPU_model|ID|Mux58~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][5] , CPU_model|ID|RF|register[11][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][5]~feeder , CPU_model|ID|RF|register[9][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][5] , CPU_model|ID|RF|register[9][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][5] , CPU_model|ID|RF|register[10][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][5]~feeder , CPU_model|ID|RF|register[8][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][5] , CPU_model|ID|RF|register[8][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~7 , CPU_model|ID|Mux58~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][5]~feeder , CPU_model|ID|RF|register[16][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][5] , CPU_model|ID|RF|register[16][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][5]~feeder , CPU_model|ID|RF|register[24][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][5] , CPU_model|ID|RF|register[24][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][5] , CPU_model|ID|RF|register[28][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][5] , CPU_model|ID|RF|register[20][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~0 , CPU_model|ID|Mux58~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][5] , CPU_model|ID|RF|register[27][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][5] , CPU_model|ID|RF|register[19][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][5] , CPU_model|ID|RF|register[23][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][5] , CPU_model|ID|RF|register[31][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~3 , CPU_model|ID|Mux58~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][5]~feeder , CPU_model|ID|RF|register[17][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][5] , CPU_model|ID|RF|register[17][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][5]~feeder , CPU_model|ID|RF|register[25][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][5] , CPU_model|ID|RF|register[25][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][5] , CPU_model|ID|RF|register[21][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][5] , CPU_model|ID|RF|register[29][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~1 , CPU_model|ID|Mux58~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][5]~feeder , CPU_model|ID|RF|register[26][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][5] , CPU_model|ID|RF|register[26][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][5] , CPU_model|ID|RF|register[30][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][5]~feeder , CPU_model|ID|RF|register[18][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][5] , CPU_model|ID|RF|register[18][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][5] , CPU_model|ID|RF|register[22][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~2 , CPU_model|ID|Mux58~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~4 , CPU_model|ID|Mux58~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][5] , CPU_model|ID|RF|register[15][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][5] , CPU_model|ID|RF|register[14][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][5] , CPU_model|ID|RF|register[13][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~8 , CPU_model|ID|Mux58~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~9 , CPU_model|ID|Mux58~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~11 , CPU_model|ID|Mux58~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[5] , CPU_model|DEReg|eb[5], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[5] , CPU_model|DEReg|eimm[5], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[5]~8 , CPU_model|EXE|alub[5]~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~120 , CPU_model|EXE|ealu[3]~120, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~33 , CPU_model|EXE|ALU|ShiftRight1~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~27 , CPU_model|EXE|ALU|ShiftRight1~27, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~11 , CPU_model|EXE|ALU|ShiftRight1~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~121 , CPU_model|EXE|ealu[3]~121, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~5 , CPU_model|EXE|ALU|ShiftRight0~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~122 , CPU_model|EXE|ealu[3]~122, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~123 , CPU_model|EXE|ealu[3]~123, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~53 , CPU_model|EXE|ALU|Add0~53, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~81 , CPU_model|EXE|ALU|Add0~81, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~77 , CPU_model|EXE|ALU|Add0~77, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[3]~124 , CPU_model|EXE|ealu[3]~124, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][3] , CPU_model|ID|RF|register[14][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][3] , CPU_model|ID|RF|register[12][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][3] , CPU_model|ID|RF|register[13][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][3] , CPU_model|ID|RF|register[15][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~8 , CPU_model|ID|Mux60~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][3]~feeder , CPU_model|ID|RF|register[5][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][3] , CPU_model|ID|RF|register[5][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][3] , CPU_model|ID|RF|register[7][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][3] , CPU_model|ID|RF|register[6][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][3]~feeder , CPU_model|ID|RF|register[4][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][3] , CPU_model|ID|RF|register[4][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~5 , CPU_model|ID|Mux60~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][3] , CPU_model|ID|RF|register[3][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][3] , CPU_model|ID|RF|register[2][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][3]~DUPLICATE , CPU_model|ID|RF|register[1][3]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~6 , CPU_model|ID|Mux60~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][3] , CPU_model|ID|RF|register[11][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][3] , CPU_model|ID|RF|register[10][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][3]~feeder , CPU_model|ID|RF|register[8][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][3] , CPU_model|ID|RF|register[8][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~7 , CPU_model|ID|Mux60~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][3]~feeder , CPU_model|ID|RF|register[26][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][3] , CPU_model|ID|RF|register[26][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][3]~feeder , CPU_model|ID|RF|register[18][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][3] , CPU_model|ID|RF|register[18][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][3] , CPU_model|ID|RF|register[22][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][3] , CPU_model|ID|RF|register[30][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~2 , CPU_model|ID|Mux60~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][3] , CPU_model|ID|RF|register[25][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][3] , CPU_model|ID|RF|register[29][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][3] , CPU_model|ID|RF|register[17][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][3] , CPU_model|ID|RF|register[21][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~1 , CPU_model|ID|Mux60~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][3] , CPU_model|ID|RF|register[31][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][3]~feeder , CPU_model|ID|RF|register[27][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][3] , CPU_model|ID|RF|register[27][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][3]~feeder , CPU_model|ID|RF|register[19][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][3] , CPU_model|ID|RF|register[19][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][3] , CPU_model|ID|RF|register[23][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~3 , CPU_model|ID|Mux60~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][3]~feeder , CPU_model|ID|RF|register[24][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][3] , CPU_model|ID|RF|register[24][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][3] , CPU_model|ID|RF|register[28][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][3] , CPU_model|ID|RF|register[20][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][3]~feeder , CPU_model|ID|RF|register[16][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][3] , CPU_model|ID|RF|register[16][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~0 , CPU_model|ID|Mux60~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~4 , CPU_model|ID|Mux60~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~9 , CPU_model|ID|Mux60~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~10 , CPU_model|ID|Mux60~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~11 , CPU_model|ID|Mux60~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[3] , CPU_model|DEReg|eb[3], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[3]~10 , CPU_model|EXE|alub[3]~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~65 , CPU_model|EXE|ealu[4]~65, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~23 , CPU_model|EXE|ALU|ShiftRight1~23, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~66 , CPU_model|EXE|ealu[4]~66, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~24 , CPU_model|EXE|ALU|ShiftRight1~24, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~64 , CPU_model|EXE|ealu[4]~64, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~67 , CPU_model|EXE|ealu[4]~67, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~27 , CPU_model|EXE|ALU|ShiftLeft0~27, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~63 , CPU_model|EXE|ealu[4]~63, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[4]~68 , CPU_model|EXE|ealu[4]~68, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a28 , device_state_mem|altsyncram_component|auto_generated|ram_block1a28, DE10_Standard, 1
instance = comp, \Mux27~0 , Mux27~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[4] , CPU_model|MWReg|wmo[4], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[4] , CPU_model|MWReg|walu[4], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[4]~1 , CPU_model|WBldw_WB|wdi[4]~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][4] , CPU_model|ID|RF|register[2][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][4]~feeder , CPU_model|ID|RF|register[5][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][4] , CPU_model|ID|RF|register[5][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][4] , CPU_model|ID|RF|register[6][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][4] , CPU_model|ID|RF|register[7][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][4]~feeder , CPU_model|ID|RF|register[4][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][4] , CPU_model|ID|RF|register[4][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~5 , CPU_model|ID|Mux59~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][4] , CPU_model|ID|RF|register[3][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][4]~feeder , CPU_model|ID|RF|register[1][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][4] , CPU_model|ID|RF|register[1][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~6 , CPU_model|ID|Mux59~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][4]~feeder , CPU_model|ID|RF|register[8][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][4] , CPU_model|ID|RF|register[8][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][4]~feeder , CPU_model|ID|RF|register[9][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][4] , CPU_model|ID|RF|register[9][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][4] , CPU_model|ID|RF|register[11][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][4] , CPU_model|ID|RF|register[10][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~7 , CPU_model|ID|Mux59~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][4]~feeder , CPU_model|ID|RF|register[24][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][4] , CPU_model|ID|RF|register[24][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][4] , CPU_model|ID|RF|register[16][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][4] , CPU_model|ID|RF|register[28][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][4] , CPU_model|ID|RF|register[20][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~0 , CPU_model|ID|Mux59~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][4]~feeder , CPU_model|ID|RF|register[26][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][4] , CPU_model|ID|RF|register[26][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][4]~feeder , CPU_model|ID|RF|register[18][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][4] , CPU_model|ID|RF|register[18][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][4] , CPU_model|ID|RF|register[30][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][4] , CPU_model|ID|RF|register[22][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~2 , CPU_model|ID|Mux59~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][4] , CPU_model|ID|RF|register[29][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][4]~feeder , CPU_model|ID|RF|register[17][4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][4] , CPU_model|ID|RF|register[17][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][4] , CPU_model|ID|RF|register[25][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][4] , CPU_model|ID|RF|register[21][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~1 , CPU_model|ID|Mux59~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][4] , CPU_model|ID|RF|register[27][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][4] , CPU_model|ID|RF|register[23][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][4] , CPU_model|ID|RF|register[31][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][4] , CPU_model|ID|RF|register[19][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~3 , CPU_model|ID|Mux59~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~4 , CPU_model|ID|Mux59~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][4] , CPU_model|ID|RF|register[12][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][4] , CPU_model|ID|RF|register[13][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][4] , CPU_model|ID|RF|register[14][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][4] , CPU_model|ID|RF|register[15][4], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~8 , CPU_model|ID|Mux59~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~9 , CPU_model|ID|Mux59~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~10 , CPU_model|ID|Mux59~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux59~11 , CPU_model|ID|Mux59~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[4] , CPU_model|DEReg|eb[4], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[4]~feeder , CPU_model|DEReg|eimm[4]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eimm[4] , CPU_model|DEReg|eimm[4], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[4]~9 , CPU_model|EXE|alub[4]~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~6 , CPU_model|EXE|ALU|r~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~6 , CPU_model|EXE|ALU|ShiftRight0~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~56 , CPU_model|EXE|ealu[20]~56, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~57 , CPU_model|EXE|ealu[20]~57, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~7 , CPU_model|ID|Mux43~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~5 , CPU_model|ID|Mux43~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~6 , CPU_model|ID|Mux43~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~8 , CPU_model|ID|Mux43~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~3 , CPU_model|ID|Mux43~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~0 , CPU_model|ID|Mux43~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~1 , CPU_model|ID|Mux43~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~2 , CPU_model|ID|Mux43~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~4 , CPU_model|ID|Mux43~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~9 , CPU_model|ID|Mux43~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~10 , CPU_model|ID|Mux43~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux43~11 , CPU_model|ID|Mux43~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[20] , CPU_model|DEReg|eb[20], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~7 , CPU_model|EXE|ALU|r~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~58 , CPU_model|EXE|ealu[20]~58, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~59 , CPU_model|EXE|ealu[20]~59, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~60 , CPU_model|EXE|ealu[20]~60, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~61 , CPU_model|EXE|ealu[20]~61, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~62 , CPU_model|EXE|ealu[20]~62, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[20] , CPU_model|EMReg|malu[20], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a18 , device_state_mem|altsyncram_component|auto_generated|ram_block1a18, DE10_Standard, 1
instance = comp, \Mux21~0 , Mux21~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[10]~feeder , CPU_model|MWReg|wmo[10]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[10] , CPU_model|MWReg|wmo[10], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[10] , CPU_model|MWReg|walu[10], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[10]~4 , CPU_model|WBldw_WB|wdi[10]~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][10] , CPU_model|ID|RF|register[3][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][10] , CPU_model|ID|RF|register[1][10], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~5 , CPU_model|ID|Mux53~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~6 , CPU_model|ID|Mux53~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~1 , CPU_model|ID|Mux53~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~0 , CPU_model|ID|Mux53~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~3 , CPU_model|ID|Mux53~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~2 , CPU_model|ID|Mux53~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~4 , CPU_model|ID|Mux53~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~7 , CPU_model|ID|Mux53~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~8 , CPU_model|ID|Mux53~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~9 , CPU_model|ID|Mux53~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~10 , CPU_model|ID|Mux53~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~11 , CPU_model|ID|Mux53~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[10] , CPU_model|DEReg|eb[10], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[10]~3 , CPU_model|EXE|alub[10]~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~166 , CPU_model|EXE|ealu[26]~166, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[26]~219 , CPU_model|EXE|ealu[26]~219, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~8 , CPU_model|ID|Mux37~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~7 , CPU_model|ID|Mux37~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~5 , CPU_model|ID|Mux37~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~6 , CPU_model|ID|Mux37~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~3 , CPU_model|ID|Mux37~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~1 , CPU_model|ID|Mux37~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~0 , CPU_model|ID|Mux37~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~2 , CPU_model|ID|Mux37~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~4 , CPU_model|ID|Mux37~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~9 , CPU_model|ID|Mux37~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~10 , CPU_model|ID|Mux37~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux37~11 , CPU_model|ID|Mux37~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[26] , CPU_model|DEReg|eb[26], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[26]~26 , CPU_model|EXE|alub[26]~26, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~9 , CPU_model|EXE|ALU|ShiftRight1~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~15 , CPU_model|EXE|ALU|ShiftRight0~15, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~140 , CPU_model|EXE|ealu[22]~140, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~10 , CPU_model|EXE|ALU|r~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[22]~141 , CPU_model|EXE|ealu[22]~141, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~3 , CPU_model|ID|Mux41~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~1 , CPU_model|ID|Mux41~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~0 , CPU_model|ID|Mux41~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~2 , CPU_model|ID|Mux41~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~4 , CPU_model|ID|Mux41~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~5 , CPU_model|ID|Mux41~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~6 , CPU_model|ID|Mux41~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~7 , CPU_model|ID|Mux41~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~8 , CPU_model|ID|Mux41~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~9 , CPU_model|ID|Mux41~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~10 , CPU_model|ID|Mux41~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux41~11 , CPU_model|ID|Mux41~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[22] , CPU_model|DEReg|eb[22], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[22]~22 , CPU_model|EXE|alub[22]~22, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~13 , CPU_model|EXE|ALU|ShiftRight1~13, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~22 , CPU_model|EXE|ALU|ShiftRight1~22, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~47 , CPU_model|EXE|ealu[19]~47, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~4 , CPU_model|EXE|ALU|r~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~48 , CPU_model|EXE|ealu[19]~48, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[19]~54 , CPU_model|EXE|ealu[19]~54, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[19] , CPU_model|EMReg|malu[19], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a10 , device_state_mem|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \Mux13~0 , Mux13~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[18]~feeder , CPU_model|MWReg|walu[18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[18] , CPU_model|MWReg|walu[18], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[18]~feeder , CPU_model|MWReg|wmo[18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[18] , CPU_model|MWReg|wmo[18], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[18]~18 , CPU_model|WBldw_WB|wdi[18]~18, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][18]~feeder , CPU_model|ID|RF|register[1][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][18] , CPU_model|ID|RF|register[1][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][18] , CPU_model|ID|RF|register[2][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][18] , CPU_model|ID|RF|register[3][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][18] , CPU_model|ID|RF|register[6][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][18] , CPU_model|ID|RF|register[5][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][18] , CPU_model|ID|RF|register[7][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][18] , CPU_model|ID|RF|register[4][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~5 , CPU_model|ID|Mux13~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~6 , CPU_model|ID|Mux13~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][18]~feeder , CPU_model|ID|RF|register[26][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][18] , CPU_model|ID|RF|register[26][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][18] , CPU_model|ID|RF|register[22][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][18] , CPU_model|ID|RF|register[30][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][18] , CPU_model|ID|RF|register[18][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~2 , CPU_model|ID|Mux13~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][18]~feeder , CPU_model|ID|RF|register[19][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][18] , CPU_model|ID|RF|register[19][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][18] , CPU_model|ID|RF|register[23][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][18]~feeder , CPU_model|ID|RF|register[27][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][18] , CPU_model|ID|RF|register[27][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][18] , CPU_model|ID|RF|register[31][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~3 , CPU_model|ID|Mux13~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][18] , CPU_model|ID|RF|register[24][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][18] , CPU_model|ID|RF|register[20][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][18] , CPU_model|ID|RF|register[28][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][18] , CPU_model|ID|RF|register[16][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~0 , CPU_model|ID|Mux13~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][18] , CPU_model|ID|RF|register[25][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][18] , CPU_model|ID|RF|register[21][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][18] , CPU_model|ID|RF|register[29][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][18] , CPU_model|ID|RF|register[17][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~1 , CPU_model|ID|Mux13~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~4 , CPU_model|ID|Mux13~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][18] , CPU_model|ID|RF|register[9][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][18] , CPU_model|ID|RF|register[8][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][18] , CPU_model|ID|RF|register[11][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][18] , CPU_model|ID|RF|register[10][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~7 , CPU_model|ID|Mux13~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][18]~feeder , CPU_model|ID|RF|register[15][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][18] , CPU_model|ID|RF|register[15][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][18] , CPU_model|ID|RF|register[13][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][18] , CPU_model|ID|RF|register[14][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][18]~feeder , CPU_model|ID|RF|register[12][18]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][18] , CPU_model|ID|RF|register[12][18], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~8 , CPU_model|ID|Mux13~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~9 , CPU_model|ID|Mux13~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~10 , CPU_model|ID|Mux13~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux13~11 , CPU_model|ID|Mux13~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux13~0 , CPU_model|IF|Mux13~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[18] , CPU_model|PC|PC|q[18], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[18] , CPU_model|IR|pc4_r|q[18], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[18] , CPU_model|DEReg|epc4[18], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~41 , CPU_model|EXE|ealu[18]~41, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~24 , CPU_model|EXE|ALU|ShiftLeft0~24, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~3 , CPU_model|EXE|ALU|r~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~42 , CPU_model|EXE|ealu[18]~42, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~43 , CPU_model|EXE|ealu[18]~43, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~44 , CPU_model|EXE|ealu[18]~44, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~45 , CPU_model|EXE|ealu[18]~45, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~5 , CPU_model|ID|Mux45~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~6 , CPU_model|ID|Mux45~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~2 , CPU_model|ID|Mux45~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~1 , CPU_model|ID|Mux45~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~3 , CPU_model|ID|Mux45~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~0 , CPU_model|ID|Mux45~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~4 , CPU_model|ID|Mux45~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~8 , CPU_model|ID|Mux45~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~7 , CPU_model|ID|Mux45~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~9 , CPU_model|ID|Mux45~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~10 , CPU_model|ID|Mux45~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux45~11 , CPU_model|ID|Mux45~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[18] , CPU_model|DEReg|eb[18], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~3 , CPU_model|EXE|ALU|ShiftRight0~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~21 , CPU_model|EXE|ALU|ShiftRight1~21, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~39 , CPU_model|EXE|ealu[18]~39, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~2 , CPU_model|EXE|ALU|r~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~40 , CPU_model|EXE|ealu[18]~40, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[18]~46 , CPU_model|EXE|ealu[18]~46, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[18] , CPU_model|EMReg|malu[18], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a9 , device_state_mem|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \Mux14~0 , Mux14~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[17]~feeder , CPU_model|MWReg|wmo[17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[17] , CPU_model|MWReg|wmo[17], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[17]~17 , CPU_model|WBldw_WB|wdi[17]~17, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][17] , CPU_model|ID|RF|register[3][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][17] , CPU_model|ID|RF|register[1][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][17] , CPU_model|ID|RF|register[7][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][17] , CPU_model|ID|RF|register[5][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][17] , CPU_model|ID|RF|register[6][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][17]~feeder , CPU_model|ID|RF|register[4][17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][17] , CPU_model|ID|RF|register[4][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~5 , CPU_model|ID|Mux46~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][17] , CPU_model|ID|RF|register[2][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~6 , CPU_model|ID|Mux46~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][17] , CPU_model|ID|RF|register[28][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][17]~feeder , CPU_model|ID|RF|register[16][17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][17] , CPU_model|ID|RF|register[16][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][17] , CPU_model|ID|RF|register[20][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][17]~feeder , CPU_model|ID|RF|register[24][17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][17] , CPU_model|ID|RF|register[24][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~0 , CPU_model|ID|Mux46~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][17] , CPU_model|ID|RF|register[31][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][17] , CPU_model|ID|RF|register[27][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][17] , CPU_model|ID|RF|register[23][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][17] , CPU_model|ID|RF|register[19][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~3 , CPU_model|ID|Mux46~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][17] , CPU_model|ID|RF|register[17][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][17] , CPU_model|ID|RF|register[29][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][17] , CPU_model|ID|RF|register[25][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][17] , CPU_model|ID|RF|register[21][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~1 , CPU_model|ID|Mux46~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][17]~feeder , CPU_model|ID|RF|register[26][17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][17] , CPU_model|ID|RF|register[26][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][17]~feeder , CPU_model|ID|RF|register[18][17]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][17] , CPU_model|ID|RF|register[18][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][17] , CPU_model|ID|RF|register[22][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][17] , CPU_model|ID|RF|register[30][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~2 , CPU_model|ID|Mux46~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~4 , CPU_model|ID|Mux46~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][17] , CPU_model|ID|RF|register[9][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][17] , CPU_model|ID|RF|register[11][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][17] , CPU_model|ID|RF|register[8][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][17] , CPU_model|ID|RF|register[10][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~7 , CPU_model|ID|Mux46~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][17] , CPU_model|ID|RF|register[14][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][17] , CPU_model|ID|RF|register[12][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][17] , CPU_model|ID|RF|register[13][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][17] , CPU_model|ID|RF|register[15][17], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~8 , CPU_model|ID|Mux46~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~9 , CPU_model|ID|Mux46~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~10 , CPU_model|ID|Mux46~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux46~11 , CPU_model|ID|Mux46~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[17] , CPU_model|DEReg|eb[17], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~0 , CPU_model|EXE|ALU|r~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~20 , CPU_model|EXE|ALU|ShiftRight1~20, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight0~2 , CPU_model|EXE|ALU|ShiftRight0~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~26 , CPU_model|EXE|ealu[17]~26, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~27 , CPU_model|EXE|ealu[17]~27, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~2 , CPU_model|ID|Mux14~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~3 , CPU_model|ID|Mux14~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~1 , CPU_model|ID|Mux14~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~0 , CPU_model|ID|Mux14~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~4 , CPU_model|ID|Mux14~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~8 , CPU_model|ID|Mux14~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~5 , CPU_model|ID|Mux14~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~6 , CPU_model|ID|Mux14~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~7 , CPU_model|ID|Mux14~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~9 , CPU_model|ID|Mux14~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~10 , CPU_model|ID|Mux14~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux14~11 , CPU_model|ID|Mux14~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[17] , CPU_model|DEReg|ea[17], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~35 , CPU_model|EXE|ealu[17]~35, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|r~1 , CPU_model|EXE|ALU|r~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~22 , CPU_model|EXE|ALU|ShiftLeft0~22, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~33 , CPU_model|EXE|ealu[17]~33, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~30 , CPU_model|EXE|ealu[17]~30, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~36 , CPU_model|EXE|ealu[17]~36, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~37 , CPU_model|EXE|ealu[17]~37, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[17]~38 , CPU_model|EXE|ealu[17]~38, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[17] , CPU_model|EMReg|malu[17], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a25 , device_state_mem|altsyncram_component|auto_generated|ram_block1a25, DE10_Standard, 1
instance = comp, \Mux30~2 , Mux30~2, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[1] , CPU_model|MWReg|wmo[1], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[1]~6 , CPU_model|WBldw_WB|wdi[1]~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][1] , CPU_model|ID|RF|register[10][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][1] , CPU_model|ID|RF|register[9][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][1]~feeder , CPU_model|ID|RF|register[8][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][1] , CPU_model|ID|RF|register[8][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][1] , CPU_model|ID|RF|register[11][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~7 , CPU_model|ID|Mux62~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][1] , CPU_model|ID|RF|register[13][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][1]~feeder , CPU_model|ID|RF|register[15][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][1] , CPU_model|ID|RF|register[15][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][1] , CPU_model|ID|RF|register[14][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][1] , CPU_model|ID|RF|register[12][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~8 , CPU_model|ID|Mux62~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][1] , CPU_model|ID|RF|register[6][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][1]~feeder , CPU_model|ID|RF|register[4][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][1] , CPU_model|ID|RF|register[4][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][1] , CPU_model|ID|RF|register[7][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][1] , CPU_model|ID|RF|register[5][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~5 , CPU_model|ID|Mux62~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][1]~feeder , CPU_model|ID|RF|register[1][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][1] , CPU_model|ID|RF|register[1][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][1] , CPU_model|ID|RF|register[3][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][1] , CPU_model|ID|RF|register[2][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~6 , CPU_model|ID|Mux62~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][1] , CPU_model|ID|RF|register[23][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][1]~feeder , CPU_model|ID|RF|register[27][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][1] , CPU_model|ID|RF|register[27][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][1]~feeder , CPU_model|ID|RF|register[19][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][1] , CPU_model|ID|RF|register[19][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][1] , CPU_model|ID|RF|register[31][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~3 , CPU_model|ID|Mux62~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][1]~feeder , CPU_model|ID|RF|register[24][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][1] , CPU_model|ID|RF|register[24][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][1]~feeder , CPU_model|ID|RF|register[16][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][1] , CPU_model|ID|RF|register[16][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][1] , CPU_model|ID|RF|register[28][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][1] , CPU_model|ID|RF|register[20][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~0 , CPU_model|ID|Mux62~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][1] , CPU_model|ID|RF|register[25][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][1] , CPU_model|ID|RF|register[21][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][1] , CPU_model|ID|RF|register[29][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][1]~feeder , CPU_model|ID|RF|register[17][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][1] , CPU_model|ID|RF|register[17][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~1 , CPU_model|ID|Mux62~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][1]~feeder , CPU_model|ID|RF|register[26][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][1] , CPU_model|ID|RF|register[26][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][1]~feeder , CPU_model|ID|RF|register[18][1]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][1] , CPU_model|ID|RF|register[18][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][1] , CPU_model|ID|RF|register[30][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][1] , CPU_model|ID|RF|register[22][1], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~2 , CPU_model|ID|Mux62~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~4 , CPU_model|ID|Mux62~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~9 , CPU_model|ID|Mux62~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~10 , CPU_model|ID|Mux62~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~11 , CPU_model|ID|Mux62~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[1] , CPU_model|DEReg|eb[1], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[1]~12 , CPU_model|EXE|alub[1]~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource~2 , CPU_model|ID|CU|pcsource~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~12 , CPU_model|ID|WideNor0~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~7 , CPU_model|ID|WideNor0~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~8 , CPU_model|ID|WideNor0~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~17 , CPU_model|ID|rsrtequ~17, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~13 , CPU_model|ID|WideNor0~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux51~12 , CPU_model|ID|Mux51~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux19~12 , CPU_model|ID|Mux19~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~13 , CPU_model|ID|rsrtequ~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~10 , CPU_model|ID|Mux24~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux56~12 , CPU_model|ID|Mux56~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~1 , CPU_model|ID|Mux24~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~0 , CPU_model|ID|Mux24~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~3 , CPU_model|ID|Mux24~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~2 , CPU_model|ID|Mux24~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~4 , CPU_model|ID|Mux24~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~8 , CPU_model|ID|Mux24~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~7 , CPU_model|ID|Mux24~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~5 , CPU_model|ID|Mux24~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~6 , CPU_model|ID|Mux24~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~9 , CPU_model|ID|Mux24~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~12 , CPU_model|ID|Mux24~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~11 , CPU_model|ID|rsrtequ~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~10 , CPU_model|ID|WideNor0~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~14 , CPU_model|ID|rsrtequ~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~15 , CPU_model|ID|rsrtequ~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~2 , CPU_model|ID|Mux20~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~0 , CPU_model|ID|Mux20~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~1 , CPU_model|ID|Mux20~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~3 , CPU_model|ID|Mux20~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~4 , CPU_model|ID|Mux20~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~5 , CPU_model|ID|Mux20~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~6 , CPU_model|ID|Mux20~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~7 , CPU_model|ID|Mux20~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~8 , CPU_model|ID|Mux20~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~9 , CPU_model|ID|Mux20~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~10 , CPU_model|ID|Mux20~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~12 , CPU_model|ID|rsrtequ~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~11 , CPU_model|ID|WideNor0~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[31] , CPU_model|DEReg|ea[31], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[31]~22 , CPU_model|EXE|alua[31]~22, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~45 , CPU_model|EXE|ALU|ShiftLeft0~45, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~46 , CPU_model|EXE|ALU|ShiftLeft0~46, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~5 , CPU_model|EXE|ALU|Mux0~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~2 , CPU_model|EXE|ALU|Mux0~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~3 , CPU_model|EXE|ALU|Mux0~3, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[30] , CPU_model|DEReg|ea[30], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~117 , CPU_model|EXE|ALU|Add1~117, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~125 , CPU_model|EXE|ALU|Add1~125, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~1 , CPU_model|EXE|ALU|Mux0~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~117 , CPU_model|EXE|ALU|Add0~117, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add0~125 , CPU_model|EXE|ALU|Add0~125, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~0 , CPU_model|EXE|ALU|Mux0~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux0~4 , CPU_model|EXE|ALU|Mux0~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[31]~206 , CPU_model|EXE|ealu[31]~206, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[31] , CPU_model|EMReg|malu[31], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[31] , CPU_model|MWReg|walu[31], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a7 , device_state_mem|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \Mux0~0 , Mux0~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[31]~feeder , CPU_model|MWReg|wmo[31]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[31] , CPU_model|MWReg|wmo[31], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[31]~31 , CPU_model|WBldw_WB|wdi[31]~31, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][31] , CPU_model|ID|RF|register[2][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][31] , CPU_model|ID|RF|register[6][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][31]~feeder , CPU_model|ID|RF|register[4][31]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][31] , CPU_model|ID|RF|register[4][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][31] , CPU_model|ID|RF|register[7][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][31]~feeder , CPU_model|ID|RF|register[5][31]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][31] , CPU_model|ID|RF|register[5][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~5 , CPU_model|ID|Mux0~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][31] , CPU_model|ID|RF|register[3][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][31] , CPU_model|ID|RF|register[1][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~6 , CPU_model|ID|Mux0~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][31] , CPU_model|ID|RF|register[15][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][31] , CPU_model|ID|RF|register[13][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][31] , CPU_model|ID|RF|register[14][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][31] , CPU_model|ID|RF|register[12][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~8 , CPU_model|ID|Mux0~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][31] , CPU_model|ID|RF|register[17][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][31] , CPU_model|ID|RF|register[25][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][31] , CPU_model|ID|RF|register[29][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][31] , CPU_model|ID|RF|register[21][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~1 , CPU_model|ID|Mux0~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][31] , CPU_model|ID|RF|register[20][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][31] , CPU_model|ID|RF|register[16][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][31] , CPU_model|ID|RF|register[28][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][31] , CPU_model|ID|RF|register[24][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~0 , CPU_model|ID|Mux0~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][31] , CPU_model|ID|RF|register[23][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][31]~feeder , CPU_model|ID|RF|register[19][31]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][31] , CPU_model|ID|RF|register[19][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][31] , CPU_model|ID|RF|register[31][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][31]~feeder , CPU_model|ID|RF|register[27][31]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][31] , CPU_model|ID|RF|register[27][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~3 , CPU_model|ID|Mux0~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][31] , CPU_model|ID|RF|register[18][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][31] , CPU_model|ID|RF|register[26][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][31] , CPU_model|ID|RF|register[30][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][31] , CPU_model|ID|RF|register[22][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~2 , CPU_model|ID|Mux0~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~4 , CPU_model|ID|Mux0~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][31] , CPU_model|ID|RF|register[9][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][31] , CPU_model|ID|RF|register[10][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][31] , CPU_model|ID|RF|register[8][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][31] , CPU_model|ID|RF|register[11][31], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~7 , CPU_model|ID|Mux0~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~9 , CPU_model|ID|Mux0~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~10 , CPU_model|ID|Mux0~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux0~11 , CPU_model|ID|Mux0~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux54~12 , CPU_model|ID|Mux54~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux22~12 , CPU_model|ID|Mux22~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~4 , CPU_model|ID|rsrtequ~4, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[2] , CPU_model|MWReg|wmo[2], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[2] , CPU_model|MWReg|walu[2], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[2]~13 , CPU_model|WBldw_WB|wdi[2]~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][2] , CPU_model|ID|RF|register[8][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][2]~feeder , CPU_model|ID|RF|register[9][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][2] , CPU_model|ID|RF|register[9][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][2] , CPU_model|ID|RF|register[10][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][2] , CPU_model|ID|RF|register[11][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~7 , CPU_model|ID|Mux29~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][2]~feeder , CPU_model|ID|RF|register[5][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][2] , CPU_model|ID|RF|register[5][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][2] , CPU_model|ID|RF|register[6][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][2] , CPU_model|ID|RF|register[7][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][2] , CPU_model|ID|RF|register[4][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~5 , CPU_model|ID|Mux29~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][2]~feeder , CPU_model|ID|RF|register[1][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][2] , CPU_model|ID|RF|register[1][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][2] , CPU_model|ID|RF|register[3][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][2] , CPU_model|ID|RF|register[2][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~6 , CPU_model|ID|Mux29~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][2]~feeder , CPU_model|ID|RF|register[27][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][2] , CPU_model|ID|RF|register[27][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][2] , CPU_model|ID|RF|register[19][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][2] , CPU_model|ID|RF|register[31][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][2] , CPU_model|ID|RF|register[23][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~3 , CPU_model|ID|Mux29~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][2] , CPU_model|ID|RF|register[22][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][2]~feeder , CPU_model|ID|RF|register[18][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][2] , CPU_model|ID|RF|register[18][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][2] , CPU_model|ID|RF|register[30][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][2]~feeder , CPU_model|ID|RF|register[26][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][2] , CPU_model|ID|RF|register[26][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~2 , CPU_model|ID|Mux29~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][2] , CPU_model|ID|RF|register[25][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][2] , CPU_model|ID|RF|register[17][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][2] , CPU_model|ID|RF|register[29][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][2] , CPU_model|ID|RF|register[21][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~1 , CPU_model|ID|Mux29~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][2] , CPU_model|ID|RF|register[24][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][2] , CPU_model|ID|RF|register[16][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][2] , CPU_model|ID|RF|register[28][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][2] , CPU_model|ID|RF|register[20][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~0 , CPU_model|ID|Mux29~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~4 , CPU_model|ID|Mux29~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][2] , CPU_model|ID|RF|register[13][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][2]~feeder , CPU_model|ID|RF|register[15][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][2] , CPU_model|ID|RF|register[15][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][2] , CPU_model|ID|RF|register[14][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][2]~feeder , CPU_model|ID|RF|register[12][2]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][2] , CPU_model|ID|RF|register[12][2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~8 , CPU_model|ID|Mux29~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~9 , CPU_model|ID|Mux29~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~12 , CPU_model|ID|Mux29~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~5 , CPU_model|ID|Mux61~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~6 , CPU_model|ID|Mux61~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~7 , CPU_model|ID|Mux61~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~3 , CPU_model|ID|Mux61~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~2 , CPU_model|ID|Mux61~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~1 , CPU_model|ID|Mux61~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~0 , CPU_model|ID|Mux61~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~4 , CPU_model|ID|Mux61~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][2]~DUPLICATE , CPU_model|ID|RF|register[12][2]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~8 , CPU_model|ID|Mux61~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~9 , CPU_model|ID|Mux61~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~12 , CPU_model|ID|Mux61~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~2 , CPU_model|ID|rsrtequ~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux21~12 , CPU_model|ID|Mux21~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux53~12 , CPU_model|ID|Mux53~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~5 , CPU_model|ID|rsrtequ~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~5 , CPU_model|ID|Mux30~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~7 , CPU_model|ID|Mux30~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~8 , CPU_model|ID|Mux30~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~6 , CPU_model|ID|Mux30~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~9 , CPU_model|ID|Mux30~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~10 , CPU_model|ID|Mux30~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][1]~DUPLICATE , CPU_model|ID|RF|register[1][1]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~11 , CPU_model|ID|Mux30~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~13 , CPU_model|ID|Mux30~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~12 , CPU_model|ID|Mux30~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~14 , CPU_model|ID|Mux30~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~17 , CPU_model|ID|Mux30~17, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux62~12 , CPU_model|ID|Mux62~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~1 , CPU_model|ID|rsrtequ~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux60~12 , CPU_model|ID|Mux60~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~10 , CPU_model|ID|Mux28~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~12 , CPU_model|ID|Mux28~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~3 , CPU_model|ID|rsrtequ~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[0]~195 , CPU_model|EXE|ealu[0]~195, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[0] , CPU_model|EMReg|malu[0], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a24 , device_state_mem|altsyncram_component|auto_generated|ram_block1a24, DE10_Standard, 1
instance = comp, \Mux31~0 , Mux31~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[0] , CPU_model|MWReg|walu[0], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[0] , CPU_model|MWReg|wmo[0], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[0]~5 , CPU_model|WBldw_WB|wdi[0]~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][0]~feeder , CPU_model|ID|RF|register[9][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][0] , CPU_model|ID|RF|register[9][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][0]~feeder , CPU_model|ID|RF|register[8][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][0] , CPU_model|ID|RF|register[8][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][0] , CPU_model|ID|RF|register[10][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][0] , CPU_model|ID|RF|register[11][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~7 , CPU_model|ID|Mux63~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][0] , CPU_model|ID|RF|register[2][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][0]~feeder , CPU_model|ID|RF|register[1][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][0] , CPU_model|ID|RF|register[1][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][0] , CPU_model|ID|RF|register[3][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][0]~feeder , CPU_model|ID|RF|register[5][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][0] , CPU_model|ID|RF|register[5][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][0] , CPU_model|ID|RF|register[4][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][0] , CPU_model|ID|RF|register[6][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][0] , CPU_model|ID|RF|register[7][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~5 , CPU_model|ID|Mux63~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~6 , CPU_model|ID|Mux63~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][0] , CPU_model|ID|RF|register[20][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][0]~feeder , CPU_model|ID|RF|register[24][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][0] , CPU_model|ID|RF|register[24][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][0] , CPU_model|ID|RF|register[28][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][0]~feeder , CPU_model|ID|RF|register[16][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][0] , CPU_model|ID|RF|register[16][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~0 , CPU_model|ID|Mux63~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][0] , CPU_model|ID|RF|register[22][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][0]~feeder , CPU_model|ID|RF|register[18][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][0] , CPU_model|ID|RF|register[18][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][0] , CPU_model|ID|RF|register[30][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][0]~feeder , CPU_model|ID|RF|register[26][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][0] , CPU_model|ID|RF|register[26][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~2 , CPU_model|ID|Mux63~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][0] , CPU_model|ID|RF|register[21][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][0] , CPU_model|ID|RF|register[25][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][0] , CPU_model|ID|RF|register[29][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][0] , CPU_model|ID|RF|register[17][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~1 , CPU_model|ID|Mux63~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][0]~feeder , CPU_model|ID|RF|register[27][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][0] , CPU_model|ID|RF|register[27][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][0] , CPU_model|ID|RF|register[23][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][0] , CPU_model|ID|RF|register[31][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][0]~feeder , CPU_model|ID|RF|register[19][0]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][0] , CPU_model|ID|RF|register[19][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~3 , CPU_model|ID|Mux63~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~4 , CPU_model|ID|Mux63~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][0] , CPU_model|ID|RF|register[13][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][0] , CPU_model|ID|RF|register[12][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][0] , CPU_model|ID|RF|register[15][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][0] , CPU_model|ID|RF|register[14][0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~8 , CPU_model|ID|Mux63~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~9 , CPU_model|ID|Mux63~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~10 , CPU_model|ID|Mux63~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~12 , CPU_model|ID|Mux63~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~5 , CPU_model|ID|Mux31~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~6 , CPU_model|ID|Mux31~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~3 , CPU_model|ID|Mux31~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~0 , CPU_model|ID|Mux31~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~2 , CPU_model|ID|Mux31~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~1 , CPU_model|ID|Mux31~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~4 , CPU_model|ID|Mux31~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~8 , CPU_model|ID|Mux31~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~7 , CPU_model|ID|Mux31~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~9 , CPU_model|ID|Mux31~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~10 , CPU_model|ID|Mux31~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~12 , CPU_model|ID|Mux31~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~0 , CPU_model|ID|WideNor0~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~9 , CPU_model|ID|rsrtequ~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~8 , CPU_model|ID|rsrtequ~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~10 , CPU_model|ID|rsrtequ~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~10 , CPU_model|ID|Mux26~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux58~12 , CPU_model|ID|Mux58~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~12 , CPU_model|ID|Mux26~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~6 , CPU_model|ID|rsrtequ~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~7 , CPU_model|ID|rsrtequ~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~1 , CPU_model|ID|WideNor0~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~2 , CPU_model|ID|WideNor0~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource~4 , CPU_model|ID|CU|pcsource~4, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux30~0 , CPU_model|IF|Mux30~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~14 , CPU_model|ID|WideNor0~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux55~12 , CPU_model|ID|Mux55~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux23~12 , CPU_model|ID|Mux23~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~18 , CPU_model|ID|rsrtequ~18, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~15 , CPU_model|ID|WideNor0~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~16 , CPU_model|ID|WideNor0~16, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0 , CPU_model|ID|WideNor0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[1]~0 , CPU_model|PC|PC|q[1]~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[1] , CPU_model|PC|PC|q[1], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[1] , CPU_model|IR|pc4_r|q[1], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[1] , CPU_model|DEReg|epc4[1], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~83 , CPU_model|EXE|ealu[1]~83, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~84 , CPU_model|EXE|ealu[1]~84, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~85 , CPU_model|EXE|ealu[1]~85, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~86 , CPU_model|EXE|ealu[1]~86, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~87 , CPU_model|EXE|ealu[1]~87, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[1]~88 , CPU_model|EXE|ealu[1]~88, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~15 , CPU_model|ID|Mux30~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~16 , CPU_model|ID|Mux30~16, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[1] , CPU_model|DEReg|ea[1], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[1]~2 , CPU_model|EXE|alua[1]~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~11 , CPU_model|EXE|ALU|ShiftLeft0~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~14 , CPU_model|EXE|ALU|ShiftLeft0~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[15]~6 , CPU_model|EXE|alua[15]~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~2 , CPU_model|EXE|ALU|Mux16~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~4 , CPU_model|EXE|ALU|Mux16~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~3 , CPU_model|EXE|ALU|Mux16~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~5 , CPU_model|EXE|ALU|Mux16~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~0 , CPU_model|EXE|ALU|Mux16~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~1 , CPU_model|EXE|ALU|Add1~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~5 , CPU_model|EXE|ALU|Add1~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Add1~9 , CPU_model|EXE|ALU|Add1~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~1 , CPU_model|EXE|ALU|Mux16~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux16~6 , CPU_model|EXE|ALU|Mux16~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~10 , CPU_model|ID|Mux48~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~11 , CPU_model|ID|Mux48~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][15]~DUPLICATE , CPU_model|ID|RF|register[12][15]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][15] , CPU_model|ID|RF|register[15][15], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~13 , CPU_model|ID|Mux48~13, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~6 , CPU_model|ID|Mux48~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~7 , CPU_model|ID|Mux48~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~8 , CPU_model|ID|Mux48~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~5 , CPU_model|ID|Mux48~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~9 , CPU_model|ID|Mux48~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~12 , CPU_model|ID|Mux48~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~14 , CPU_model|ID|Mux48~14, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~15 , CPU_model|ID|Mux48~15, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux48~16 , CPU_model|ID|Mux48~16, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[15] , CPU_model|DEReg|eb[15], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[15]~15 , CPU_model|EXE|alub[15]~15, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[16]~8 , CPU_model|EXE|alua[16]~8, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~1 , CPU_model|EXE|ALU|Mux15~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~19 , CPU_model|EXE|ALU|ShiftRight1~19, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~4 , CPU_model|EXE|ALU|Mux15~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~0 , CPU_model|EXE|ALU|Mux15~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~19 , CPU_model|EXE|ALU|ShiftLeft0~19, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~2 , CPU_model|EXE|ALU|Mux15~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~3 , CPU_model|EXE|ALU|Mux15~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux15~5 , CPU_model|EXE|ALU|Mux15~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux47~11 , CPU_model|ID|Mux47~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[16] , CPU_model|DEReg|eb[16], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[16] , CPU_model|EMReg|mb[16], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a8 , device_state_mem|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \Mux15~0 , Mux15~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[16] , CPU_model|MWReg|wmo[16], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[16]~feeder , CPU_model|MWReg|walu[16]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[16] , CPU_model|MWReg|walu[16], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[16]~16 , CPU_model|WBldw_WB|wdi[16]~16, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][16] , CPU_model|ID|RF|register[9][16], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~7 , CPU_model|ID|Mux15~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~8 , CPU_model|ID|Mux15~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~5 , CPU_model|ID|Mux15~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~6 , CPU_model|ID|Mux15~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~1 , CPU_model|ID|Mux15~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~0 , CPU_model|ID|Mux15~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~2 , CPU_model|ID|Mux15~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~3 , CPU_model|ID|Mux15~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~4 , CPU_model|ID|Mux15~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~9 , CPU_model|ID|Mux15~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~10 , CPU_model|ID|Mux15~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux15~11 , CPU_model|ID|Mux15~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux15~0 , CPU_model|IF|Mux15~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[16] , CPU_model|PC|PC|q[16], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[16] , CPU_model|IR|pc4_r|q[16], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[16] , CPU_model|DEReg|epc4[16], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[16]~23 , CPU_model|EXE|ealu[16]~23, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[16] , CPU_model|EMReg|malu[16], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a26 , device_state_mem|altsyncram_component|auto_generated|ram_block1a26, DE10_Standard, 1
instance = comp, \Mux29~0 , Mux29~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~10 , CPU_model|ID|Mux61~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux61~11 , CPU_model|ID|Mux61~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[2] , CPU_model|DEReg|eb[2], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[2]~11 , CPU_model|EXE|alub[2]~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~126 , CPU_model|EXE|ealu[2]~126, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~127 , CPU_model|EXE|ealu[2]~127, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~128 , CPU_model|EXE|ealu[2]~128, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~129 , CPU_model|EXE|ealu[2]~129, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~125 , CPU_model|EXE|ealu[2]~125, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[2]~130 , CPU_model|EXE|ealu[2]~130, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[2] , CPU_model|EMReg|malu[2], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~10 , CPU_model|ID|Mux29~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux29~11 , CPU_model|ID|Mux29~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[2] , CPU_model|DEReg|ea[2], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~4 , CPU_model|EXE|ALU|ShiftRight1~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux31~0 , CPU_model|EXE|ALU|Mux31~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux31~1 , CPU_model|EXE|ALU|Mux31~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~29 , CPU_model|EXE|ALU|ShiftRight1~29, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~30 , CPU_model|EXE|ALU|ShiftRight1~30, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux31~2 , CPU_model|EXE|ALU|Mux31~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux31~3 , CPU_model|EXE|ALU|Mux31~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux31~11 , CPU_model|ID|Mux31~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[0] , CPU_model|DEReg|ea[0], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[0]~1 , CPU_model|EXE|alua[0]~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftRight1~10 , CPU_model|EXE|ALU|ShiftRight1~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~180 , CPU_model|EXE|ealu[30]~180, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[30]~20 , CPU_model|EXE|alua[30]~20, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~211 , CPU_model|EXE|ealu[30]~211, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~204 , CPU_model|EXE|ealu[30]~204, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[30] , CPU_model|EMReg|malu[30], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[30] , CPU_model|MWReg|walu[30], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a6 , device_state_mem|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \Mux1~0 , Mux1~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[30] , CPU_model|MWReg|wmo[30], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[30]~29 , CPU_model|WBldw_WB|wdi[30]~29, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][30] , CPU_model|ID|RF|register[12][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[13][30] , CPU_model|ID|RF|register[13][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[14][30] , CPU_model|ID|RF|register[14][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[15][30] , CPU_model|ID|RF|register[15][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~8 , CPU_model|ID|Mux1~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][30]~feeder , CPU_model|ID|RF|register[17][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[17][30] , CPU_model|ID|RF|register[17][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[21][30] , CPU_model|ID|RF|register[21][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][30]~feeder , CPU_model|ID|RF|register[25][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[25][30] , CPU_model|ID|RF|register[25][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[29][30] , CPU_model|ID|RF|register[29][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~1 , CPU_model|ID|Mux1~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][30]~feeder , CPU_model|ID|RF|register[26][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[26][30] , CPU_model|ID|RF|register[26][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[22][30] , CPU_model|ID|RF|register[22][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[30][30] , CPU_model|ID|RF|register[30][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[18][30] , CPU_model|ID|RF|register[18][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~2 , CPU_model|ID|Mux1~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[27][30] , CPU_model|ID|RF|register[27][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[23][30] , CPU_model|ID|RF|register[23][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[19][30] , CPU_model|ID|RF|register[19][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[31][30] , CPU_model|ID|RF|register[31][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~3 , CPU_model|ID|Mux1~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][30]~feeder , CPU_model|ID|RF|register[24][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[24][30] , CPU_model|ID|RF|register[24][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[20][30] , CPU_model|ID|RF|register[20][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[28][30] , CPU_model|ID|RF|register[28][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][30]~feeder , CPU_model|ID|RF|register[16][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[16][30] , CPU_model|ID|RF|register[16][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~0 , CPU_model|ID|Mux1~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~4 , CPU_model|ID|Mux1~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][30]~feeder , CPU_model|ID|RF|register[8][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[8][30] , CPU_model|ID|RF|register[8][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][30]~feeder , CPU_model|ID|RF|register[9][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][30] , CPU_model|ID|RF|register[9][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[10][30] , CPU_model|ID|RF|register[10][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[11][30] , CPU_model|ID|RF|register[11][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~7 , CPU_model|ID|Mux1~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[4][30] , CPU_model|ID|RF|register[4][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][30]~feeder , CPU_model|ID|RF|register[5][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[5][30] , CPU_model|ID|RF|register[5][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[7][30] , CPU_model|ID|RF|register[7][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[6][30] , CPU_model|ID|RF|register[6][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~5 , CPU_model|ID|Mux1~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][30]~feeder , CPU_model|ID|RF|register[1][30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][30] , CPU_model|ID|RF|register[1][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[3][30] , CPU_model|ID|RF|register[3][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[2][30] , CPU_model|ID|RF|register[2][30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~6 , CPU_model|ID|Mux1~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~9 , CPU_model|ID|Mux1~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~10 , CPU_model|ID|Mux1~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux1~11 , CPU_model|ID|Mux1~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~109 , CPU_model|ID|Add0~109, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux1~0 , CPU_model|IF|Mux1~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[30] , CPU_model|PC|PC|q[30], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~109 , CPU_model|IF|Add0~109, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[30] , CPU_model|IR|pc4_r|q[30], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[30] , CPU_model|DEReg|epc4[30], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~109 , CPU_model|EXE|Add0~109, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~181 , CPU_model|EXE|ealu[30]~181, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~182 , CPU_model|EXE|ealu[30]~182, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~183 , CPU_model|EXE|ealu[30]~183, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~9 , CPU_model|EXE|ALU|ShiftLeft0~9, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~184 , CPU_model|EXE|ealu[30]~184, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~185 , CPU_model|EXE|ealu[30]~185, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[30]~186 , CPU_model|EXE|ealu[30]~186, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~7 , CPU_model|ID|Mux33~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~0 , CPU_model|ID|Mux33~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~1 , CPU_model|ID|Mux33~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~2 , CPU_model|ID|Mux33~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~3 , CPU_model|ID|Mux33~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~4 , CPU_model|ID|Mux33~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~8 , CPU_model|ID|Mux33~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~5 , CPU_model|ID|Mux33~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~6 , CPU_model|ID|Mux33~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~9 , CPU_model|ID|Mux33~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~10 , CPU_model|ID|Mux33~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux33~11 , CPU_model|ID|Mux33~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[30]~feeder , CPU_model|DEReg|eb[30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[30] , CPU_model|DEReg|eb[30], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[30]~feeder , CPU_model|EMReg|mb[30]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[30] , CPU_model|EMReg|mb[30], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a22 , device_state_mem|altsyncram_component|auto_generated|ram_block1a22, DE10_Standard, 1
instance = comp, \Mux17~0 , Mux17~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~10 , CPU_model|ID|Mux49~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~5 , CPU_model|ID|Mux49~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~6 , CPU_model|ID|Mux49~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~7 , CPU_model|ID|Mux49~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~1 , CPU_model|ID|Mux49~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~2 , CPU_model|ID|Mux49~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~3 , CPU_model|ID|Mux49~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~0 , CPU_model|ID|Mux49~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~4 , CPU_model|ID|Mux49~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~8 , CPU_model|ID|Mux49~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~9 , CPU_model|ID|Mux49~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux49~11 , CPU_model|ID|Mux49~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[14]~feeder , CPU_model|DEReg|eb[14]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[14] , CPU_model|DEReg|eb[14], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alub[14]~14 , CPU_model|EXE|alub[14]~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[14]~5 , CPU_model|EXE|alua[14]~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~16 , CPU_model|EXE|ealu[14]~16, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~18 , CPU_model|EXE|ealu[14]~18, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~17 , CPU_model|EXE|ealu[14]~17, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~19 , CPU_model|EXE|ealu[14]~19, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~20 , CPU_model|EXE|ealu[14]~20, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[14]~21 , CPU_model|EXE|ealu[14]~21, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[14] , CPU_model|EMReg|malu[14], DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a21 , device_state_mem|altsyncram_component|auto_generated|ram_block1a21, DE10_Standard, 1
instance = comp, \Mux18~0 , Mux18~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[13] , CPU_model|MWReg|wmo[13], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[13]~0 , CPU_model|WBldw_WB|wdi[13]~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][13]~feeder , CPU_model|ID|RF|register[1][13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][13] , CPU_model|ID|RF|register[1][13], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~5 , CPU_model|ID|Mux18~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~6 , CPU_model|ID|Mux18~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~1 , CPU_model|ID|Mux18~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~2 , CPU_model|ID|Mux18~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~3 , CPU_model|ID|Mux18~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~0 , CPU_model|ID|Mux18~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~4 , CPU_model|ID|Mux18~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~8 , CPU_model|ID|Mux18~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~7 , CPU_model|ID|Mux18~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~9 , CPU_model|ID|Mux18~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~10 , CPU_model|ID|Mux18~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux18~11 , CPU_model|ID|Mux18~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux18~0 , CPU_model|IF|Mux18~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[13] , CPU_model|PC|PC|q[13], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[13] , CPU_model|IR|pc4_r|q[13], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[13] , CPU_model|DEReg|epc4[13], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[13]~0 , CPU_model|EXE|alua[13]~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~2 , CPU_model|EXE|ealu[13]~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~10 , CPU_model|EXE|ealu[13]~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~11 , CPU_model|EXE|ealu[13]~11, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~7 , CPU_model|EXE|ealu[13]~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~3 , CPU_model|EXE|ealu[13]~3, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~12 , CPU_model|EXE|ealu[13]~12, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[13]~15 , CPU_model|EXE|ealu[13]~15, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[13] , CPU_model|EMReg|malu[13], DE10_Standard, 1
instance = comp, \Mux30~0 , Mux30~0, DE10_Standard, 1
instance = comp, \device_state_mem|altsyncram_component|auto_generated|ram_block1a27 , device_state_mem|altsyncram_component|auto_generated|ram_block1a27, DE10_Standard, 1
instance = comp, \Mux28~0 , Mux28~0, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[3] , CPU_model|MWReg|wmo[3], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wm2reg , CPU_model|MWReg|wm2reg, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[3] , CPU_model|MWReg|walu[3], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[3]~12 , CPU_model|WBldw_WB|wdi[3]~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][3]~feeder , CPU_model|ID|RF|register[9][3]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[9][3] , CPU_model|ID|RF|register[9][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~7 , CPU_model|ID|Mux28~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~8 , CPU_model|ID|Mux28~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~2 , CPU_model|ID|Mux28~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~1 , CPU_model|ID|Mux28~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~0 , CPU_model|ID|Mux28~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~3 , CPU_model|ID|Mux28~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~4 , CPU_model|ID|Mux28~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~5 , CPU_model|ID|Mux28~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[1][3] , CPU_model|ID|RF|register[1][3], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~6 , CPU_model|ID|Mux28~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~9 , CPU_model|ID|Mux28~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux28~11 , CPU_model|ID|Mux28~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ea[3] , CPU_model|DEReg|ea[3], DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[3]~4 , CPU_model|EXE|alua[3]~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|ShiftLeft0~29 , CPU_model|EXE|ALU|ShiftLeft0~29, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[11]~10 , CPU_model|EXE|alua[11]~10, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~2 , CPU_model|EXE|ALU|Mux20~2, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[20]~75 , CPU_model|EXE|ealu[20]~75, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~5 , CPU_model|EXE|ALU|Mux20~5, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~4 , CPU_model|EXE|ALU|Mux20~4, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~6 , CPU_model|EXE|ALU|Mux20~6, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~7 , CPU_model|EXE|ALU|Mux20~7, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~1 , CPU_model|EXE|ALU|Mux20~1, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~0 , CPU_model|EXE|ALU|Mux20~0, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ALU|Mux20~8 , CPU_model|EXE|ALU|Mux20~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux20~11 , CPU_model|ID|Mux20~11, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[9] , CPU_model|IR|ins_r|q[9], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux20~0 , CPU_model|IF|Mux20~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[11] , CPU_model|PC|PC|q[11], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[30] , CPU_model|IR|ins_r|q[30], DE10_Standard, 1
instance = comp, \CPU_model|ID|Add0~117 , CPU_model|ID|Add0~117, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux0~0 , CPU_model|IF|Mux0~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[31] , CPU_model|PC|PC|q[31], DE10_Standard, 1
instance = comp, \CPU_model|IF|Add0~117 , CPU_model|IF|Add0~117, DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[31] , CPU_model|IR|pc4_r|q[31], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[31] , CPU_model|DEReg|epc4[31], DE10_Standard, 1
instance = comp, \CPU_model|EXE|Add0~117 , CPU_model|EXE|Add0~117, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~2 , CPU_model|ID|Mux32~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~0 , CPU_model|ID|Mux32~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~3 , CPU_model|ID|Mux32~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~1 , CPU_model|ID|Mux32~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~4 , CPU_model|ID|Mux32~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~8 , CPU_model|ID|Mux32~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~5 , CPU_model|ID|Mux32~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~6 , CPU_model|ID|Mux32~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~7 , CPU_model|ID|Mux32~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~9 , CPU_model|ID|Mux32~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~10 , CPU_model|ID|Mux32~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux32~11 , CPU_model|ID|Mux32~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource~3 , CPU_model|ID|CU|pcsource~3, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux31~0 , CPU_model|IF|Mux31~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[0] , CPU_model|PC|PC|q[0], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[0] , CPU_model|IR|pc4_r|q[0], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[0] , CPU_model|DEReg|epc4[0], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux63~11 , CPU_model|ID|Mux63~11, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|eb[0] , CPU_model|DEReg|eb[0], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mb[0] , CPU_model|EMReg|mb[0], DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[7] , CPU_model|PC|PC|q[7], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[10] , CPU_model|IR|pc4_r|q[10], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux21~0 , CPU_model|IF|Mux21~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[10] , CPU_model|PC|PC|q[10], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[7] , CPU_model|IR|ins_r|q[7], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux22~0 , CPU_model|IF|Mux22~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[9] , CPU_model|PC|PC|q[9], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[6] , CPU_model|IR|ins_r|q[6], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux23~0 , CPU_model|IF|Mux23~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[8] , CPU_model|PC|PC|q[8], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[2] , CPU_model|IR|ins_r|q[2], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~5 , CPU_model|ID|CU|Decoder1~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[0]~2 , CPU_model|ID|CU|aluc[0]~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~7 , CPU_model|ID|CU|Decoder1~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|aluc[2] , CPU_model|ID|CU|aluc[2], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ealuc[2] , CPU_model|DEReg|ealuc[2], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[12]~14 , CPU_model|EXE|ealu[12]~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|alua[7]~14 , CPU_model|EXE|alua[7]~14, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~101 , CPU_model|EXE|ealu[7]~101, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~102 , CPU_model|EXE|ealu[7]~102, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~103 , CPU_model|EXE|ealu[7]~103, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~104 , CPU_model|EXE|ealu[7]~104, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~105 , CPU_model|EXE|ealu[7]~105, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[7]~106 , CPU_model|EXE|ealu[7]~106, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux24~11 , CPU_model|ID|Mux24~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux24~0 , CPU_model|IF|Mux24~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[7]~DUPLICATE , CPU_model|PC|PC|q[7]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[4] , CPU_model|IR|ins_r|q[4], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux25~0 , CPU_model|IF|Mux25~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[6] , CPU_model|PC|PC|q[6], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[29] , CPU_model|IR|ins_r|q[29], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~8 , CPU_model|ID|CU|Decoder1~8, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|em2reg , CPU_model|DEReg|em2reg, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mm2reg , CPU_model|EMReg|mm2reg, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wm2reg~DUPLICATE , CPU_model|MWReg|wm2reg~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|MWReg|walu[5] , CPU_model|MWReg|walu[5], DE10_Standard, 1
instance = comp, \CPU_model|MWReg|wmo[5] , CPU_model|MWReg|wmo[5], DE10_Standard, 1
instance = comp, \CPU_model|WBldw_WB|wdi[5]~11 , CPU_model|WBldw_WB|wdi[5]~11, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][5]~feeder , CPU_model|ID|RF|register[12][5]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|register[12][5] , CPU_model|ID|RF|register[12][5], DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~8 , CPU_model|ID|Mux26~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~5 , CPU_model|ID|Mux26~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~6 , CPU_model|ID|Mux26~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~7 , CPU_model|ID|Mux26~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~2 , CPU_model|ID|Mux26~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~1 , CPU_model|ID|Mux26~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~0 , CPU_model|ID|Mux26~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~3 , CPU_model|ID|Mux26~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~4 , CPU_model|ID|Mux26~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~9 , CPU_model|ID|Mux26~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux26~11 , CPU_model|ID|Mux26~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux26~0 , CPU_model|IF|Mux26~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[5] , CPU_model|PC|PC|q[5], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[31] , CPU_model|IR|ins_r|q[31], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~1 , CPU_model|ID|CU|Decoder1~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|Decoder1~6 , CPU_model|ID|CU|Decoder1~6, DE10_Standard, 1
instance = comp, \CPU_model|DEReg|ejal , CPU_model|DEReg|ejal, DE10_Standard, 1
instance = comp, \CPU_model|EXE|ern[2] , CPU_model|EXE|ern[2], DE10_Standard, 1
instance = comp, \CPU_model|EMReg|mrn[2] , CPU_model|EMReg|mrn[2], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~1 , CPU_model|ID|CU|always1~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~6 , CPU_model|ID|CU|always1~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~7 , CPU_model|ID|CU|always1~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|always1~8 , CPU_model|ID|CU|always1~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|RF|Equal1~0 , CPU_model|ID|RF|Equal1~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux30~4 , CPU_model|ID|Mux30~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~10 , CPU_model|ID|Mux27~10, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~7 , CPU_model|ID|Mux27~7, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~5 , CPU_model|ID|Mux27~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~6 , CPU_model|ID|Mux27~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~2 , CPU_model|ID|Mux27~2, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~0 , CPU_model|ID|Mux27~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~3 , CPU_model|ID|Mux27~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~1 , CPU_model|ID|Mux27~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~4 , CPU_model|ID|Mux27~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~8 , CPU_model|ID|Mux27~8, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~9 , CPU_model|ID|Mux27~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux27~11 , CPU_model|ID|Mux27~11, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux27~0 , CPU_model|IF|Mux27~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[4] , CPU_model|PC|PC|q[4], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[27] , CPU_model|IR|ins_r|q[27], DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource~1 , CPU_model|ID|CU|pcsource~1, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~0 , CPU_model|ID|rsrtequ~0, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux8~12 , CPU_model|ID|Mux8~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|Mux40~12 , CPU_model|ID|Mux40~12, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~3 , CPU_model|ID|WideNor0~3, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~4 , CPU_model|ID|WideNor0~4, DE10_Standard, 1
instance = comp, \CPU_model|ID|rsrtequ~16 , CPU_model|ID|rsrtequ~16, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~5 , CPU_model|ID|WideNor0~5, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~6 , CPU_model|ID|WideNor0~6, DE10_Standard, 1
instance = comp, \CPU_model|ID|WideNor0~9 , CPU_model|ID|WideNor0~9, DE10_Standard, 1
instance = comp, \CPU_model|ID|CU|pcsource[0] , CPU_model|ID|CU|pcsource[0], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux28~0 , CPU_model|IF|Mux28~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[3] , CPU_model|PC|PC|q[3], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[0]~DUPLICATE , CPU_model|IR|ins_r|q[0]~DUPLICATE, DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux29~0 , CPU_model|IF|Mux29~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[2] , CPU_model|PC|PC|q[2], DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[13]~feeder , CPU_model|IR|ins_r|q[13]~feeder, DE10_Standard, 1
instance = comp, \CPU_model|IR|ins_r|q[13] , CPU_model|IR|ins_r|q[13], DE10_Standard, 1
instance = comp, \CPU_model|IF|Mux16~0 , CPU_model|IF|Mux16~0, DE10_Standard, 1
instance = comp, \CPU_model|PC|PC|q[15] , CPU_model|PC|PC|q[15], DE10_Standard, 1
instance = comp, \CPU_model|IR|pc4_r|q[15] , CPU_model|IR|pc4_r|q[15], DE10_Standard, 1
instance = comp, \CPU_model|DEReg|epc4[15] , CPU_model|DEReg|epc4[15], DE10_Standard, 1
instance = comp, \CPU_model|EXE|ealu[15]~22 , CPU_model|EXE|ealu[15]~22, DE10_Standard, 1
instance = comp, \CPU_model|EMReg|malu[15] , CPU_model|EMReg|malu[15], DE10_Standard, 1
instance = comp, \comb~0 , comb~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr6~0 , comb_15|WideOr6~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr5~0 , comb_15|WideOr5~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr4~0 , comb_15|WideOr4~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr3~0 , comb_15|WideOr3~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr2~0 , comb_15|WideOr2~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr1~0 , comb_15|WideOr1~0, DE10_Standard, 1
instance = comp, \comb_15|WideOr0~0 , comb_15|WideOr0~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr6~0 , comb_16|WideOr6~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr5~0 , comb_16|WideOr5~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr4~0 , comb_16|WideOr4~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr3~0 , comb_16|WideOr3~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr2~0 , comb_16|WideOr2~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr1~0 , comb_16|WideOr1~0, DE10_Standard, 1
instance = comp, \comb_16|WideOr0~0 , comb_16|WideOr0~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr6~0 , comb_17|WideOr6~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr5~0 , comb_17|WideOr5~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr4~0 , comb_17|WideOr4~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr3~0 , comb_17|WideOr3~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr2~0 , comb_17|WideOr2~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr1~0 , comb_17|WideOr1~0, DE10_Standard, 1
instance = comp, \comb_17|WideOr0~0 , comb_17|WideOr0~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|valid , VGA_model|Sc|V|valid, DE10_Standard, 1
instance = comp, \VGA_model|Mux7~0 , VGA_model|Mux7~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux6~0 , VGA_model|Mux6~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux5~0 , VGA_model|Mux5~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux4~0 , VGA_model|Mux4~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux3~0 , VGA_model|Mux3~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux2~0 , VGA_model|Mux2~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux1~0 , VGA_model|Mux1~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux0~0 , VGA_model|Mux0~0, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~16 , VGA_model|Mux8~16, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~18 , VGA_model|Mux8~18, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~15 , VGA_model|Mux8~15, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~17 , VGA_model|Mux8~17, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~19 , VGA_model|Mux8~19, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a80 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a80, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~10 , VGA_model|Mux8~10, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~13 , VGA_model|Mux8~13, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~11 , VGA_model|Mux8~11, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~12 , VGA_model|Mux8~12, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~14 , VGA_model|Mux8~14, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~6 , VGA_model|Mux8~6, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~8 , VGA_model|Mux8~8, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~7 , VGA_model|Mux8~7, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~5 , VGA_model|Mux8~5, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~9 , VGA_model|Mux8~9, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~2 , VGA_model|Mux8~2, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~1 , VGA_model|Mux8~1, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~3 , VGA_model|Mux8~3, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~0 , VGA_model|Mux8~0, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~4 , VGA_model|Mux8~4, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~20 , VGA_model|Mux8~20, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a32 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a32, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~80 , VGA_model|Mux8~80, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~78 , VGA_model|Mux8~78, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~81 , VGA_model|Mux8~81, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~79 , VGA_model|Mux8~79, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~82 , VGA_model|Mux8~82, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a96 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a96, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~69 , VGA_model|Mux8~69, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~68 , VGA_model|Mux8~68, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~71 , VGA_model|Mux8~71, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~70 , VGA_model|Mux8~70, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~72 , VGA_model|Mux8~72, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~75 , VGA_model|Mux8~75, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~73 , VGA_model|Mux8~73, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~76 , VGA_model|Mux8~76, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~74 , VGA_model|Mux8~74, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~77 , VGA_model|Mux8~77, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a56 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a56, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~64 , VGA_model|Mux8~64, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~63 , VGA_model|Mux8~63, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~66 , VGA_model|Mux8~66, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~65 , VGA_model|Mux8~65, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~67 , VGA_model|Mux8~67, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~83 , VGA_model|Mux8~83, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|v_addr[1]~1 , VGA_model|Sc|V|v_addr[1]~1, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|v_addr[0]~0 , VGA_model|Sc|V|v_addr[0]~0, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~48 , VGA_model|Mux8~48, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~49 , VGA_model|Mux8~49, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~47 , VGA_model|Mux8~47, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~50 , VGA_model|Mux8~50, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~51 , VGA_model|Mux8~51, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~57 , VGA_model|Mux8~57, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~60 , VGA_model|Mux8~60, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~58 , VGA_model|Mux8~58, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~59 , VGA_model|Mux8~59, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~61 , VGA_model|Mux8~61, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~55 , VGA_model|Mux8~55, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~52 , VGA_model|Mux8~52, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~53 , VGA_model|Mux8~53, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~54 , VGA_model|Mux8~54, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~56 , VGA_model|Mux8~56, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~44 , VGA_model|Mux8~44, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~45 , VGA_model|Mux8~45, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~42 , VGA_model|Mux8~42, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~43 , VGA_model|Mux8~43, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~46 , VGA_model|Mux8~46, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~62 , VGA_model|Mux8~62, DE10_Standard, 1
instance = comp, \VGA_model|F|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|F|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~34 , VGA_model|Mux8~34, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~32 , VGA_model|Mux8~32, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~31 , VGA_model|Mux8~31, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~33 , VGA_model|Mux8~33, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~35 , VGA_model|Mux8~35, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~39 , VGA_model|Mux8~39, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~36 , VGA_model|Mux8~36, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~37 , VGA_model|Mux8~37, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~38 , VGA_model|Mux8~38, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~40 , VGA_model|Mux8~40, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~23 , VGA_model|Mux8~23, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~21 , VGA_model|Mux8~21, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~22 , VGA_model|Mux8~22, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~24 , VGA_model|Mux8~24, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~25 , VGA_model|Mux8~25, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~29 , VGA_model|Mux8~29, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~28 , VGA_model|Mux8~28, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~27 , VGA_model|Mux8~27, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~26 , VGA_model|Mux8~26, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~30 , VGA_model|Mux8~30, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~41 , VGA_model|Mux8~41, DE10_Standard, 1
instance = comp, \VGA_model|Mux8~84 , VGA_model|Mux8~84, DE10_Standard, 1
instance = comp, \VGA_model|LessThan19~0 , VGA_model|LessThan19~0, DE10_Standard, 1
instance = comp, \VGA_model|always2~19 , VGA_model|always2~19, DE10_Standard, 1
instance = comp, \VGA_model|always2~2 , VGA_model|always2~2, DE10_Standard, 1
instance = comp, \VGA_model|LessThan15~0 , VGA_model|LessThan15~0, DE10_Standard, 1
instance = comp, \VGA_model|LessThan13~0 , VGA_model|LessThan13~0, DE10_Standard, 1
instance = comp, \VGA_model|always2~3 , VGA_model|always2~3, DE10_Standard, 1
instance = comp, \VGA_model|always2~0 , VGA_model|always2~0, DE10_Standard, 1
instance = comp, \VGA_model|always2~1 , VGA_model|always2~1, DE10_Standard, 1
instance = comp, \VGA_model|always2~4 , VGA_model|always2~4, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~18 , VGA_model|color[0]~18, DE10_Standard, 1
instance = comp, \VGA_model|Equal0~0 , VGA_model|Equal0~0, DE10_Standard, 1
instance = comp, \VGA_model|Add3~25_wirecell , VGA_model|Add3~25_wirecell, DE10_Standard, 1
instance = comp, \VGA_model|Add30~0 , VGA_model|Add30~0, DE10_Standard, 1
instance = comp, \VGA_model|Add13~1 , VGA_model|Add13~1, DE10_Standard, 1
instance = comp, \VGA_model|LessThan13~1 , VGA_model|LessThan13~1, DE10_Standard, 1
instance = comp, \VGA_model|Add13~5 , VGA_model|Add13~5, DE10_Standard, 1
instance = comp, \VGA_model|Add13~9 , VGA_model|Add13~9, DE10_Standard, 1
instance = comp, \VGA_model|Add13~13 , VGA_model|Add13~13, DE10_Standard, 1
instance = comp, \VGA_model|Add11~0 , VGA_model|Add11~0, DE10_Standard, 1
instance = comp, \VGA_model|Add13~17 , VGA_model|Add13~17, DE10_Standard, 1
instance = comp, \VGA_model|always2~22 , VGA_model|always2~22, DE10_Standard, 1
instance = comp, \VGA_model|Add13~21 , VGA_model|Add13~21, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~19 , VGA_model|color[0]~19, DE10_Standard, 1
instance = comp, \VGA_model|always2~11 , VGA_model|always2~11, DE10_Standard, 1
instance = comp, \VGA_model|always2~10 , VGA_model|always2~10, DE10_Standard, 1
instance = comp, \VGA_model|always2~25 , VGA_model|always2~25, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~2 , VGA_model|color[0]~2, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a96 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a96, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[0] , VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[0], DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode607w[3] , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode607w[3], DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a108 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a108, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[2] , VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[2], DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[1] , VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[1], DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~1 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~1, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode576w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode576w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a72 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a72, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode556w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode556w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a48 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a48, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode586w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode586w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a84 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a84, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode566w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode566w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a60 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a60, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~4 , VGA_model|color[0]~4, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode526w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode526w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a12 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a12, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode536w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode536w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a24 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a24, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode509w[3] , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode509w[3], DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode546w[3]~0 , VGA_model|BG1|altsyncram_component|auto_generated|rden_decode|w_anode546w[3]~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a36 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a36, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~3 , VGA_model|color[0]~3, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[3] , VGA_model|BG2|altsyncram_component|auto_generated|address_reg_a[3], DE10_Standard, 1
instance = comp, \VGA_model|color[7]~6 , VGA_model|color[7]~6, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[12] , VGA_model|my_vgaclk1|clkcount[12], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~125 , VGA_model|my_vgaclk1|Add0~125, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[0] , VGA_model|my_vgaclk1|clkcount[0], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~121 , VGA_model|my_vgaclk1|Add0~121, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[1] , VGA_model|my_vgaclk1|clkcount[1], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~117 , VGA_model|my_vgaclk1|Add0~117, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[2] , VGA_model|my_vgaclk1|clkcount[2], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~45 , VGA_model|my_vgaclk1|Add0~45, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[3] , VGA_model|my_vgaclk1|clkcount[3], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~49 , VGA_model|my_vgaclk1|Add0~49, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[4] , VGA_model|my_vgaclk1|clkcount[4], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~53 , VGA_model|my_vgaclk1|Add0~53, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[5] , VGA_model|my_vgaclk1|clkcount[5], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~41 , VGA_model|my_vgaclk1|Add0~41, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[6] , VGA_model|my_vgaclk1|clkcount[6], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~25 , VGA_model|my_vgaclk1|Add0~25, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[7] , VGA_model|my_vgaclk1|clkcount[7], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~29 , VGA_model|my_vgaclk1|Add0~29, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[8] , VGA_model|my_vgaclk1|clkcount[8], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~33 , VGA_model|my_vgaclk1|Add0~33, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[9] , VGA_model|my_vgaclk1|clkcount[9], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~37 , VGA_model|my_vgaclk1|Add0~37, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[10] , VGA_model|my_vgaclk1|clkcount[10], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~21 , VGA_model|my_vgaclk1|Add0~21, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[11] , VGA_model|my_vgaclk1|clkcount[11], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~17 , VGA_model|my_vgaclk1|Add0~17, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[13] , VGA_model|my_vgaclk1|clkcount[13], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~57 , VGA_model|my_vgaclk1|Add0~57, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[16] , VGA_model|my_vgaclk1|clkcount[16], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~61 , VGA_model|my_vgaclk1|Add0~61, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[14] , VGA_model|my_vgaclk1|clkcount[14], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~65 , VGA_model|my_vgaclk1|Add0~65, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[15] , VGA_model|my_vgaclk1|clkcount[15], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~69 , VGA_model|my_vgaclk1|Add0~69, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~6 , VGA_model|my_vgaclk1|LessThan0~6, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~0 , VGA_model|my_vgaclk1|LessThan0~0, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~7 , VGA_model|my_vgaclk1|LessThan0~7, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[27] , VGA_model|my_vgaclk1|clkcount[27], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~93 , VGA_model|my_vgaclk1|Add0~93, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[17] , VGA_model|my_vgaclk1|clkcount[17], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~97 , VGA_model|my_vgaclk1|Add0~97, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[18] , VGA_model|my_vgaclk1|clkcount[18], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~101 , VGA_model|my_vgaclk1|Add0~101, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[19] , VGA_model|my_vgaclk1|clkcount[19], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~105 , VGA_model|my_vgaclk1|Add0~105, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[20] , VGA_model|my_vgaclk1|clkcount[20], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~109 , VGA_model|my_vgaclk1|Add0~109, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[21] , VGA_model|my_vgaclk1|clkcount[21], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~113 , VGA_model|my_vgaclk1|Add0~113, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[22] , VGA_model|my_vgaclk1|clkcount[22], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~73 , VGA_model|my_vgaclk1|Add0~73, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[23] , VGA_model|my_vgaclk1|clkcount[23], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~77 , VGA_model|my_vgaclk1|Add0~77, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[24] , VGA_model|my_vgaclk1|clkcount[24], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~81 , VGA_model|my_vgaclk1|Add0~81, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[25] , VGA_model|my_vgaclk1|clkcount[25], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~9 , VGA_model|my_vgaclk1|Add0~9, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[26] , VGA_model|my_vgaclk1|clkcount[26], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~13 , VGA_model|my_vgaclk1|Add0~13, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~1 , VGA_model|my_vgaclk1|LessThan0~1, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~3 , VGA_model|my_vgaclk1|LessThan0~3, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[28] , VGA_model|my_vgaclk1|clkcount[28], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~85 , VGA_model|my_vgaclk1|Add0~85, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~4 , VGA_model|my_vgaclk1|LessThan0~4, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[29] , VGA_model|my_vgaclk1|clkcount[29], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~89 , VGA_model|my_vgaclk1|Add0~89, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[30] , VGA_model|my_vgaclk1|clkcount[30], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~1 , VGA_model|my_vgaclk1|Add0~1, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~5 , VGA_model|my_vgaclk1|LessThan0~5, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkcount[31] , VGA_model|my_vgaclk1|clkcount[31], DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|Add0~5 , VGA_model|my_vgaclk1|Add0~5, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|LessThan0~2 , VGA_model|my_vgaclk1|LessThan0~2, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkout~0 , VGA_model|my_vgaclk1|clkout~0, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkout~feeder , VGA_model|my_vgaclk1|clkout~feeder, DE10_Standard, 1
instance = comp, \VGA_model|my_vgaclk1|clkout , VGA_model|my_vgaclk1|clkout, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[0]~0 , VGA_model|font_color_counter[0]~0, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[0] , VGA_model|font_color_counter[0], DE10_Standard, 1
instance = comp, \VGA_model|Add38~1 , VGA_model|Add38~1, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~5 , VGA_model|color[7]~5, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~7 , VGA_model|color[0]~7, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a24 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a24, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a36 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a36, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a12 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a12, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~8 , VGA_model|color[0]~8, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a84 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a84, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a60 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a60, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a72 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a72, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a48 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a48, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~9 , VGA_model|color[0]~9, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a96 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a96, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a108 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a108, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|Add37~0 , VGA_model|Add37~0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~10 , VGA_model|color[0]~10, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~11 , VGA_model|color[0]~11, DE10_Standard, 1
instance = comp, \VGA_model|always2~12 , VGA_model|always2~12, DE10_Standard, 1
instance = comp, \VGA_model|always2~14 , VGA_model|always2~14, DE10_Standard, 1
instance = comp, \VGA_model|always2~13 , VGA_model|always2~13, DE10_Standard, 1
instance = comp, \VGA_model|LessThan15~1 , VGA_model|LessThan15~1, DE10_Standard, 1
instance = comp, \VGA_model|LessThan15~2 , VGA_model|LessThan15~2, DE10_Standard, 1
instance = comp, \VGA_model|always2~15 , VGA_model|always2~15, DE10_Standard, 1
instance = comp, \VGA_model|Add31~1 , VGA_model|Add31~1, DE10_Standard, 1
instance = comp, \VGA_model|Add31~5 , VGA_model|Add31~5, DE10_Standard, 1
instance = comp, \VGA_model|Add31~24 , VGA_model|Add31~24, DE10_Standard, 1
instance = comp, \VGA_model|Add31~9 , VGA_model|Add31~9, DE10_Standard, 1
instance = comp, \VGA_model|LessThan12~0 , VGA_model|LessThan12~0, DE10_Standard, 1
instance = comp, \VGA_model|Add31~13 , VGA_model|Add31~13, DE10_Standard, 1
instance = comp, \VGA_model|Add31~25 , VGA_model|Add31~25, DE10_Standard, 1
instance = comp, \VGA_model|Add31~17 , VGA_model|Add31~17, DE10_Standard, 1
instance = comp, \VGA_model|Add30~1 , VGA_model|Add30~1, DE10_Standard, 1
instance = comp, \VGA_model|Add31~26 , VGA_model|Add31~26, DE10_Standard, 1
instance = comp, \VGA_model|Add31~21 , VGA_model|Add31~21, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~12 , VGA_model|color[0]~12, DE10_Standard, 1
instance = comp, \VGA_model|Add30~2 , VGA_model|Add30~2, DE10_Standard, 1
instance = comp, \VGA_model|Add25~30 , VGA_model|Add25~30, DE10_Standard, 1
instance = comp, \VGA_model|Add25~26 , VGA_model|Add25~26, DE10_Standard, 1
instance = comp, \VGA_model|Add25~1 , VGA_model|Add25~1, DE10_Standard, 1
instance = comp, \VGA_model|Add30~3 , VGA_model|Add30~3, DE10_Standard, 1
instance = comp, \VGA_model|Add25~5 , VGA_model|Add25~5, DE10_Standard, 1
instance = comp, \VGA_model|Add25~9 , VGA_model|Add25~9, DE10_Standard, 1
instance = comp, \VGA_model|Add25~13 , VGA_model|Add25~13, DE10_Standard, 1
instance = comp, \VGA_model|Add23~0 , VGA_model|Add23~0, DE10_Standard, 1
instance = comp, \VGA_model|Add25~17 , VGA_model|Add25~17, DE10_Standard, 1
instance = comp, \VGA_model|Add23~1 , VGA_model|Add23~1, DE10_Standard, 1
instance = comp, \VGA_model|Add25~21 , VGA_model|Add25~21, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~13 , VGA_model|color[0]~13, DE10_Standard, 1
instance = comp, \VGA_model|always2~17 , VGA_model|always2~17, DE10_Standard, 1
instance = comp, \VGA_model|always2~5 , VGA_model|always2~5, DE10_Standard, 1
instance = comp, \VGA_model|always2~6 , VGA_model|always2~6, DE10_Standard, 1
instance = comp, \VGA_model|always2~16 , VGA_model|always2~16, DE10_Standard, 1
instance = comp, \VGA_model|always2~18 , VGA_model|always2~18, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~14 , VGA_model|color[0]~14, DE10_Standard, 1
instance = comp, \VGA_model|always2~7 , VGA_model|always2~7, DE10_Standard, 1
instance = comp, \VGA_model|always2~8 , VGA_model|always2~8, DE10_Standard, 1
instance = comp, \VGA_model|always2~9 , VGA_model|always2~9, DE10_Standard, 1
instance = comp, \VGA_model|Equal2~0 , VGA_model|Equal2~0, DE10_Standard, 1
instance = comp, \VGA_model|Add19~1 , VGA_model|Add19~1, DE10_Standard, 1
instance = comp, \VGA_model|Add19~5 , VGA_model|Add19~5, DE10_Standard, 1
instance = comp, \VGA_model|Add19~24 , VGA_model|Add19~24, DE10_Standard, 1
instance = comp, \VGA_model|Add19~9 , VGA_model|Add19~9, DE10_Standard, 1
instance = comp, \VGA_model|Add19~25 , VGA_model|Add19~25, DE10_Standard, 1
instance = comp, \VGA_model|Add19~13 , VGA_model|Add19~13, DE10_Standard, 1
instance = comp, \VGA_model|Add19~26 , VGA_model|Add19~26, DE10_Standard, 1
instance = comp, \VGA_model|Add19~17 , VGA_model|Add19~17, DE10_Standard, 1
instance = comp, \VGA_model|Add19~27 , VGA_model|Add19~27, DE10_Standard, 1
instance = comp, \VGA_model|Add19~21 , VGA_model|Add19~21, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a0 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~1 , VGA_model|color[0]~1, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~0 , VGA_model|color[7]~0, DE10_Standard, 1
instance = comp, \VGA_model|Add33~1 , VGA_model|Add33~1, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~15 , VGA_model|color[7]~15, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~16 , VGA_model|color[7]~16, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~17 , VGA_model|color[0]~17, DE10_Standard, 1
instance = comp, \VGA_model|color[0]~20 , VGA_model|color[0]~20, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~34 , VGA_model|color[1]~34, DE10_Standard, 1
instance = comp, \VGA_model|Add32~1 , VGA_model|Add32~1, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[1] , VGA_model|font_color_counter[1], DE10_Standard, 1
instance = comp, \VGA_model|Add33~5 , VGA_model|Add33~5, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~33 , VGA_model|color[1]~33, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~22 , VGA_model|color[1]~22, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~31 , VGA_model|color[1]~31, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~23 , VGA_model|color[1]~23, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a25 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a25, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a37 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a37, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a13 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a13, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~27 , VGA_model|color[1]~27, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a97 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a97, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a109 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a109, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a61 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a61, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a49 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a49, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a73 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a73, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a85 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a85, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~28 , VGA_model|color[1]~28, DE10_Standard, 1
instance = comp, \VGA_model|Add37~1 , VGA_model|Add37~1, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~29 , VGA_model|color[1]~29, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a61 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a61, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a49 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a49, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a73 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a73, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a85 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a85, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~25 , VGA_model|color[1]~25, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a25 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a25, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a37 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a37, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a13 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a13, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~24 , VGA_model|color[1]~24, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a97 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a97, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a109 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a109, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|Add38~5 , VGA_model|Add38~5, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~26 , VGA_model|color[1]~26, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~30 , VGA_model|color[1]~30, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~32 , VGA_model|color[1]~32, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a1 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a1, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~21 , VGA_model|color[1]~21, DE10_Standard, 1
instance = comp, \VGA_model|color[1]~35 , VGA_model|color[1]~35, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[2] , VGA_model|font_color_counter[2], DE10_Standard, 1
instance = comp, \VGA_model|Add32~5 , VGA_model|Add32~5, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[2]~DUPLICATE , VGA_model|font_color_counter[2]~DUPLICATE, DE10_Standard, 1
instance = comp, \VGA_model|Add33~9 , VGA_model|Add33~9, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~48 , VGA_model|color[2]~48, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~49 , VGA_model|color[2]~49, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~36 , VGA_model|color[2]~36, DE10_Standard, 1
instance = comp, \VGA_model|LessThan15~3 , VGA_model|LessThan15~3, DE10_Standard, 1
instance = comp, \VGA_model|always2~20 , VGA_model|always2~20, DE10_Standard, 1
instance = comp, \VGA_model|always2~21 , VGA_model|always2~21, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~45 , VGA_model|color[2]~45, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a50 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a50, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a86 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a86, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a74 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a74, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a62 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a62, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~38 , VGA_model|color[2]~38, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a98 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a98, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a110 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a110, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a26 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a26, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a38 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a38, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a14 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a14, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~37 , VGA_model|color[2]~37, DE10_Standard, 1
instance = comp, \VGA_model|Add38~9 , VGA_model|Add38~9, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~39 , VGA_model|color[2]~39, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a38 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a38, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a14 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a14, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a26 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a26, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~40 , VGA_model|color[2]~40, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a74 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a74, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a62 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a62, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a86 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a86, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a50 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a50, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~41 , VGA_model|color[2]~41, DE10_Standard, 1
instance = comp, \VGA_model|Add37~2 , VGA_model|Add37~2, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a98 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a98, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a110 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a110, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~42 , VGA_model|color[2]~42, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~43 , VGA_model|color[2]~43, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~44 , VGA_model|color[2]~44, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~46 , VGA_model|color[2]~46, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~47 , VGA_model|color[2]~47, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a2 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a2, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~196 , VGA_model|color[2]~196, DE10_Standard, 1
instance = comp, \VGA_model|color[2]~50 , VGA_model|color[2]~50, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~63 , VGA_model|color[3]~63, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a75 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a75, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a63 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a63, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a51 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a51, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a87 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a87, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~56 , VGA_model|color[3]~56, DE10_Standard, 1
instance = comp, \VGA_model|Add37~3 , VGA_model|Add37~3, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a111 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a111, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a99 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a99, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a27 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a27, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a39 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a39, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a15 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a15, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~55 , VGA_model|color[3]~55, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~57 , VGA_model|color[3]~57, DE10_Standard, 1
instance = comp, \VGA_model|Add32~9 , VGA_model|Add32~9, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[3] , VGA_model|font_color_counter[3], DE10_Standard, 1
instance = comp, \VGA_model|Add38~13 , VGA_model|Add38~13, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a63 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a63, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a87 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a87, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a51 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a51, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a75 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a75, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~53 , VGA_model|color[3]~53, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a27 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a27, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a15 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a15, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a39 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a39, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~52 , VGA_model|color[3]~52, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a111 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a111, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a99 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a99, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w3_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~54 , VGA_model|color[3]~54, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~58 , VGA_model|color[3]~58, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~59 , VGA_model|color[3]~59, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~51 , VGA_model|color[3]~51, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~60 , VGA_model|color[3]~60, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~61 , VGA_model|color[3]~61, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a3 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a3, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~192 , VGA_model|color[3]~192, DE10_Standard, 1
instance = comp, \VGA_model|Add33~13 , VGA_model|Add33~13, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~62 , VGA_model|color[3]~62, DE10_Standard, 1
instance = comp, \VGA_model|color[3]~64 , VGA_model|color[3]~64, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[4] , VGA_model|font_color_counter[4], DE10_Standard, 1
instance = comp, \VGA_model|Add32~13 , VGA_model|Add32~13, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[4]~DUPLICATE , VGA_model|font_color_counter[4]~DUPLICATE, DE10_Standard, 1
instance = comp, \VGA_model|Add33~17 , VGA_model|Add33~17, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~76 , VGA_model|color[4]~76, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a40 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a40, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a16 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a16, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a28 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a28, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~66 , VGA_model|color[4]~66, DE10_Standard, 1
instance = comp, \VGA_model|Add38~17 , VGA_model|Add38~17, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a112 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a112, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a100 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a100, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a76 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a76, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a52 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a52, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a64 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a64, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a88 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a88, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~67 , VGA_model|color[4]~67, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~68 , VGA_model|color[4]~68, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a88 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a88, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a52 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a52, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a76 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a76, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a64 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a64, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~70 , VGA_model|color[4]~70, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a112 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a112, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a100 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a100, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w4_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a16 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a16, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a28 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a28, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a40 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a40, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~69 , VGA_model|color[4]~69, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~71 , VGA_model|color[4]~71, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~72 , VGA_model|color[4]~72, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~74 , VGA_model|color[4]~74, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~73 , VGA_model|color[4]~73, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~75 , VGA_model|color[4]~75, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~77 , VGA_model|color[4]~77, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a4 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a4, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~65 , VGA_model|color[4]~65, DE10_Standard, 1
instance = comp, \VGA_model|color[4]~78 , VGA_model|color[4]~78, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~79 , VGA_model|color[5]~79, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~91 , VGA_model|color[5]~91, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a29 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a29, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a41 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a41, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a17 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a17, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~81 , VGA_model|color[5]~81, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a89 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a89, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a65 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a65, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a53 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a53, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a77 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a77, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~82 , VGA_model|color[5]~82, DE10_Standard, 1
instance = comp, \VGA_model|Add32~17 , VGA_model|Add32~17, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[5] , VGA_model|font_color_counter[5], DE10_Standard, 1
instance = comp, \VGA_model|Add38~21 , VGA_model|Add38~21, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a113 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a113, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a101 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a101, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~83 , VGA_model|color[5]~83, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a77 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a77, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a53 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a53, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a89 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a89, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a65 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a65, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~85 , VGA_model|color[5]~85, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a17 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a17, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a29 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a29, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a41 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a41, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~84 , VGA_model|color[5]~84, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a101 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a101, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a113 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a113, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w5_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~86 , VGA_model|color[5]~86, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~87 , VGA_model|color[5]~87, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~80 , VGA_model|color[5]~80, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a5 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a5, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~88 , VGA_model|color[5]~88, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~89 , VGA_model|color[5]~89, DE10_Standard, 1
instance = comp, \VGA_model|Add33~21 , VGA_model|Add33~21, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~90 , VGA_model|color[5]~90, DE10_Standard, 1
instance = comp, \VGA_model|color[5]~92 , VGA_model|color[5]~92, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a54 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a54, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a90 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a90, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a66 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a66, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a78 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a78, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~98 , VGA_model|color[6]~98, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a30 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a30, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a42 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a42, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a18 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a18, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~97 , VGA_model|color[6]~97, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a114 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a114, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a102 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a102, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~99 , VGA_model|color[6]~99, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[6] , VGA_model|font_color_counter[6], DE10_Standard, 1
instance = comp, \VGA_model|Add32~21 , VGA_model|Add32~21, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[6]~DUPLICATE , VGA_model|font_color_counter[6]~DUPLICATE, DE10_Standard, 1
instance = comp, \VGA_model|Add38~25 , VGA_model|Add38~25, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a66 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a66, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a54 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a54, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a78 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a78, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a90 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a90, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~95 , VGA_model|color[6]~95, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a114 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a114, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a102 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a102, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w6_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a30 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a30, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a42 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a42, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a18 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a18, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~94 , VGA_model|color[6]~94, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~96 , VGA_model|color[6]~96, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~100 , VGA_model|color[6]~100, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~93 , VGA_model|color[6]~93, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~101 , VGA_model|color[6]~101, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~104 , VGA_model|color[6]~104, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a6 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~102 , VGA_model|color[6]~102, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~188 , VGA_model|color[6]~188, DE10_Standard, 1
instance = comp, \VGA_model|Add33~25 , VGA_model|Add33~25, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~103 , VGA_model|color[6]~103, DE10_Standard, 1
instance = comp, \VGA_model|color[6]~105 , VGA_model|color[6]~105, DE10_Standard, 1
instance = comp, \VGA_model|Add32~25 , VGA_model|Add32~25, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[7] , VGA_model|font_color_counter[7], DE10_Standard, 1
instance = comp, \VGA_model|Add33~29 , VGA_model|Add33~29, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~116 , VGA_model|color[7]~116, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~115 , VGA_model|color[7]~115, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~184 , VGA_model|color[7]~184, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a31 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a31, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a19 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a19, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a43 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a43, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~109 , VGA_model|color[7]~109, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a115 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a115, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a103 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a103, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a79 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a79, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a67 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a67, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a91 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a91, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a55 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a55, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~110 , VGA_model|color[7]~110, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~111 , VGA_model|color[7]~111, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a91 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a91, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a55 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a55, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a79 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a79, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a67 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a67, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~107 , VGA_model|color[7]~107, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a115 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a115, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a103 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a103, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w7_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|Add38~29 , VGA_model|Add38~29, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a19 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a19, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a31 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a31, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a43 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a43, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~106 , VGA_model|color[7]~106, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~108 , VGA_model|color[7]~108, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~112 , VGA_model|color[7]~112, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~113 , VGA_model|color[7]~113, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~114 , VGA_model|color[7]~114, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a7 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a7, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~117 , VGA_model|color[7]~117, DE10_Standard, 1
instance = comp, \VGA_model|color[7]~118 , VGA_model|color[7]~118, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan0~0 , VGA_model|Sc|V|LessThan0~0, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan0~1 , VGA_model|Sc|V|LessThan0~1, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[8] , VGA_model|font_color_counter[8], DE10_Standard, 1
instance = comp, \VGA_model|Add32~29 , VGA_model|Add32~29, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[8]~DUPLICATE , VGA_model|font_color_counter[8]~DUPLICATE, DE10_Standard, 1
instance = comp, \VGA_model|Add33~33 , VGA_model|Add33~33, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~119 , VGA_model|color[10]~119, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|always2~23 , VGA_model|always2~23, DE10_Standard, 1
instance = comp, \VGA_model|always2~24 , VGA_model|always2~24, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~133 , VGA_model|color[8]~133, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~129 , VGA_model|color[8]~129, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~130 , VGA_model|color[8]~130, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~131 , VGA_model|color[8]~131, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a32 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a32, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a20 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a20, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a44 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a44, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~121 , VGA_model|color[8]~121, DE10_Standard, 1
instance = comp, \VGA_model|Add38~33 , VGA_model|Add38~33, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a104 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a104, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a116 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a116, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a56 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a56, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a68 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a68, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a92 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a92, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a80 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a80, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~122 , VGA_model|color[8]~122, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~123 , VGA_model|color[8]~123, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a116 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a116, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a104 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a104, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w8_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a68 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a68, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a56 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a56, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a80 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a80, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a92 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a92, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~125 , VGA_model|color[8]~125, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a44 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a44, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a32 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a32, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a20 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a20, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~124 , VGA_model|color[8]~124, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~126 , VGA_model|color[8]~126, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~127 , VGA_model|color[8]~127, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a8 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a8, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~128 , VGA_model|color[8]~128, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~132 , VGA_model|color[8]~132, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~120 , VGA_model|color[10]~120, DE10_Standard, 1
instance = comp, \VGA_model|color[8]~134 , VGA_model|color[8]~134, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~144 , VGA_model|color[9]~144, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a117 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a117, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a105 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a105, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w9_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w9_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|Add32~33 , VGA_model|Add32~33, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[9] , VGA_model|font_color_counter[9], DE10_Standard, 1
instance = comp, \VGA_model|Add38~37 , VGA_model|Add38~37, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a33 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a33, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a45 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a45, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a21 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a21, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~135 , VGA_model|color[9]~135, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a69 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a69, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a57 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a57, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a81 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a81, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a93 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a93, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~136 , VGA_model|color[9]~136, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~137 , VGA_model|color[9]~137, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a81 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a81, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a57 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a57, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a69 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a69, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a93 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a93, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~139 , VGA_model|color[9]~139, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a33 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a33, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a21 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a21, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a45 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a45, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~138 , VGA_model|color[9]~138, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a105 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a105, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a117 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a117, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w9_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w9_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~140 , VGA_model|color[9]~140, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~141 , VGA_model|color[9]~141, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~142 , VGA_model|color[9]~142, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~143 , VGA_model|color[9]~143, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~145 , VGA_model|color[9]~145, DE10_Standard, 1
instance = comp, \VGA_model|Add33~37 , VGA_model|Add33~37, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a9 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a9, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~146 , VGA_model|color[9]~146, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~180 , VGA_model|color[9]~180, DE10_Standard, 1
instance = comp, \VGA_model|color[9]~147 , VGA_model|color[9]~147, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~158 , VGA_model|color[10]~158, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~176 , VGA_model|color[10]~176, DE10_Standard, 1
instance = comp, \VGA_model|Add32~37 , VGA_model|Add32~37, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[10] , VGA_model|font_color_counter[10], DE10_Standard, 1
instance = comp, \VGA_model|Add38~41 , VGA_model|Add38~41, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a22 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a22, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a34 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a34, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a46 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a46, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~149 , VGA_model|color[10]~149, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a70 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a70, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a94 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a94, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a58 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a58, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a82 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a82, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~150 , VGA_model|color[10]~150, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a106 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a106, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a118 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a118, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w10_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w10_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~151 , VGA_model|color[10]~151, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a94 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a94, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a70 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a70, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a82 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a82, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a58 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a58, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~153 , VGA_model|color[10]~153, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a118 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a118, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a106 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a106, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w10_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w10_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a34 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a34, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a22 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a22, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a46 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a46, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~152 , VGA_model|color[10]~152, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~154 , VGA_model|color[10]~154, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~155 , VGA_model|color[10]~155, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~148 , VGA_model|color[10]~148, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a10 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a10, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~156 , VGA_model|color[10]~156, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~157 , VGA_model|color[10]~157, DE10_Standard, 1
instance = comp, \VGA_model|Add33~41 , VGA_model|Add33~41, DE10_Standard, 1
instance = comp, \VGA_model|color[10]~159 , VGA_model|color[10]~159, DE10_Standard, 1
instance = comp, \VGA_model|Add32~41 , VGA_model|Add32~41, DE10_Standard, 1
instance = comp, \VGA_model|font_color_counter[11] , VGA_model|font_color_counter[11], DE10_Standard, 1
instance = comp, \VGA_model|Add33~45 , VGA_model|Add33~45, DE10_Standard, 1
instance = comp, \VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|ICON1|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|ICON0|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~170 , VGA_model|color[11]~170, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~172 , VGA_model|color[11]~172, DE10_Standard, 1
instance = comp, \VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|ICON3|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~160 , VGA_model|color[11]~160, DE10_Standard, 1
instance = comp, \VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|ICON2|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~168 , VGA_model|color[11]~168, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a107 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a107, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a119 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a119, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w11_n1_mux_dataout~0 , VGA_model|BG2|altsyncram_component|auto_generated|mux2|l3_w11_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a59 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a59, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a83 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a83, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a95 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a95, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a71 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a71, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~165 , VGA_model|color[11]~165, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a47 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a47, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a35 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a35, DE10_Standard, 1
instance = comp, \VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a23 , VGA_model|BG2|altsyncram_component|auto_generated|ram_block1a23, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~164 , VGA_model|color[11]~164, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~166 , VGA_model|color[11]~166, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a71 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a71, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a59 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a59, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a95 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a95, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a83 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a83, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~162 , VGA_model|color[11]~162, DE10_Standard, 1
instance = comp, \VGA_model|Add38~45 , VGA_model|Add38~45, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a11 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a11, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a47 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a47, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a35 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a35, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a23 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a23, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~161 , VGA_model|color[11]~161, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a119 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a119, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a107 , VGA_model|BG1|altsyncram_component|auto_generated|ram_block1a107, DE10_Standard, 1
instance = comp, \VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w11_n1_mux_dataout~0 , VGA_model|BG1|altsyncram_component|auto_generated|mux2|l3_w11_n1_mux_dataout~0, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~163 , VGA_model|color[11]~163, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~167 , VGA_model|color[11]~167, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~169 , VGA_model|color[11]~169, DE10_Standard, 1
instance = comp, \VGA_model|color[11]~171 , VGA_model|color[11]~171, DE10_Standard, 1
instance = comp, \VGA_model|Sc|V|LessThan1~1 , VGA_model|Sc|V|LessThan1~1, DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[3] , sound_model|get1|olddata[3], DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[5] , sound_model|get1|olddata[5], DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[4] , sound_model|get1|olddata[4], DE10_Standard, 1
instance = comp, \sound_model|get1|Equal0~2 , sound_model|get1|Equal0~2, DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[6] , sound_model|get1|olddata[6], DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[7] , sound_model|get1|olddata[7], DE10_Standard, 1
instance = comp, \sound_model|get1|Equal0~0 , sound_model|get1|Equal0~0, DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[0] , sound_model|get1|olddata[0], DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[2] , sound_model|get1|olddata[2], DE10_Standard, 1
instance = comp, \sound_model|get1|olddata[1] , sound_model|get1|olddata[1], DE10_Standard, 1
instance = comp, \sound_model|get1|Equal0~1 , sound_model|get1|Equal0~1, DE10_Standard, 1
instance = comp, \sound_model|get1|Equal0~3 , sound_model|get1|Equal0~3, DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~53 , sound_model|get1|Add0~53, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[0] , sound_model|get1|cnt[0], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~81 , sound_model|get1|Add0~81, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[1] , sound_model|get1|cnt[1], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~77 , sound_model|get1|Add0~77, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[2] , sound_model|get1|cnt[2], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~73 , sound_model|get1|Add0~73, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[3]~DUPLICATE , sound_model|get1|cnt[3]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~69 , sound_model|get1|Add0~69, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[4] , sound_model|get1|cnt[4], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~65 , sound_model|get1|Add0~65, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[5] , sound_model|get1|cnt[5], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~21 , sound_model|get1|Add0~21, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[6] , sound_model|get1|cnt[6], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~17 , sound_model|get1|Add0~17, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[7] , sound_model|get1|cnt[7], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~1 , sound_model|get1|Add0~1, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[8]~DUPLICATE , sound_model|get1|cnt[8]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[5]~0 , sound_model|get1|cnt[5]~0, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[12] , sound_model|get1|cnt[12], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~9 , sound_model|get1|Add0~9, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[9] , sound_model|get1|cnt[9], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~29 , sound_model|get1|Add0~29, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[10] , sound_model|get1|cnt[10], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~25 , sound_model|get1|Add0~25, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[11] , sound_model|get1|cnt[11], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~5 , sound_model|get1|Add0~5, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[12]~DUPLICATE , sound_model|get1|cnt[12]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~85 , sound_model|get1|Add0~85, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[13] , sound_model|get1|cnt[13], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~89 , sound_model|get1|Add0~89, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[14] , sound_model|get1|cnt[14], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~49 , sound_model|get1|Add0~49, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[15] , sound_model|get1|cnt[15], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~93 , sound_model|get1|Add0~93, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[16] , sound_model|get1|cnt[16], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~97 , sound_model|get1|Add0~97, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[17] , sound_model|get1|cnt[17], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~57 , sound_model|get1|Add0~57, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[18] , sound_model|get1|cnt[18], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~61 , sound_model|get1|Add0~61, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[19] , sound_model|get1|cnt[19], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~33 , sound_model|get1|Add0~33, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[20] , sound_model|get1|cnt[20], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~37 , sound_model|get1|Add0~37, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[21] , sound_model|get1|cnt[21], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~13 , sound_model|get1|Add0~13, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[22] , sound_model|get1|cnt[22], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~41 , sound_model|get1|Add0~41, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[23] , sound_model|get1|cnt[23], DE10_Standard, 1
instance = comp, \sound_model|get1|Add0~45 , sound_model|get1|Add0~45, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[24] , sound_model|get1|cnt[24], DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~0 , sound_model|get1|Equal1~0, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[22]~DUPLICATE , sound_model|get1|cnt[22]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[11]~DUPLICATE , sound_model|get1|cnt[11]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~4 , sound_model|get1|Equal1~4, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[18]~DUPLICATE , sound_model|get1|cnt[18]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~5 , sound_model|get1|Equal1~5, DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~2 , sound_model|get1|Equal1~2, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[3] , sound_model|get1|cnt[3], DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~1 , sound_model|get1|Equal1~1, DE10_Standard, 1
instance = comp, \sound_model|get1|Equal1~3 , sound_model|get1|Equal1~3, DE10_Standard, 1
instance = comp, \sound_model|get1|cnt[8] , sound_model|get1|cnt[8], DE10_Standard, 1
instance = comp, \sound_model|get1|freq[3]~0 , sound_model|get1|freq[3]~0, DE10_Standard, 1
instance = comp, \sound_model|get1|reset_n , sound_model|get1|reset_n, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[6] , sound_model|sin_wave|freq_counter[6], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~0 , sound_model|get1|keytable~0, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~1 , sound_model|get1|keytable~1, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[6] , sound_model|get1|freq[6], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~13 , sound_model|get1|keytable~13, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~14 , sound_model|get1|keytable~14, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[5] , sound_model|get1|freq[5], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~15 , sound_model|get1|keytable~15, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~16 , sound_model|get1|keytable~16, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[4] , sound_model|get1|freq[4], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~17 , sound_model|get1|keytable~17, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~18 , sound_model|get1|keytable~18, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[3] , sound_model|get1|freq[3], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~19 , sound_model|get1|keytable~19, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~20 , sound_model|get1|keytable~20, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[2] , sound_model|get1|freq[2], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~21 , sound_model|get1|keytable~21, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~22 , sound_model|get1|keytable~22, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[1] , sound_model|get1|freq[1], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~23 , sound_model|get1|keytable~23, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~24 , sound_model|get1|keytable~24, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[0] , sound_model|get1|freq[0], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~61 , sound_model|sin_wave|Add0~61, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[0] , sound_model|sin_wave|freq_counter[0], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~57 , sound_model|sin_wave|Add0~57, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[1] , sound_model|sin_wave|freq_counter[1], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~53 , sound_model|sin_wave|Add0~53, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[2] , sound_model|sin_wave|freq_counter[2], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~49 , sound_model|sin_wave|Add0~49, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[3] , sound_model|sin_wave|freq_counter[3], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~45 , sound_model|sin_wave|Add0~45, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[4] , sound_model|sin_wave|freq_counter[4], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~41 , sound_model|sin_wave|Add0~41, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[5] , sound_model|sin_wave|freq_counter[5], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~1 , sound_model|sin_wave|Add0~1, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[6]~DUPLICATE , sound_model|sin_wave|freq_counter[6]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~2 , sound_model|get1|keytable~2, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~3 , sound_model|get1|keytable~3, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[7] , sound_model|get1|freq[7], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~5 , sound_model|sin_wave|Add0~5, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[7] , sound_model|sin_wave|freq_counter[7], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~4 , sound_model|get1|keytable~4, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~5 , sound_model|get1|keytable~5, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[8] , sound_model|get1|freq[8], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[8]~DUPLICATE , sound_model|sin_wave|freq_counter[8]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~9 , sound_model|sin_wave|Add0~9, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[8] , sound_model|sin_wave|freq_counter[8], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~6 , sound_model|get1|keytable~6, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~7 , sound_model|get1|keytable~7, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[9] , sound_model|get1|freq[9], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~13 , sound_model|sin_wave|Add0~13, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[9] , sound_model|sin_wave|freq_counter[9], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~9 , sound_model|get1|keytable~9, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~8 , sound_model|get1|keytable~8, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~10 , sound_model|get1|keytable~10, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[10] , sound_model|get1|freq[10], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[10]~DUPLICATE , sound_model|sin_wave|freq_counter[10]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~17 , sound_model|sin_wave|Add0~17, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[10] , sound_model|sin_wave|freq_counter[10], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[11] , sound_model|sin_wave|freq_counter[11], DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~11 , sound_model|get1|keytable~11, DE10_Standard, 1
instance = comp, \sound_model|get1|keytable~12 , sound_model|get1|keytable~12, DE10_Standard, 1
instance = comp, \sound_model|get1|freq[11] , sound_model|get1|freq[11], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~21 , sound_model|sin_wave|Add0~21, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[11]~DUPLICATE , sound_model|sin_wave|freq_counter[11]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[12]~DUPLICATE , sound_model|sin_wave|freq_counter[12]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~25 , sound_model|sin_wave|Add0~25, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[12] , sound_model|sin_wave|freq_counter[12], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~29 , sound_model|sin_wave|Add0~29, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[13] , sound_model|sin_wave|freq_counter[13], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[14]~DUPLICATE , sound_model|sin_wave|freq_counter[14]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~33 , sound_model|sin_wave|Add0~33, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[14] , sound_model|sin_wave|freq_counter[14], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[15] , sound_model|sin_wave|freq_counter[15], DE10_Standard, 1
instance = comp, \sound_model|sin_wave|Add0~37 , sound_model|sin_wave|Add0~37, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|freq_counter[15]~DUPLICATE , sound_model|sin_wave|freq_counter[15]~DUPLICATE, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|sintable_rtl_0|auto_generated|ram_block1a0 , sound_model|sin_wave|sintable_rtl_0|auto_generated|ram_block1a0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Mux0~3 , sound_model|myaudio|Mux0~3, DE10_Standard, 1
instance = comp, \sound_model|sin_wave|sintable_rtl_0|auto_generated|ram_block1a6 , sound_model|sin_wave|sintable_rtl_0|auto_generated|ram_block1a6, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Mux0~1 , sound_model|myaudio|Mux0~1, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Mux0~2 , sound_model|myaudio|Mux0~2, DE10_Standard, 1
instance = comp, \sound_model|myaudio|lr_counter[0] , sound_model|myaudio|lr_counter[0], DE10_Standard, 1
instance = comp, \sound_model|myaudio|Mux0~0 , sound_model|myaudio|Mux0~0, DE10_Standard, 1
instance = comp, \sound_model|myaudio|Mux0~4 , sound_model|myaudio|Mux0~4, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|Selector1~0 , sound_model|myconfig|u0|Selector1~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SCLK~0 , sound_model|myconfig|u0|SCLK~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|SCLK , sound_model|myconfig|u0|SCLK, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|I2C_SCLK~0 , sound_model|myconfig|u0|I2C_SCLK~0, DE10_Standard, 1
instance = comp, \sound_model|myconfig|u0|I2C_SCLK~1 , sound_model|myconfig|u0|I2C_SCLK~1, DE10_Standard, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, DE10_Standard, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, DE10_Standard, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, DE10_Standard, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE10_Standard, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE10_Standard, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE10_Standard, 1
instance = comp, \KEY[3]~input , KEY[3]~input, DE10_Standard, 1
instance = comp, \SW[0]~input , SW[0]~input, DE10_Standard, 1
instance = comp, \SW[1]~input , SW[1]~input, DE10_Standard, 1
instance = comp, \SW[2]~input , SW[2]~input, DE10_Standard, 1
instance = comp, \SW[3]~input , SW[3]~input, DE10_Standard, 1
instance = comp, \SW[4]~input , SW[4]~input, DE10_Standard, 1
instance = comp, \SW[5]~input , SW[5]~input, DE10_Standard, 1
instance = comp, \SW[6]~input , SW[6]~input, DE10_Standard, 1
instance = comp, \SW[7]~input , SW[7]~input, DE10_Standard, 1
instance = comp, \SW[8]~input , SW[8]~input, DE10_Standard, 1
instance = comp, \SW[9]~input , SW[9]~input, DE10_Standard, 1
instance = comp, \AUD_ADCDAT~input , AUD_ADCDAT~input, DE10_Standard, 1
instance = comp, \AUD_ADCLRCK~input , AUD_ADCLRCK~input, DE10_Standard, 1
instance = comp, \AUD_BCLK~input , AUD_BCLK~input, DE10_Standard, 1
instance = comp, \AUD_DACLRCK~input , AUD_DACLRCK~input, DE10_Standard, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, DE10_Standard, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, DE10_Standard, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, DE10_Standard, 1
