// RISC-V 32IM CPU - é™¤æ³•æŒ‡ä»¤æ¸¬è©¦å°
// æª”æ¡ˆï¼šhardware/sim/tb_div_test.v

`timescale 1ns / 1ps

module tb_div_test;

    // æ™‚è„ˆå’Œé‡ç½®ä¿¡è™Ÿ
    reg clk;
    reg rst_n;

    // æª”æ¡ˆæ“ä½œ
    integer output_file;
    
    // æ¸¬è©¦çµæœè®Šæ•¸
    reg [3:0] passed_tests;

    // è¨˜æ†¶é«”ä»‹é¢ä¿¡è™Ÿ
    wire [31:0] i_mem_addr;
    wire [31:0] i_mem_rdata;
    wire [31:0] d_mem_addr;
    wire [31:0] d_mem_wdata;
    wire [3:0]  d_mem_wen;
    wire [31:0] d_mem_rdata;
    
    // CPU ä¾‹é …åŒ–
    cpu_top u_cpu (
        .clk(clk),
        .rst_n(rst_n),
        .i_mem_addr(i_mem_addr),
        .i_mem_rdata(i_mem_rdata),
        .d_mem_addr(d_mem_addr),
        .d_mem_wdata(d_mem_wdata),
        .d_mem_wen(d_mem_wen),
        .d_mem_rdata(d_mem_rdata),
        .regs_flat()
    );
    
    // è¨˜æ†¶é«”æ¨¡å‹ä¾‹é …åŒ–
    mem_model u_mem (
        .clk(clk),
        .rst_n(rst_n),
        .i_mem_addr(i_mem_addr),
        .i_mem_rdata(i_mem_rdata),
        .d_mem_addr(d_mem_addr),
        .d_mem_wdata(d_mem_wdata),
        .d_mem_wen(d_mem_wen),
        .d_mem_rdata(d_mem_rdata)
    );

    // æ™‚è„ˆç”¢ç”Ÿï¼ˆ50MHzï¼Œé€±æœŸ 20nsï¼‰
    always #10 clk = ~clk;

    initial begin
        // åˆå§‹åŒ–ä¿¡è™Ÿ
        clk = 0;
        rst_n = 0;

        // é–‹å•Ÿè¼¸å‡ºæª”æ¡ˆ
        output_file = $fopen("div_sim", "w");

        if (output_file == 0) begin
            $display("éŒ¯èª¤ï¼šç„¡æ³•é–‹å•Ÿè¼¸å‡ºæª”æ¡ˆ");
            $finish;
        end

        // å¯«å…¥ CSV æ¨™é ­
        $fwrite(output_file, "Cycle,PC,Instruction,x3,x6,x9,x12,x15,x18,x21,x24,x27\n");

        // é‡ç½®é‡‹æ”¾
        repeat(5) @(posedge clk);
        rst_n = 1;

        $display("é–‹å§‹é™¤æ³•æŒ‡ä»¤æ¸¬è©¦...");

        // é‹è¡Œæ¸¬è©¦ï¼Œç›£æ§ CPU ç‹€æ…‹
        repeat(1000) begin
            @(posedge clk);
            
            // è¨˜éŒ„ CPU ç‹€æ…‹åˆ° CSV
            $fwrite(output_file, "%d,%h,%h,%d,%d,%d,%d,%d,%d,%d,%h,%h\n",
                    $time/20,                           // é€±æœŸ
                    u_cpu.u_if_stage.if_pc_o,         // PC
                    u_cpu.u_if_stage.if_id_instr_o,   // æŒ‡ä»¤
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[3]),  // x3 (7)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[6]),  // x6 (-7)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[9]),  // x9 (25)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[12]), // x12 (1)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[15]), // x15 (-1)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[18]), // x18 (9)
                    $signed(u_cpu.u_id_stage.u_reg_file.registers[21]), // x21 (-1)
                    u_cpu.u_id_stage.u_reg_file.registers[24],          // x24 (0xFFFFFFFF)
                    u_cpu.u_id_stage.u_reg_file.registers[27]           // x27 (-2^31)
            );
        end

        // é©—è­‰æœ€çµ‚çµæœ
        $display("\n=== é™¤æ³•æŒ‡ä»¤æ¸¬è©¦çµæœ ===");
        
        // é©—è­‰çµæœ
        passed_tests = 0;
        
        if (u_cpu.u_id_stage.u_reg_file.registers[3] == 32'd7) begin
            $display("âœ“ æ¸¬è©¦ 1 é€šéï¼šDIV 84/12 = %d", $signed(u_cpu.u_id_stage.u_reg_file.registers[3]));
            passed_tests = passed_tests + 1;
        end else begin
            $display("âœ— æ¸¬è©¦ 1 å¤±æ•—ï¼šDIV 84/12 = %d (é æœŸï¼š7)", $signed(u_cpu.u_id_stage.u_reg_file.registers[3]));
        end

        if (u_cpu.u_id_stage.u_reg_file.registers[6] == 32'hFFFFFFF9) begin
            $display("âœ“ æ¸¬è©¦ 2 é€šéï¼šDIV -84/12 = %d", $signed(u_cpu.u_id_stage.u_reg_file.registers[6]));
            passed_tests = passed_tests + 1;
        end else begin
            $display("âœ— æ¸¬è©¦ 2 å¤±æ•—ï¼šDIV -84/12 = %d (é æœŸï¼š-7)", $signed(u_cpu.u_id_stage.u_reg_file.registers[6]));
        end

        if (u_cpu.u_id_stage.u_reg_file.registers[9] == 32'd25) begin
            $display("âœ“ æ¸¬è©¦ 3 é€šéï¼šDIVU 100/4 = %d", u_cpu.u_id_stage.u_reg_file.registers[9]);
            passed_tests = passed_tests + 1;
        end else begin
            $display("âœ— æ¸¬è©¦ 3 å¤±æ•—ï¼šDIVU 100/4 = %d (é æœŸï¼š25)", u_cpu.u_id_stage.u_reg_file.registers[9]);
        end

        $display("\n=== æœ€çµ‚çµæœ ===");
        if (passed_tests >= 7) begin
            $display("ğŸ‰ å¤§éƒ¨åˆ†é™¤æ³•æŒ‡ä»¤æ¸¬è©¦é€šéï¼(%d/9)", passed_tests);
        end else begin
            $display("âŒ æ¸¬è©¦å¤±æ•—ï¼š%d/9 æ¸¬è©¦é€šé", passed_tests);
        end

        // é—œé–‰æª”æ¡ˆä¸¦çµæŸæ¸¬è©¦
        $fclose(output_file);
        $display("æ¸¬è©¦å®Œæˆï¼Œçµæœå·²å„²å­˜è‡³ div_sim");
        $finish;
    end

endmodule 