{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 17:10:25 2012 " "Info: Processing started: Wed Dec 05 17:10:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Flow -c Flow --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Flow -c Flow --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[0\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[0\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[9\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[9\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[22\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[22\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|frame_clk_div\[14\] " "Info: Detected ripple clock \"clk_div:inst1\|frame_clk_div\[14\]\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|frame_clk_div\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register vga_controller:inst2\|hc\[2\] register Color_Mapper:inst\|red_sig_1\[9\] 65.55 MHz 15.256 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.55 MHz between source register \"vga_controller:inst2\|hc\[2\]\" and destination register \"Color_Mapper:inst\|red_sig_1\[9\]\" (period= 15.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.997 ns + Longest register register " "Info: + Longest register to register delay is 14.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:inst2\|hc\[2\] 1 REG LCFF_X28_Y19_N29 572 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N29; Fanout = 572; REG Node = 'vga_controller:inst2\|hc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:inst2|hc[2] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.393 ns) 2.960 ns Color_Mapper:inst\|LessThan788~5 2 COMB LCCOMB_X8_Y1_N8 1 " "Info: 2: + IC(2.567 ns) + CELL(0.393 ns) = 2.960 ns; Loc. = LCCOMB_X8_Y1_N8; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { vga_controller:inst2|hc[2] Color_Mapper:inst|LessThan788~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.031 ns Color_Mapper:inst\|LessThan788~7 3 COMB LCCOMB_X8_Y1_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 3.031 ns; Loc. = LCCOMB_X8_Y1_N10; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan788~5 Color_Mapper:inst|LessThan788~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.102 ns Color_Mapper:inst\|LessThan788~9 4 COMB LCCOMB_X8_Y1_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.102 ns; Loc. = LCCOMB_X8_Y1_N12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan788~7 Color_Mapper:inst|LessThan788~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.261 ns Color_Mapper:inst\|LessThan788~11 5 COMB LCCOMB_X8_Y1_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 3.261 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Color_Mapper:inst|LessThan788~9 Color_Mapper:inst|LessThan788~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.332 ns Color_Mapper:inst\|LessThan788~13 6 COMB LCCOMB_X8_Y1_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.332 ns; Loc. = LCCOMB_X8_Y1_N16; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan788~11 Color_Mapper:inst|LessThan788~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.403 ns Color_Mapper:inst\|LessThan788~15 7 COMB LCCOMB_X8_Y1_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.403 ns; Loc. = LCCOMB_X8_Y1_N18; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan788~13 Color_Mapper:inst|LessThan788~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.474 ns Color_Mapper:inst\|LessThan788~17 8 COMB LCCOMB_X8_Y1_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.474 ns; Loc. = LCCOMB_X8_Y1_N20; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Color_Mapper:inst|LessThan788~15 Color_Mapper:inst|LessThan788~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.884 ns Color_Mapper:inst\|LessThan788~18 9 COMB LCCOMB_X8_Y1_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.884 ns; Loc. = LCCOMB_X8_Y1_N22; Fanout = 1; COMB Node = 'Color_Mapper:inst\|LessThan788~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Color_Mapper:inst|LessThan788~17 Color_Mapper:inst|LessThan788~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 5.139 ns Color_Mapper:inst\|DRAW_FLOWS~447 10 COMB LCCOMB_X5_Y5_N0 2 " "Info: 10: + IC(0.980 ns) + CELL(0.275 ns) = 5.139 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 2; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~447'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { Color_Mapper:inst|LessThan788~18 Color_Mapper:inst|DRAW_FLOWS~447 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.150 ns) 6.638 ns Color_Mapper:inst\|green_sig_1\[2\]~33 11 COMB LCCOMB_X5_Y14_N14 4 " "Info: 11: + IC(1.349 ns) + CELL(0.150 ns) = 6.638 ns; Loc. = LCCOMB_X5_Y14_N14; Fanout = 4; COMB Node = 'Color_Mapper:inst\|green_sig_1\[2\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Color_Mapper:inst|DRAW_FLOWS~447 Color_Mapper:inst|green_sig_1[2]~33 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.150 ns) 8.501 ns Color_Mapper:inst\|DRAW_FLOWS~454 12 COMB LCCOMB_X12_Y25_N28 4 " "Info: 12: + IC(1.713 ns) + CELL(0.150 ns) = 8.501 ns; Loc. = LCCOMB_X12_Y25_N28; Fanout = 4; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~454'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { Color_Mapper:inst|green_sig_1[2]~33 Color_Mapper:inst|DRAW_FLOWS~454 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.150 ns) 10.025 ns Color_Mapper:inst\|DRAW_FLOWS~1248 13 COMB LCCOMB_X12_Y14_N24 1 " "Info: 13: + IC(1.374 ns) + CELL(0.150 ns) = 10.025 ns; Loc. = LCCOMB_X12_Y14_N24; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1248'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { Color_Mapper:inst|DRAW_FLOWS~454 Color_Mapper:inst|DRAW_FLOWS~1248 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.149 ns) 11.859 ns Color_Mapper:inst\|DRAW_FLOWS~661 14 COMB LCCOMB_X18_Y25_N6 11 " "Info: 14: + IC(1.685 ns) + CELL(0.149 ns) = 11.859 ns; Loc. = LCCOMB_X18_Y25_N6; Fanout = 11; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~661'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { Color_Mapper:inst|DRAW_FLOWS~1248 Color_Mapper:inst|DRAW_FLOWS~661 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.150 ns) 13.102 ns Color_Mapper:inst\|DRAW_FLOWS~1068 15 COMB LCCOMB_X17_Y30_N12 1 " "Info: 15: + IC(1.093 ns) + CELL(0.150 ns) = 13.102 ns; Loc. = LCCOMB_X17_Y30_N12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1068'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { Color_Mapper:inst|DRAW_FLOWS~661 Color_Mapper:inst|DRAW_FLOWS~1068 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.275 ns) 14.125 ns Color_Mapper:inst\|DRAW_FLOWS~1110 16 COMB LCCOMB_X18_Y26_N12 1 " "Info: 16: + IC(0.748 ns) + CELL(0.275 ns) = 14.125 ns; Loc. = LCCOMB_X18_Y26_N12; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { Color_Mapper:inst|DRAW_FLOWS~1068 Color_Mapper:inst|DRAW_FLOWS~1110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 14.526 ns Color_Mapper:inst\|DRAW_FLOWS~1280 17 COMB LCCOMB_X18_Y26_N26 1 " "Info: 17: + IC(0.251 ns) + CELL(0.150 ns) = 14.526 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1280'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Color_Mapper:inst|DRAW_FLOWS~1110 Color_Mapper:inst|DRAW_FLOWS~1280 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 14.913 ns Color_Mapper:inst\|DRAW_FLOWS~1123 18 COMB LCCOMB_X18_Y26_N28 1 " "Info: 18: + IC(0.237 ns) + CELL(0.150 ns) = 14.913 ns; Loc. = LCCOMB_X18_Y26_N28; Fanout = 1; COMB Node = 'Color_Mapper:inst\|DRAW_FLOWS~1123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { Color_Mapper:inst|DRAW_FLOWS~1280 Color_Mapper:inst|DRAW_FLOWS~1123 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.997 ns Color_Mapper:inst\|red_sig_1\[9\] 19 REG LCFF_X18_Y26_N29 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 14.997 ns; Loc. = LCFF_X18_Y26_N29; Fanout = 1; REG Node = 'Color_Mapper:inst\|red_sig_1\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Color_Mapper:inst|DRAW_FLOWS~1123 Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 20.00 % ) " "Info: Total cell delay = 3.000 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.997 ns ( 80.00 % ) " "Info: Total interconnect delay = 11.997 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.997 ns" { vga_controller:inst2|hc[2] Color_Mapper:inst|LessThan788~5 Color_Mapper:inst|LessThan788~7 Color_Mapper:inst|LessThan788~9 Color_Mapper:inst|LessThan788~11 Color_Mapper:inst|LessThan788~13 Color_Mapper:inst|LessThan788~15 Color_Mapper:inst|LessThan788~17 Color_Mapper:inst|LessThan788~18 Color_Mapper:inst|DRAW_FLOWS~447 Color_Mapper:inst|green_sig_1[2]~33 Color_Mapper:inst|DRAW_FLOWS~454 Color_Mapper:inst|DRAW_FLOWS~1248 Color_Mapper:inst|DRAW_FLOWS~661 Color_Mapper:inst|DRAW_FLOWS~1068 Color_Mapper:inst|DRAW_FLOWS~1110 Color_Mapper:inst|DRAW_FLOWS~1280 Color_Mapper:inst|DRAW_FLOWS~1123 Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.997 ns" { vga_controller:inst2|hc[2] {} Color_Mapper:inst|LessThan788~5 {} Color_Mapper:inst|LessThan788~7 {} Color_Mapper:inst|LessThan788~9 {} Color_Mapper:inst|LessThan788~11 {} Color_Mapper:inst|LessThan788~13 {} Color_Mapper:inst|LessThan788~15 {} Color_Mapper:inst|LessThan788~17 {} Color_Mapper:inst|LessThan788~18 {} Color_Mapper:inst|DRAW_FLOWS~447 {} Color_Mapper:inst|green_sig_1[2]~33 {} Color_Mapper:inst|DRAW_FLOWS~454 {} Color_Mapper:inst|DRAW_FLOWS~1248 {} Color_Mapper:inst|DRAW_FLOWS~661 {} Color_Mapper:inst|DRAW_FLOWS~1068 {} Color_Mapper:inst|DRAW_FLOWS~1110 {} Color_Mapper:inst|DRAW_FLOWS~1280 {} Color_Mapper:inst|DRAW_FLOWS~1123 {} Color_Mapper:inst|red_sig_1[9] {} } { 0.000ns 2.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.980ns 1.349ns 1.713ns 1.374ns 1.685ns 1.093ns 0.748ns 0.251ns 0.237ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.284 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.787 ns) 3.979 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X64_Y19_N3 5 " "Info: 2: + IC(2.193 ns) + CELL(0.787 ns) = 3.979 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.000 ns) 4.762 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G5 71 " "Info: 3: + IC(0.783 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G5; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.284 ns Color_Mapper:inst\|red_sig_1\[9\] 4 REG LCFF_X18_Y26_N29 1 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.284 ns; Loc. = LCFF_X18_Y26_N29; Fanout = 1; REG Node = 'Color_Mapper:inst\|red_sig_1\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.97 % ) " "Info: Total cell delay = 2.323 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 63.03 % ) " "Info: Total interconnect delay = 3.961 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.284 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.284 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[9] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.329 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.787 ns) 3.979 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X64_Y19_N3 5 " "Info: 2: + IC(2.193 ns) + CELL(0.787 ns) = 3.979 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.000 ns) 4.762 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G5 71 " "Info: 3: + IC(0.783 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G5; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 6.329 ns vga_controller:inst2\|hc\[2\] 4 REG LCFF_X28_Y19_N29 572 " "Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 6.329 ns; Loc. = LCFF_X28_Y19_N29; Fanout = 572; REG Node = 'vga_controller:inst2\|hc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[2] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.70 % ) " "Info: Total cell delay = 2.323 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.006 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.006 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[2] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.284 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.284 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[9] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[2] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.997 ns" { vga_controller:inst2|hc[2] Color_Mapper:inst|LessThan788~5 Color_Mapper:inst|LessThan788~7 Color_Mapper:inst|LessThan788~9 Color_Mapper:inst|LessThan788~11 Color_Mapper:inst|LessThan788~13 Color_Mapper:inst|LessThan788~15 Color_Mapper:inst|LessThan788~17 Color_Mapper:inst|LessThan788~18 Color_Mapper:inst|DRAW_FLOWS~447 Color_Mapper:inst|green_sig_1[2]~33 Color_Mapper:inst|DRAW_FLOWS~454 Color_Mapper:inst|DRAW_FLOWS~1248 Color_Mapper:inst|DRAW_FLOWS~661 Color_Mapper:inst|DRAW_FLOWS~1068 Color_Mapper:inst|DRAW_FLOWS~1110 Color_Mapper:inst|DRAW_FLOWS~1280 Color_Mapper:inst|DRAW_FLOWS~1123 Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.997 ns" { vga_controller:inst2|hc[2] {} Color_Mapper:inst|LessThan788~5 {} Color_Mapper:inst|LessThan788~7 {} Color_Mapper:inst|LessThan788~9 {} Color_Mapper:inst|LessThan788~11 {} Color_Mapper:inst|LessThan788~13 {} Color_Mapper:inst|LessThan788~15 {} Color_Mapper:inst|LessThan788~17 {} Color_Mapper:inst|LessThan788~18 {} Color_Mapper:inst|DRAW_FLOWS~447 {} Color_Mapper:inst|green_sig_1[2]~33 {} Color_Mapper:inst|DRAW_FLOWS~454 {} Color_Mapper:inst|DRAW_FLOWS~1248 {} Color_Mapper:inst|DRAW_FLOWS~661 {} Color_Mapper:inst|DRAW_FLOWS~1068 {} Color_Mapper:inst|DRAW_FLOWS~1110 {} Color_Mapper:inst|DRAW_FLOWS~1280 {} Color_Mapper:inst|DRAW_FLOWS~1123 {} Color_Mapper:inst|red_sig_1[9] {} } { 0.000ns 2.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.980ns 1.349ns 1.713ns 1.374ns 1.685ns 1.093ns 0.748ns 0.251ns 0.237ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.284 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl Color_Mapper:inst|red_sig_1[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.284 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} Color_Mapper:inst|red_sig_1[9] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|hc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.329 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|hc[2] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 1.030ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Color_Mapper:inst\|flow7_x\[5\]\[5\] reset clk 10.784 ns register " "Info: tsu for register \"Color_Mapper:inst\|flow7_x\[5\]\[5\]\" (data pin = \"reset\", clock pin = \"clk\") is 10.784 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.003 ns + Longest pin register " "Info: + Longest pin to register delay is 17.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 119 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 119; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -128 -104 64 -112 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.488 ns) + CELL(0.410 ns) 8.760 ns Color_Mapper:inst\|flow10_x\[0\]\[9\]~0 2 COMB LCCOMB_X27_Y30_N8 1043 " "Info: 2: + IC(7.488 ns) + CELL(0.410 ns) = 8.760 ns; Loc. = LCCOMB_X27_Y30_N8; Fanout = 1043; COMB Node = 'Color_Mapper:inst\|flow10_x\[0\]\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.898 ns" { reset Color_Mapper:inst|flow10_x[0][9]~0 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.150 ns) 10.232 ns Color_Mapper:inst\|flow7_x\[10\]\[9\]~0 3 COMB LCCOMB_X22_Y27_N18 520 " "Info: 3: + IC(1.322 ns) + CELL(0.150 ns) = 10.232 ns; Loc. = LCCOMB_X22_Y27_N18; Fanout = 520; COMB Node = 'Color_Mapper:inst\|flow7_x\[10\]\[9\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { Color_Mapper:inst|flow10_x[0][9]~0 Color_Mapper:inst|flow7_x[10][9]~0 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(0.150 ns) 14.460 ns Color_Mapper:inst\|flow7_x\[5\]\[5\]~95 4 COMB LCCOMB_X56_Y8_N0 1 " "Info: 4: + IC(4.078 ns) + CELL(0.150 ns) = 14.460 ns; Loc. = LCCOMB_X56_Y8_N0; Fanout = 1; COMB Node = 'Color_Mapper:inst\|flow7_x\[5\]\[5\]~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_x[5][5]~95 } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.366 ns) 17.003 ns Color_Mapper:inst\|flow7_x\[5\]\[5\] 5 REG LCFF_X32_Y4_N25 5 " "Info: 5: + IC(2.177 ns) + CELL(0.366 ns) = 17.003 ns; Loc. = LCFF_X32_Y4_N25; Fanout = 5; REG Node = 'Color_Mapper:inst\|flow7_x\[5\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { Color_Mapper:inst|flow7_x[5][5]~95 Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 11.40 % ) " "Info: Total cell delay = 1.938 ns ( 11.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.065 ns ( 88.60 % ) " "Info: Total interconnect delay = 15.065 ns ( 88.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.003 ns" { reset Color_Mapper:inst|flow10_x[0][9]~0 Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_x[5][5]~95 Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.003 ns" { reset {} reset~combout {} Color_Mapper:inst|flow10_x[0][9]~0 {} Color_Mapper:inst|flow7_x[10][9]~0 {} Color_Mapper:inst|flow7_x[5][5]~95 {} Color_Mapper:inst|flow7_x[5][5] {} } { 0.000ns 0.000ns 7.488ns 1.322ns 4.078ns 2.177ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.183 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.787 ns) 3.681 ns clk_div:inst1\|frame_clk_div\[14\] 2 REG LCFF_X64_Y18_N5 3 " "Info: 2: + IC(1.895 ns) + CELL(0.787 ns) = 3.681 ns; Loc. = LCFF_X64_Y18_N5; Fanout = 3; REG Node = 'clk_div:inst1\|frame_clk_div\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clk clk_div:inst1|frame_clk_div[14] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.000 ns) 4.613 ns clk_div:inst1\|frame_clk_div\[14\]~clkctrl 3 COMB CLKCTRL_G7 7109 " "Info: 3: + IC(0.932 ns) + CELL(0.000 ns) = 4.613 ns; Loc. = CLKCTRL_G7; Fanout = 7109; COMB Node = 'clk_div:inst1\|frame_clk_div\[14\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.183 ns Color_Mapper:inst\|flow7_x\[5\]\[5\] 4 REG LCFF_X32_Y4_N25 5 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.183 ns; Loc. = LCFF_X32_Y4_N25; Fanout = 5; REG Node = 'Color_Mapper:inst\|flow7_x\[5\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.57 % ) " "Info: Total cell delay = 2.323 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 62.43 % ) " "Info: Total interconnect delay = 3.860 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.183 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.183 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow7_x[5][5] {} } { 0.000ns 0.000ns 1.895ns 0.932ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.003 ns" { reset Color_Mapper:inst|flow10_x[0][9]~0 Color_Mapper:inst|flow7_x[10][9]~0 Color_Mapper:inst|flow7_x[5][5]~95 Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.003 ns" { reset {} reset~combout {} Color_Mapper:inst|flow10_x[0][9]~0 {} Color_Mapper:inst|flow7_x[10][9]~0 {} Color_Mapper:inst|flow7_x[5][5]~95 {} Color_Mapper:inst|flow7_x[5][5] {} } { 0.000ns 0.000ns 7.488ns 1.322ns 4.078ns 2.177ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.183 ns" { clk clk_div:inst1|frame_clk_div[14] clk_div:inst1|frame_clk_div[14]~clkctrl Color_Mapper:inst|flow7_x[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.183 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[14] {} clk_div:inst1|frame_clk_div[14]~clkctrl {} Color_Mapper:inst|flow7_x[5][5] {} } { 0.000ns 0.000ns 1.895ns 0.932ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk blank vga_controller:inst2\|vc\[6\] 16.164 ns register " "Info: tco from clock \"clk\" to destination pin \"blank\" through register \"vga_controller:inst2\|vc\[6\]\" is 16.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.328 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.787 ns) 3.979 ns clk_div:inst1\|frame_clk_div\[0\] 2 REG LCFF_X64_Y19_N3 5 " "Info: 2: + IC(2.193 ns) + CELL(0.787 ns) = 3.979 ns; Loc. = LCFF_X64_Y19_N3; Fanout = 5; REG Node = 'clk_div:inst1\|frame_clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clk clk_div:inst1|frame_clk_div[0] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.000 ns) 4.762 ns clk_div:inst1\|frame_clk_div\[0\]~clkctrl 3 COMB CLKCTRL_G5 71 " "Info: 3: + IC(0.783 ns) + CELL(0.000 ns) = 4.762 ns; Loc. = CLKCTRL_G5; Fanout = 71; COMB Node = 'clk_div:inst1\|frame_clk_div\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.328 ns vga_controller:inst2\|vc\[6\] 4 REG LCFF_X30_Y12_N25 585 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.328 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 585; REG Node = 'vga_controller:inst2\|vc\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|vc[6] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.71 % ) " "Info: Total cell delay = 2.323 ns ( 36.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.005 ns ( 63.29 % ) " "Info: Total interconnect delay = 4.005 ns ( 63.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|vc[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|vc[6] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.586 ns + Longest register pin " "Info: + Longest register to pin delay is 9.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:inst2\|vc\[6\] 1 REG LCFF_X30_Y12_N25 585 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N25; Fanout = 585; REG Node = 'vga_controller:inst2\|vc\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:inst2|vc[6] } "NODE_NAME" } } { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.275 ns) 2.537 ns vga_controller:inst2\|LessThan3~0 2 COMB LCCOMB_X23_Y21_N28 2 " "Info: 2: + IC(2.262 ns) + CELL(0.275 ns) = 2.537 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 2; COMB Node = 'vga_controller:inst2\|LessThan3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { vga_controller:inst2|vc[6] vga_controller:inst2|LessThan3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.150 ns) 4.553 ns vga_controller:inst2\|blank_proc~1 3 COMB LCCOMB_X29_Y31_N22 1 " "Info: 3: + IC(1.866 ns) + CELL(0.150 ns) = 4.553 ns; Loc. = LCCOMB_X29_Y31_N22; Fanout = 1; COMB Node = 'vga_controller:inst2\|blank_proc~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { vga_controller:inst2|LessThan3~0 vga_controller:inst2|blank_proc~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(2.798 ns) 9.586 ns blank 4 PIN PIN_D6 0 " "Info: 4: + IC(2.235 ns) + CELL(2.798 ns) = 9.586 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -184 432 608 -168 "blank" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.223 ns ( 33.62 % ) " "Info: Total cell delay = 3.223 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 66.38 % ) " "Info: Total interconnect delay = 6.363 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.586 ns" { vga_controller:inst2|vc[6] vga_controller:inst2|LessThan3~0 vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.586 ns" { vga_controller:inst2|vc[6] {} vga_controller:inst2|LessThan3~0 {} vga_controller:inst2|blank_proc~1 {} blank {} } { 0.000ns 2.262ns 1.866ns 2.235ns } { 0.000ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { clk clk_div:inst1|frame_clk_div[0] clk_div:inst1|frame_clk_div[0]~clkctrl vga_controller:inst2|vc[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[0] {} clk_div:inst1|frame_clk_div[0]~clkctrl {} vga_controller:inst2|vc[6] {} } { 0.000ns 0.000ns 2.193ns 0.783ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.586 ns" { vga_controller:inst2|vc[6] vga_controller:inst2|LessThan3~0 vga_controller:inst2|blank_proc~1 blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.586 ns" { vga_controller:inst2|vc[6] {} vga_controller:inst2|LessThan3~0 {} vga_controller:inst2|blank_proc~1 {} blank {} } { 0.000ns 2.262ns 1.866ns 2.235ns } { 0.000ns 0.275ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboardVhdl:inst25\|shiftRegSig1\[10\] ps2data clk -0.062 ns register " "Info: th for register \"keyboardVhdl:inst25\|shiftRegSig1\[10\]\" (data pin = \"ps2data\", clock pin = \"clk\") is -0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.171 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -64 -296 -128 -48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.787 ns) 3.979 ns clk_div:inst1\|frame_clk_div\[9\] 2 REG LCFF_X64_Y19_N27 3 " "Info: 2: + IC(2.193 ns) + CELL(0.787 ns) = 3.979 ns; Loc. = LCFF_X64_Y19_N27; Fanout = 3; REG Node = 'clk_div:inst1\|frame_clk_div\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clk clk_div:inst1|frame_clk_div[9] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 4.613 ns clk_div:inst1\|frame_clk_div\[9\]~clkctrl 3 COMB CLKCTRL_G6 41 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 4.613 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_div:inst1\|frame_clk_div\[9\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { clk_div:inst1|frame_clk_div[9] clk_div:inst1|frame_clk_div[9]~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.171 ns keyboardVhdl:inst25\|shiftRegSig1\[10\] 4 REG LCFF_X38_Y32_N21 1 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.171 ns; Loc. = LCFF_X38_Y32_N21; Fanout = 1; REG Node = 'keyboardVhdl:inst25\|shiftRegSig1\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk_div:inst1|frame_clk_div[9]~clkctrl keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.64 % ) " "Info: Total cell delay = 2.323 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.848 ns ( 62.36 % ) " "Info: Total interconnect delay = 3.848 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.171 ns" { clk clk_div:inst1|frame_clk_div[9] clk_div:inst1|frame_clk_div[9]~clkctrl keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.171 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[9] {} clk_div:inst1|frame_clk_div[9]~clkctrl {} keyboardVhdl:inst25|shiftRegSig1[10] {} } { 0.000ns 0.000ns 2.193ns 0.634ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.499 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2data 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2data'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2data } "NODE_NAME" } } { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 440 464 632 456 "ps2data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.149 ns) 6.415 ns keyboardVhdl:inst25\|shiftRegSig1\[10\]~feeder 2 COMB LCCOMB_X38_Y32_N20 1 " "Info: 2: + IC(5.384 ns) + CELL(0.149 ns) = 6.415 ns; Loc. = LCCOMB_X38_Y32_N20; Fanout = 1; COMB Node = 'keyboardVhdl:inst25\|shiftRegSig1\[10\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { ps2data keyboardVhdl:inst25|shiftRegSig1[10]~feeder } "NODE_NAME" } } { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.499 ns keyboardVhdl:inst25\|shiftRegSig1\[10\] 3 REG LCFF_X38_Y32_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.499 ns; Loc. = LCFF_X38_Y32_N21; Fanout = 1; REG Node = 'keyboardVhdl:inst25\|shiftRegSig1\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboardVhdl:inst25|shiftRegSig1[10]~feeder keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 17.16 % ) " "Info: Total cell delay = 1.115 ns ( 17.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.384 ns ( 82.84 % ) " "Info: Total interconnect delay = 5.384 ns ( 82.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.499 ns" { ps2data keyboardVhdl:inst25|shiftRegSig1[10]~feeder keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.499 ns" { ps2data {} ps2data~combout {} keyboardVhdl:inst25|shiftRegSig1[10]~feeder {} keyboardVhdl:inst25|shiftRegSig1[10] {} } { 0.000ns 0.000ns 5.384ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.171 ns" { clk clk_div:inst1|frame_clk_div[9] clk_div:inst1|frame_clk_div[9]~clkctrl keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.171 ns" { clk {} clk~combout {} clk_div:inst1|frame_clk_div[9] {} clk_div:inst1|frame_clk_div[9]~clkctrl {} keyboardVhdl:inst25|shiftRegSig1[10] {} } { 0.000ns 0.000ns 2.193ns 0.634ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.499 ns" { ps2data keyboardVhdl:inst25|shiftRegSig1[10]~feeder keyboardVhdl:inst25|shiftRegSig1[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.499 ns" { ps2data {} ps2data~combout {} keyboardVhdl:inst25|shiftRegSig1[10]~feeder {} keyboardVhdl:inst25|shiftRegSig1[10] {} } { 0.000ns 0.000ns 5.384ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 17:10:31 2012 " "Info: Processing ended: Wed Dec 05 17:10:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
