$date
	Sat Jul 24 00:47:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_instrMem $end
$scope module _instrMem $end
$var wire 22 ! addr [21:0] $end
$var wire 32 " data_out [31:0] $end
$var wire 1 # reset $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
bx "
bx !
$end
#1
1#
#2
b100000000 $
0#
#3
b11111111 "
b0 !
#4
b11111110 "
b1 !
#5
b11111101 "
b10 !
#6
b11111100 "
b11 !
#7
b11111011 "
b100 !
#8
b11111010 "
b101 !
#9
b11111001 "
b110 !
#10
b11111000 "
b111 !
#11
b11110111 "
b1000 !
#12
b0 "
b11111111 !
#13
