$date
	Tue Aug 01 11:21:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module estimulos_sum4bits $end
$var wire 4 ! F [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module U0 $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 & c4 $end
$var wire 1 ' c3 $end
$var wire 1 ( c2 $end
$var wire 1 ) c1 $end
$var wire 4 * F [3:0] $end
$scope module M0 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 ) Cout $end
$var wire 1 - S $end
$upscope $end
$scope module M1 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 ) Cin $end
$var wire 1 ( Cout $end
$var wire 1 0 S $end
$upscope $end
$scope module M2 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 ( Cin $end
$var wire 1 ' Cout $end
$var wire 1 3 S $end
$upscope $end
$scope module M3 $end
$var wire 1 4 A $end
$var wire 1 5 B $end
$var wire 1 ' Cin $end
$var wire 1 & Cout $end
$var wire 1 6 S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
15
04
03
02
01
10
0/
1.
1-
0,
1+
b1011 *
0)
0(
0'
0&
b1000 %
b11 $
b1000 #
b11 "
b1011 !
$end
#50000
13
1(
00
b1100 !
b1100 *
0-
1)
1,
b1001 #
b1001 %
#100000
03
0(
10
1'
b1011 !
b1011 *
1-
0)
0,
12
05
11
b100 #
b100 %
b111 "
b111 $
#150000
