<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>Spice - 标签 - 退思轩</title><link>https://kwang.life/tags/spice/</link><description>Spice - 标签 - 退思轩</description><generator>Hugo -- gohugo.io</generator><language>zh-CN</language><managingEditor>suda.ivywk@gmail.com (Kai Wang)</managingEditor><webMaster>suda.ivywk@gmail.com (Kai Wang)</webMaster><copyright>本作品采用知识共享署名-非商业性使用-相同方式共享 4.0 国际许可协议进行许可</copyright><lastBuildDate>Mon, 27 Jun 2022 17:37:00 +0800</lastBuildDate><atom:link href="https://kwang.life/tags/spice/" rel="self" type="application/rss+xml"/><item><title>Verilog 转 Spice 网表</title><link>https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/</link><pubDate>Mon, 27 Jun 2022 17:37:00 +0800</pubDate><author>作者</author><guid>https://kwang.life/2022/06/verilog-%E8%BD%AC-spice-%E7%BD%91%E8%A1%A8/</guid><description><![CDATA[<p><code>v2lvs</code> 主要用于将 Verilog 网表转成 Spice 网表，一个典型的 <code>v2lvs</code> 例子如下所示。其中，第 2 ~ 3 行为 Verilog 代码输入，第 4 ~ 7 行为 Spice 网表输入，第 8 行为 Spice 网表输出。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-tcl" data-lang="tcl"><span class="line"><span class="cl"><span class="nv">v21vs</span> <span class="o">-</span><span class="mi">64</span> <span class="o">-</span>sn <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-v</span> ..<span class="o">/</span>..<span class="o">/</span>..<span class="o">/</span>..<span class="o">/</span><span class="mi">0</span>UTPUT<span class="o">/</span>TOP_TSCam.pg.v<span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-v</span> .<span class="o">/</span>Pixel.pg.v <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-s</span> <span class="o">/</span>TOOLS<span class="o">/</span>PDK<span class="o">/</span>SMIC<span class="o">/</span>SMIC55LL<span class="o">/</span>SPDK55LL_ULP_09121825_OA_CDS_V1.16_2<span class="o">/</span>smic5511_ulp_09121825_1P8M_6Ic_2TMc_ALPA1_oa_cds_v1.16_2<span class="o">/</span>Calibre<span class="o">/</span>LVS<span class="o">/</span>empty_subckt.sp <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-s</span> <span class="o">/</span>TOOLS<span class="o">/</span>STD_CELL<span class="o">/</span>SMIC-55<span class="o">/</span>SCC55NLL_HD_LVT_V2.0b<span class="o">/</span>SCC55NLL_HD_LVT_V2p0b<span class="o">/</span>cdl<span class="o">/</span>SCC55NLL_HD_LVT_V2p0.cdl <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-s</span> <span class="o">/</span>TOOLS<span class="o">/</span>STD CELL<span class="o">/</span>SMIC-55<span class="o">/</span>I0<span class="o">/</span>SP55NLLD2RP OV3 VOp7<span class="o">/</span><span class="mi">1</span>vs<span class="o">/</span>SP55NLLD2RP_OV3_VOp7.sp <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-s.</span><span class="o">/</span>SPAD.cdl <span class="err">\</span>
</span></span><span class="line"><span class="cl">    <span class="nv">-o</span> TOP_TSCam.cdl
</span></span></code></pre></td></tr></table>
</div>
</div><p>关于 <code>v2lvs</code> 更详细的指令介绍如下所示：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span><span class="lnt">45
</span><span class="lnt">46
</span><span class="lnt">47
</span><span class="lnt">48
</span><span class="lnt">49
</span><span class="lnt">50
</span><span class="lnt">51
</span><span class="lnt">52
</span><span class="lnt">53
</span><span class="lnt">54
</span><span class="lnt">55
</span><span class="lnt">56
</span><span class="lnt">57
</span><span class="lnt">58
</span><span class="lnt">59
</span><span class="lnt">60
</span><span class="lnt">61
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-shell" data-lang="shell"><span class="line"><span class="cl">-a &lt;c1&gt;<span class="o">[</span>&lt;c2&gt;<span class="o">]</span>    : Change array delimiters from the default <span class="s2">&#34;[]&#34;</span>. 
</span></span><span class="line"><span class="cl">                 :     c1 replaces left side <span class="s1">&#39;[&#39;</span>. 
</span></span><span class="line"><span class="cl">                 :     c2 optionally replaces right side <span class="s1">&#39;]&#39;</span>. 
</span></span><span class="line"><span class="cl">-addpin &lt;pin&gt;    : Add &lt;pin&gt; to the signature of any Verilog module that does not have it. 
</span></span><span class="line"><span class="cl">                     Connect &lt;pin&gt; to port &lt;pin&gt; in all instances that <span class="k">do</span> not already have a 
</span></span><span class="line"><span class="cl">                     connection specified. 
</span></span><span class="line"><span class="cl">                     Spice libraries parsed with -lsr and -lsp will not have pins added 
</span></span><span class="line"><span class="cl">                     -addpin is not compatitble with -i. 
</span></span><span class="line"><span class="cl">-b               : Preserve backslash character in escaped identifiers. 
</span></span><span class="line"><span class="cl">-cb              : Prefer CALDRCLVSEVE<span class="o">(</span>Calibre CB<span class="o">)</span> license during license search.      
</span></span><span class="line"><span class="cl">-c &lt;c1&gt;&lt;c2&gt;      : Change illegal spice characters c1 to c2. 
</span></span><span class="line"><span class="cl">-cfg &lt;filename&gt;  : Config file <span class="k">for</span> passing IP blocks related information. This will    
</span></span><span class="line"><span class="cl">                     bring a custom spice file in to the Verilog and call a top level  
</span></span><span class="line"><span class="cl">                     subckt from the Verilog.                                          
</span></span><span class="line"><span class="cl">-e               : Generate empty .SUBCKT statements <span class="o">(</span>no instances are translated<span class="o">)</span>     
</span></span><span class="line"><span class="cl">                     -e is useful <span class="k">for</span> generating <span class="s2">&#34;black box&#34;</span> subcircuits from library files 
</span></span><span class="line"><span class="cl">-h<span class="o">[</span>elp<span class="o">]</span>          : Help.  Prints this message.                                         
</span></span><span class="line"><span class="cl">-i               : Make calls using pins in order <span class="o">(</span>traditional spice<span class="o">)</span> not with <span class="nv">$PINS</span>.  
</span></span><span class="line"><span class="cl">                     For non-Calibre use only, avoid using -i option <span class="k">for</span> LVS.            
</span></span><span class="line"><span class="cl">-ictrace         : Prefer ICTRACE license during license search.                       
</span></span><span class="line"><span class="cl">-incvdir         : Add INCLUDE path <span class="k">for</span> files <span class="sb">`</span>include<span class="err">&#39;</span>ed from verilog files.          
</span></span><span class="line"><span class="cl">-l &lt;filename&gt;    : Defines the Verilog library file name <span class="o">(</span>the library is not translated<span class="o">)</span>.  
</span></span><span class="line"><span class="cl">                     The library file is parsed <span class="k">for</span> interface pin configurations<span class="o">(</span>see -s<span class="o">)</span>.  
</span></span><span class="line"><span class="cl">-lsp &lt;filename&gt;  : Spice library file name, pin mode. The Spice file is parsed <span class="k">for</span>     
</span></span><span class="line"><span class="cl">                     interface configurations. Pins with pin <span class="k">select</span> <span class="o">([])</span> annotation are  
</span></span><span class="line"><span class="cl">                     kept as individual pins using escaped identifiers. See also -lsr and -l. 
</span></span><span class="line"><span class="cl">-lsr &lt;filename&gt;  : Spice library file name, range mode. The Spice file is parsed <span class="k">for</span>   
</span></span><span class="line"><span class="cl">                     interface configurations. Pins with pin <span class="k">select</span> <span class="o">([])</span> annotation are  
</span></span><span class="line"><span class="cl">                     assembled into Verilog ranges. See also -lsp and -l.              
</span></span><span class="line"><span class="cl">-n               : Causes unconnected pins to get numbered connections starting at 1000.   
</span></span><span class="line"><span class="cl">-o &lt;filename&gt;    : Defines the file <span class="k">for</span> the resulting Spice-like netlist to be used in   
</span></span><span class="line"><span class="cl">                     the LVS <span class="o">(</span>layout versus schematic<span class="o">)</span> application. This result will   
</span></span><span class="line"><span class="cl">                     include a translation of the Verilog netlist.                     
</span></span><span class="line"><span class="cl">-s &lt;filename&gt;    : Causes the string .INCLUDE <span class="s2">&#34;filename&#34;</span> to be put at the beginning of   
</span></span><span class="line"><span class="cl">                     the generated spice file <span class="o">(</span>-o<span class="o">)</span>.                                    
</span></span><span class="line"><span class="cl">                     -s does not cause v2lvs to <span class="nb">read</span> the SPICE file <span class="o">(</span>see -lsr and -lsp<span class="o">)</span>.   
</span></span><span class="line"><span class="cl">-s0 &lt;string&gt;     : Default global ground is changed to &lt;string&gt;.                       
</span></span><span class="line"><span class="cl">-s1 &lt;string&gt;     : Default global power is changed to &lt;string&gt;.                        
</span></span><span class="line"><span class="cl">-sk              : <span class="s2">&#34;supply0&#34;</span> and <span class="s2">&#34;supply1&#34;</span> nets are not connected to default power/ground. 
</span></span><span class="line"><span class="cl">-sl              : <span class="s2">&#34;supply0&#34;</span> and <span class="s2">&#34;supply1&#34;</span> nets are not connected to globals.      
</span></span><span class="line"><span class="cl">-sn              : Default power and ground nets are not connected to globals.         
</span></span><span class="line"><span class="cl">-so &lt;filename&gt;   : Filename provides instance or module specific power/ground overrides.   
</span></span><span class="line"><span class="cl">-t &lt;svdb_dir&gt;    : Causes an Calibre/XRC <span class="nb">source</span> template file to be written to an svdb database. 
</span></span><span class="line"><span class="cl">-p &lt;string&gt;      : Defines a prefix to be used <span class="k">for</span> primitive gate instantiations.      
</span></span><span class="line"><span class="cl">-u &lt;string&gt;      : Defines a prefix <span class="k">for</span> the naming of unnamed pins in module instantiations. 
</span></span><span class="line"><span class="cl">-v &lt;filename&gt;    : Defines the Verilog design netlist file name.                       
</span></span><span class="line"><span class="cl">-werror          : Treat Warnings as Errors <span class="o">(</span>-w &lt;n&gt; applies<span class="o">)</span>.                          
</span></span><span class="line"><span class="cl">-w &lt;n&gt;           : Defines a warning messaged level 0-4. <span class="m">2</span> is the default.             
</span></span><span class="line"><span class="cl">                         <span class="m">0</span> - no warnings.                                              
</span></span><span class="line"><span class="cl">                         <span class="m">1</span> - level <span class="m">0</span> + warn skipped modules and multiple declarations of modules. 
</span></span><span class="line"><span class="cl">                         <span class="m">2</span> - level <span class="m">1</span> warnings + calls to undeclared modules.           
</span></span><span class="line"><span class="cl">                         <span class="m">3</span> - level <span class="m">2</span> warnings + called port array width mismatches.    
</span></span><span class="line"><span class="cl">                                             + unsupported compiler directives.        
</span></span><span class="line"><span class="cl">                         <span class="m">4</span> - level <span class="m">3</span> warnings + all ignored constructs.                
</span></span><span class="line"><span class="cl">                           <span class="o">(</span>i.e. delays, charges etc<span class="o">)</span> 
</span></span><span class="line"><span class="cl">-log &lt;filename&gt;  : Defines the log file which contains the error and warning messages.   
</span></span><span class="line"><span class="cl">-undef_mod       : This switch tells v2lvs not to <span class="k">do</span> special handling <span class="k">for</span> undefined modules. 
</span></span><span class="line"><span class="cl">-version         : Show v2lvs version.                                                 
</span></span><span class="line"><span class="cl">-- &lt;a0&gt; &lt;a1&gt; ... : Pass arguments to the TCL script as an <span class="nv">$argv</span> list, access by <span class="s2">&#34;[lindex </span><span class="nv">$argv</span><span class="s2"> </span><span class="nv">$n</span><span class="s2">]&#34;</span>. 
</span></span><span class="line"><span class="cl">                     Only one <span class="s2">&#34;--&#34;</span> switch is allowed. 
</span></span><span class="line"><span class="cl">                     Take care to properly escape special shell characters.
</span></span></code></pre></td></tr></table>
</div>
</div>]]></description></item></channel></rss>