set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {alu6.vo alu6_v.sdo}}
}
