
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004098                       # Number of seconds simulated
sim_ticks                                  4097773000                       # Number of ticks simulated
final_tick                                 4097773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84196                       # Simulator instruction rate (inst/s)
host_op_rate                                   130479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61855299                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    66.25                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2197568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12525828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         536283489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548809317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12525828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12525828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7371809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7371809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7371809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12525828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        536283489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            556181126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000490354250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2248576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4097659000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.031166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.726969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.019119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29599     93.75%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1707      5.41%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90      0.29%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      0.16%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           26      0.08%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      0.05%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31573                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.777778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    355.008943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4703.671261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           25     92.59%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      3.70%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.555556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.527292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     74.07%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     14.81%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2197248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12525828.053432926536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 536205397.419525206089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6981353.042250022292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26450000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1858049500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14918481750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32980.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54112.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31606952.86                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1225737000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1884499500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34887.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53637.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       548.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115067.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113383200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60234240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125871060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            324554580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2563200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       350671410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5595840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        623536440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1726608030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.352776                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3379369500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1125500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2595767000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     14567250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     667293750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    769099500                       # Time in different power states
system.mem_ctrls_1.actEnergy                112133700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59585295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124985700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            321213240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3844800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       347548950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9479520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        623710140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1720658385                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.900855                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3383160000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4338750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2596491000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     24681000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     660063750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    762278500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530271                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530271                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2663                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527083                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1354                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527083                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508117                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18966                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1740                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      826696                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13316                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439195                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            70                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17183                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4097774                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5656382                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530271                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509471                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4021757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5420                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           282                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17142                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1040                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4062629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.163798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.182836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2517962     61.98%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   157174      3.87%     65.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   117740      2.90%     68.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   116751      2.87%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   117952      2.90%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   116544      2.87%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117542      2.89%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   119692      2.95%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   681272     16.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4062629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129405                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.380355                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   486455                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2472687                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    112029                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                988748                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2710                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8768077                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2710                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   582656                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1070705                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2053                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    988637                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1415868                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8757592                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 82214                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1222341                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    597                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17526                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16309137                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20156300                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13390238                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12102                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   131878                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3076346                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534391                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16145                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              110                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8737849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9002363                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               712                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           93991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       137122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4062629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.215896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.446369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              822994     20.26%     20.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              342977      8.44%     28.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              902931     22.23%     50.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1264336     31.12%     82.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              641240     15.78%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               51936      1.28%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22593      0.56%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8658      0.21%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4964      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4062629                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3519      8.32%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.03%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.03%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  38260     90.50%     98.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      1.02%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.04%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2226      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153938     90.58%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1141      0.01%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 178      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  819      0.01%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1008      0.01%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 604      0.01%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                218      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               826484      9.18%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13419      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1506      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            390      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9002363                       # Type of FU issued
system.cpu.iq.rate                           2.196891                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       42277                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004696                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22099805                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8821537                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8691334                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10539                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10420                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4725                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9037149                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5265                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2401                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14132                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6391                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        297618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2710                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42983                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3508                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8737929                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                98                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534391                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16145                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    608                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            678                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2704                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3382                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8996956                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                826676                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5407                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       839990                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518410                       # Number of branches executed
system.cpu.iew.exec_stores                      13314                       # Number of stores executed
system.cpu.iew.exec_rate                     2.195572                       # Inst execution rate
system.cpu.iew.wb_sent                        8697463                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8696059                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7935178                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14543252                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.122142                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545626                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           94070                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2680                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4048487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.135103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.406141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2528821     62.46%     62.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       486454     12.02%     74.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7310      0.18%     74.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7883      0.19%     74.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3476      0.09%     74.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2624      0.06%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1080      0.03%     75.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1002      0.02%     75.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009837     24.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4048487                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009837                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11776657                       # The number of ROB reads
system.cpu.rob.rob_writes                    17490330                       # The number of ROB writes
system.cpu.timesIdled                             473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.734655                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.734655                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.361182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.361182                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13881267                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162129                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7456                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3955                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100896                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068194                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1881395                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           945.609671                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.076118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   945.609671                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          957                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.934570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4782487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4782487                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28310                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9316                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37626                       # number of overall hits
system.cpu.dcache.overall_hits::total           37626                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497958                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497958                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498396                       # number of overall misses
system.cpu.dcache.overall_misses::total        498396                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16741174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16741174000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46404000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46404000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16787578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16787578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16787578000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16787578000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536022                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.946206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.946206                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044905                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.929805                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.929805                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.929805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.929805                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33619.650653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33619.650653                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105945.205479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105945.205479                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33683.211743                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33683.211743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33683.211743                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33683.211743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3610937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            471913                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.651701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          522                       # number of writebacks
system.cpu.dcache.writebacks::total               522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4080                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4085                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4085                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4085                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494311                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15418825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15418825000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45123000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15463948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15463948000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15463948000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15463948000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.938453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.938453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.922184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.922184                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.922184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.922184                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31219.906536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31219.906536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104210.161663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104210.161663                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31283.843572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31283.843572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31283.843572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31283.843572                       # average overall mshr miss latency
system.cpu.dcache.replacements                 246677                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           689.122442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.735547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   689.122442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35097                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16045                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16045                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16045                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16045                       # number of overall hits
system.cpu.icache.overall_hits::total           16045                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1097                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1097                       # number of overall misses
system.cpu.icache.overall_misses::total          1097                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108576999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108576999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108576999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108576999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108576999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108576999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17142                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17142                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17142                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17142                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17142                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063995                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063995                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98976.298086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98976.298086                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98976.298086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98976.298086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98976.298086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98976.298086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           85                       # number of writebacks
system.cpu.icache.writebacks::total                85                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          813                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          813                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86333999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86333999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86333999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86333999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86333999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86333999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047427                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106191.880689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106191.880689                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106191.880689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106191.880689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106191.880689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106191.880689                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27358.410041                       # Cycle average of tags in use
system.l2.tags.total_refs                      988556                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.111929                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.016655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.963937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27156.429449                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.828748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.834912                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7943613                       # Number of tag accesses
system.l2.tags.data_accesses                  7943613                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              522                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           84                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               84                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459965                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459974                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459985                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459974                       # number of overall hits
system.l2.overall_hits::total                  459985                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33913                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34337                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             34337                       # number of overall misses
system.l2.overall_misses::total                 35139                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43604000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83645000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83645000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4273798000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4273798000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4317402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4401047000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83645000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4317402000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4401047000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           84                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           84                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495124                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495124                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.979215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979215                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986470                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068667                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070970                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102839.622642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102839.622642                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104295.511222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104295.511222                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126022.410285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126022.410285                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104295.511222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125736.144684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125246.791314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104295.511222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125736.144684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125246.791314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33913                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35139                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35139                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3595538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3595538000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3630662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3698267000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3630662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3698267000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.979215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068667                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070970                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82839.622642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82839.622642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84295.511222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84295.511222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106022.410285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106022.410285                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84295.511222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105736.144684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105246.791314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84295.511222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105736.144684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105246.791314                       # average overall mshr miss latency
system.l2.replacements                           2397                       # number of replacements
system.membus.snoop_filter.tot_requests         36836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1225                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34715                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2279104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2279104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2279104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35139                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38724000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196927000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       988563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       493441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4097773000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           85                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493878                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1481976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1483687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31669312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31726784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2397                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496813     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    708      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          989777000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2439000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1482933000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
