Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jul  3 11:28:23 2025
| Host         : LAPTOP-CAS82I5M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_motor_control_control_sets_placed.rpt
| Design       : top_motor_control
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             288 |          102 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              65 |           33 |
| Yes          | No                    | Yes                    |             830 |          268 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+-------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal                |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------+-------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/E[0]                              | u_pid1/CPU_RESETN |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_enc_tx/tx_counter[4]_i_1_n_0              | u_pid1/CPU_RESETN |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data[7]_i_1_n_0                   | u_pid1/CPU_RESETN |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_1[0]               | u_pid1/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_6[0]               | u_pid1/CPU_RESETN |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_enc_tx/E[0]                               | u_pid1/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | u_enc_tx/uart_tx_valid0_out                 | u_pid1/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/FSM_sequential_rx_state_reg[0][0] | u_pid1/CPU_RESETN |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart_tx/tx_byte                           | u_pid1/CPU_RESETN |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[0]_1[0]           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[0]_2[0]           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[1][0]             | u_pid1/CPU_RESETN |                9 |             16 |         1.78 |
|  CLK100MHZ_IBUF_BUFG | u_enc1/position[0]_i_1__0_n_0               | u_pid1/CPU_RESETN |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_enc1/rpm[15]_i_1__0_n_0                   | u_pid1/CPU_RESETN |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/clk_cnt                           | u_pid1/CPU_RESETN |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[0]_0[0]           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[3]_1[0]           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[1]_0[0]           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_4[0]               | u_pid1/CPU_RESETN |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_2[0]               | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_5[0]               | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_3[0]               | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/motor_id_temp_reg[0][0]           | u_pid1/CPU_RESETN |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/data_valid_reg_0[0]               | u_pid1/CPU_RESETN |                8 |             16 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart_tx/clk_cnt                           | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_uart_tx/busy_reg_3                        | u_pid1/CPU_RESETN |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_uart_rx/current_cmd_reg[3][0]             | u_pid1/CPU_RESETN |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_enc0/rpm[15]_i_1_n_0                      | u_pid1/CPU_RESETN |               11 |             16 |         1.45 |
|  CLK100MHZ_IBUF_BUFG | u_enc0/sel                                  | u_pid1/CPU_RESETN |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_pwm0/sel                                  | u_pid1/CPU_RESETN |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_pwm1/sel                                  | u_pid1/CPU_RESETN |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_enc_tx/p_10_in                            | u_pid1/CPU_RESETN |                6 |             25 |         4.17 |
|  CLK100MHZ_IBUF_BUFG | u_enc1/pulse_counter[0]_i_1__0_n_0          | u_pid1/CPU_RESETN |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | u_enc0/pulse_counter[0]_i_1_n_0             | u_pid1/CPU_RESETN |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | u_pid0/integral[31]_i_1_n_0                 | u_pid1/CPU_RESETN |               24 |             65 |         2.71 |
|  CLK100MHZ_IBUF_BUFG | u_pid1/integral[31]_i_1__0_n_0              | u_pid1/CPU_RESETN |               22 |             65 |         2.95 |
|  CLK100MHZ_IBUF_BUFG | u_enc_tx/tx_data_array[0][0]_i_1_n_0        |                   |               33 |             65 |         1.97 |
|  CLK100MHZ_IBUF_BUFG | u_pid0/error_prev                           | u_pid1/CPU_RESETN |               18 |             97 |         5.39 |
|  CLK100MHZ_IBUF_BUFG | u_pid1/error_prev                           | u_pid1/CPU_RESETN |               19 |             97 |         5.11 |
|  CLK100MHZ_IBUF_BUFG |                                             | u_pid1/CPU_RESETN |              102 |            288 |         2.82 |
+----------------------+---------------------------------------------+-------------------+------------------+----------------+--------------+


