
self-balancing-robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c068  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  0800c238  0800c238  0000d238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c61c  0800c61c  0000e590  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c61c  0800c61c  0000d61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c624  0800c624  0000e590  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c624  0800c624  0000d624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c628  0800c628  0000d628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000590  20000000  0800c62c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e0  20000590  0800cbbc  0000e590  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c70  0800cbbc  0000ec70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e590  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b07c  00000000  00000000  0000e5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004473  00000000  00000000  0002963c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  0002dab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001142  00000000  00000000  0002f0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027ae1  00000000  00000000  00030222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020058  00000000  00000000  00057d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5294  00000000  00000000  00077d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015cfef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c60  00000000  00000000  0015d034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  00163c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000590 	.word	0x20000590
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c220 	.word	0x0800c220

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000594 	.word	0x20000594
 800020c:	0800c220 	.word	0x0800c220

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cfc:	f000 b988 	b.w	8001010 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	468e      	mov	lr, r1
 8000d20:	4604      	mov	r4, r0
 8000d22:	4688      	mov	r8, r1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d14a      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d28:	428a      	cmp	r2, r1
 8000d2a:	4617      	mov	r7, r2
 8000d2c:	d962      	bls.n	8000df4 <__udivmoddi4+0xdc>
 8000d2e:	fab2 f682 	clz	r6, r2
 8000d32:	b14e      	cbz	r6, 8000d48 <__udivmoddi4+0x30>
 8000d34:	f1c6 0320 	rsb	r3, r6, #32
 8000d38:	fa01 f806 	lsl.w	r8, r1, r6
 8000d3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d40:	40b7      	lsls	r7, r6
 8000d42:	ea43 0808 	orr.w	r8, r3, r8
 8000d46:	40b4      	lsls	r4, r6
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	fa1f fc87 	uxth.w	ip, r7
 8000d50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d54:	0c23      	lsrs	r3, r4, #16
 8000d56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x62>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d6c:	f080 80ea 	bcs.w	8000f44 <__udivmoddi4+0x22c>
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f240 80e7 	bls.w	8000f44 <__udivmoddi4+0x22c>
 8000d76:	3902      	subs	r1, #2
 8000d78:	443b      	add	r3, r7
 8000d7a:	1a9a      	subs	r2, r3, r2
 8000d7c:	b2a3      	uxth	r3, r4
 8000d7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8e:	459c      	cmp	ip, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x8e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d98:	f080 80d6 	bcs.w	8000f48 <__udivmoddi4+0x230>
 8000d9c:	459c      	cmp	ip, r3
 8000d9e:	f240 80d3 	bls.w	8000f48 <__udivmoddi4+0x230>
 8000da2:	443b      	add	r3, r7
 8000da4:	3802      	subs	r0, #2
 8000da6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000daa:	eba3 030c 	sub.w	r3, r3, ip
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa2>
 8000db2:	40f3      	lsrs	r3, r6
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xb6>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb0>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa2>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x14c>
 8000dd6:	4573      	cmp	r3, lr
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xc8>
 8000dda:	4282      	cmp	r2, r0
 8000ddc:	f200 8105 	bhi.w	8000fea <__udivmoddi4+0x2d2>
 8000de0:	1a84      	subs	r4, r0, r2
 8000de2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	4690      	mov	r8, r2
 8000dea:	2d00      	cmp	r5, #0
 8000dec:	d0e5      	beq.n	8000dba <__udivmoddi4+0xa2>
 8000dee:	e9c5 4800 	strd	r4, r8, [r5]
 8000df2:	e7e2      	b.n	8000dba <__udivmoddi4+0xa2>
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f000 8090 	beq.w	8000f1a <__udivmoddi4+0x202>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	2e00      	cmp	r6, #0
 8000e00:	f040 80a4 	bne.w	8000f4c <__udivmoddi4+0x234>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	0c03      	lsrs	r3, r0, #16
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	b280      	uxth	r0, r0
 8000e0e:	b2bc      	uxth	r4, r7
 8000e10:	2101      	movs	r1, #1
 8000e12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x11e>
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e2c:	d202      	bcs.n	8000e34 <__udivmoddi4+0x11c>
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	f200 80e0 	bhi.w	8000ff4 <__udivmoddi4+0x2dc>
 8000e34:	46c4      	mov	ip, r8
 8000e36:	1a9b      	subs	r3, r3, r2
 8000e38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e44:	fb02 f404 	mul.w	r4, r2, r4
 8000e48:	429c      	cmp	r4, r3
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x144>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x142>
 8000e54:	429c      	cmp	r4, r3
 8000e56:	f200 80ca 	bhi.w	8000fee <__udivmoddi4+0x2d6>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	1b1b      	subs	r3, r3, r4
 8000e5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x98>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa0e f401 	lsl.w	r4, lr, r1
 8000e74:	fa20 f306 	lsr.w	r3, r0, r6
 8000e78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e80:	4323      	orrs	r3, r4
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	fa1f fc87 	uxth.w	ip, r7
 8000e8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e8e:	0c1c      	lsrs	r4, r3, #16
 8000e90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d909      	bls.n	8000eb8 <__udivmoddi4+0x1a0>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eaa:	f080 809c 	bcs.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eae:	45a6      	cmp	lr, r4
 8000eb0:	f240 8099 	bls.w	8000fe6 <__udivmoddi4+0x2ce>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	eba4 040e 	sub.w	r4, r4, lr
 8000ebc:	fa1f fe83 	uxth.w	lr, r3
 8000ec0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ec4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ecc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed0:	45a4      	cmp	ip, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x1ce>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000eda:	f080 8082 	bcs.w	8000fe2 <__udivmoddi4+0x2ca>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d97f      	bls.n	8000fe2 <__udivmoddi4+0x2ca>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eea:	eba4 040c 	sub.w	r4, r4, ip
 8000eee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ef2:	4564      	cmp	r4, ip
 8000ef4:	4673      	mov	r3, lr
 8000ef6:	46e1      	mov	r9, ip
 8000ef8:	d362      	bcc.n	8000fc0 <__udivmoddi4+0x2a8>
 8000efa:	d05f      	beq.n	8000fbc <__udivmoddi4+0x2a4>
 8000efc:	b15d      	cbz	r5, 8000f16 <__udivmoddi4+0x1fe>
 8000efe:	ebb8 0203 	subs.w	r2, r8, r3
 8000f02:	eb64 0409 	sbc.w	r4, r4, r9
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f0e:	431e      	orrs	r6, r3
 8000f10:	40cc      	lsrs	r4, r1
 8000f12:	e9c5 6400 	strd	r6, r4, [r5]
 8000f16:	2100      	movs	r1, #0
 8000f18:	e74f      	b.n	8000dba <__udivmoddi4+0xa2>
 8000f1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f1e:	0c01      	lsrs	r1, r0, #16
 8000f20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f24:	b280      	uxth	r0, r0
 8000f26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f2a:	463b      	mov	r3, r7
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	463c      	mov	r4, r7
 8000f30:	46b8      	mov	r8, r7
 8000f32:	46be      	mov	lr, r7
 8000f34:	2620      	movs	r6, #32
 8000f36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f3a:	eba2 0208 	sub.w	r2, r2, r8
 8000f3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f42:	e766      	b.n	8000e12 <__udivmoddi4+0xfa>
 8000f44:	4601      	mov	r1, r0
 8000f46:	e718      	b.n	8000d7a <__udivmoddi4+0x62>
 8000f48:	4610      	mov	r0, r2
 8000f4a:	e72c      	b.n	8000da6 <__udivmoddi4+0x8e>
 8000f4c:	f1c6 0220 	rsb	r2, r6, #32
 8000f50:	fa2e f302 	lsr.w	r3, lr, r2
 8000f54:	40b7      	lsls	r7, r6
 8000f56:	40b1      	lsls	r1, r6
 8000f58:	fa20 f202 	lsr.w	r2, r0, r2
 8000f5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f60:	430a      	orrs	r2, r1
 8000f62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f66:	b2bc      	uxth	r4, r7
 8000f68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f72:	fb08 f904 	mul.w	r9, r8, r4
 8000f76:	40b0      	lsls	r0, r6
 8000f78:	4589      	cmp	r9, r1
 8000f7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f7e:	b280      	uxth	r0, r0
 8000f80:	d93e      	bls.n	8001000 <__udivmoddi4+0x2e8>
 8000f82:	1879      	adds	r1, r7, r1
 8000f84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f88:	d201      	bcs.n	8000f8e <__udivmoddi4+0x276>
 8000f8a:	4589      	cmp	r9, r1
 8000f8c:	d81f      	bhi.n	8000fce <__udivmoddi4+0x2b6>
 8000f8e:	eba1 0109 	sub.w	r1, r1, r9
 8000f92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f96:	fb09 f804 	mul.w	r8, r9, r4
 8000f9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa4:	4542      	cmp	r2, r8
 8000fa6:	d229      	bcs.n	8000ffc <__udivmoddi4+0x2e4>
 8000fa8:	18ba      	adds	r2, r7, r2
 8000faa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fae:	d2c4      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d2c2      	bcs.n	8000f3a <__udivmoddi4+0x222>
 8000fb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fb8:	443a      	add	r2, r7
 8000fba:	e7be      	b.n	8000f3a <__udivmoddi4+0x222>
 8000fbc:	45f0      	cmp	r8, lr
 8000fbe:	d29d      	bcs.n	8000efc <__udivmoddi4+0x1e4>
 8000fc0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fc4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fc8:	3801      	subs	r0, #1
 8000fca:	46e1      	mov	r9, ip
 8000fcc:	e796      	b.n	8000efc <__udivmoddi4+0x1e4>
 8000fce:	eba7 0909 	sub.w	r9, r7, r9
 8000fd2:	4449      	add	r1, r9
 8000fd4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fd8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fdc:	fb09 f804 	mul.w	r8, r9, r4
 8000fe0:	e7db      	b.n	8000f9a <__udivmoddi4+0x282>
 8000fe2:	4673      	mov	r3, lr
 8000fe4:	e77f      	b.n	8000ee6 <__udivmoddi4+0x1ce>
 8000fe6:	4650      	mov	r0, sl
 8000fe8:	e766      	b.n	8000eb8 <__udivmoddi4+0x1a0>
 8000fea:	4608      	mov	r0, r1
 8000fec:	e6fd      	b.n	8000dea <__udivmoddi4+0xd2>
 8000fee:	443b      	add	r3, r7
 8000ff0:	3a02      	subs	r2, #2
 8000ff2:	e733      	b.n	8000e5c <__udivmoddi4+0x144>
 8000ff4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff8:	443b      	add	r3, r7
 8000ffa:	e71c      	b.n	8000e36 <__udivmoddi4+0x11e>
 8000ffc:	4649      	mov	r1, r9
 8000ffe:	e79c      	b.n	8000f3a <__udivmoddi4+0x222>
 8001000:	eba1 0109 	sub.w	r1, r1, r9
 8001004:	46c4      	mov	ip, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c4      	b.n	8000f9a <__udivmoddi4+0x282>

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800101a:	463b      	mov	r3, r7
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001028:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <MX_ADC1_Init+0x9c>)
 800102a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800102c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <MX_ADC1_Init+0x98>)
 800102e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001032:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001034:	4b1d      	ldr	r3, [pc, #116]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <MX_ADC1_Init+0x98>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001042:	2200      	movs	r2, #0
 8001044:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800104e:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001050:	2200      	movs	r2, #0
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001054:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001056:	4a17      	ldr	r2, [pc, #92]	@ (80010b4 <MX_ADC1_Init+0xa0>)
 8001058:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <MX_ADC1_Init+0x98>)
 800105c:	2200      	movs	r2, #0
 800105e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001060:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001062:	2201      	movs	r2, #1
 8001064:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001070:	2201      	movs	r2, #1
 8001072:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001074:	480d      	ldr	r0, [pc, #52]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001076:	f003 f811 	bl	800409c <HAL_ADC_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001080:	f000 fbb7 	bl	80017f2 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001084:	2309      	movs	r3, #9
 8001086:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001088:	2301      	movs	r3, #1
 800108a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	@ (80010ac <MX_ADC1_Init+0x98>)
 8001096:	f003 f9e3 	bl	8004460 <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010a0:	f000 fba7 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200005ac 	.word	0x200005ac
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	@ 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a17      	ldr	r2, [pc, #92]	@ (8001134 <HAL_ADC_MspInit+0x7c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d127      	bne.n	800112a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e2:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ea:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <HAL_ADC_MspInit+0x80>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = BAT_ADC_Pin;
 8001112:	2302      	movs	r3, #2
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BAT_ADC_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	4805      	ldr	r0, [pc, #20]	@ (800113c <HAL_ADC_MspInit+0x84>)
 8001126:	f004 f8d7 	bl	80052d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800112a:	bf00      	nop
 800112c:	3728      	adds	r7, #40	@ 0x28
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40012000 	.word	0x40012000
 8001138:	40023800 	.word	0x40023800
 800113c:	40020400 	.word	0x40020400

08001140 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <MX_DMA_Init+0x3c>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a0b      	ldr	r2, [pc, #44]	@ (800117c <MX_DMA_Init+0x3c>)
 8001150:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <MX_DMA_Init+0x3c>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	200b      	movs	r0, #11
 8001168:	f003 fc83 	bl	8004a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800116c:	200b      	movs	r0, #11
 800116e:	f003 fc9c 	bl	8004aaa <HAL_NVIC_EnableIRQ>

}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800

08001180 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]
 800119a:	4b73      	ldr	r3, [pc, #460]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a72      	ldr	r2, [pc, #456]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b70      	ldr	r3, [pc, #448]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	4b6c      	ldr	r3, [pc, #432]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a6b      	ldr	r2, [pc, #428]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b69      	ldr	r3, [pc, #420]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	4b65      	ldr	r3, [pc, #404]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a64      	ldr	r2, [pc, #400]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b62      	ldr	r3, [pc, #392]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a5d      	ldr	r2, [pc, #372]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b57      	ldr	r3, [pc, #348]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a56      	ldr	r2, [pc, #344]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 8001210:	f043 0308 	orr.w	r3, r3, #8
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b54      	ldr	r3, [pc, #336]	@ (8001368 <MX_GPIO_Init+0x1e8>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f003 0308 	and.w	r3, r3, #8
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_DIR_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	2130      	movs	r1, #48	@ 0x30
 8001226:	4851      	ldr	r0, [pc, #324]	@ (800136c <MX_GPIO_Init+0x1ec>)
 8001228:	f004 fade 	bl	80057e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M2_DIR_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 800122c:	2200      	movs	r2, #0
 800122e:	2111      	movs	r1, #17
 8001230:	484f      	ldr	r0, [pc, #316]	@ (8001370 <MX_GPIO_Init+0x1f0>)
 8001232:	f004 fad9 	bl	80057e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BTN2_GPIO_Port, LED_BTN2_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800123c:	484d      	ldr	r0, [pc, #308]	@ (8001374 <MX_GPIO_Init+0x1f4>)
 800123e:	f004 fad3 	bl	80057e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001242:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001248:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800124c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	4619      	mov	r1, r3
 8001258:	4846      	ldr	r0, [pc, #280]	@ (8001374 <MX_GPIO_Init+0x1f4>)
 800125a:	f004 f83d 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC6 PC7 PC8 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800125e:	f641 53dd 	movw	r3, #7645	@ 0x1ddd
 8001262:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001264:	2303      	movs	r3, #3
 8001266:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800126c:	f107 0314 	add.w	r3, r7, #20
 8001270:	4619      	mov	r1, r3
 8001272:	4840      	ldr	r0, [pc, #256]	@ (8001374 <MX_GPIO_Init+0x1f4>)
 8001274:	f004 f830 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_DIR_Pin LD2_Pin */
  GPIO_InitStruct.Pin = M1_DIR_Pin|LD2_Pin;
 8001278:	2330      	movs	r3, #48	@ 0x30
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127c:	2301      	movs	r3, #1
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001284:	2300      	movs	r3, #0
 8001286:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4619      	mov	r1, r3
 800128e:	4837      	ldr	r0, [pc, #220]	@ (800136c <MX_GPIO_Init+0x1ec>)
 8001290:	f004 f822 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8001294:	2320      	movs	r3, #32
 8001296:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001298:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800129c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129e:	2301      	movs	r3, #1
 80012a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4619      	mov	r1, r3
 80012a8:	4832      	ldr	r0, [pc, #200]	@ (8001374 <MX_GPIO_Init+0x1f4>)
 80012aa:	f004 f815 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_DIR_Pin */
  GPIO_InitStruct.Pin = M2_DIR_Pin;
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M2_DIR_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	482a      	ldr	r0, [pc, #168]	@ (8001370 <MX_GPIO_Init+0x1f0>)
 80012c6:	f004 f807 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80012ca:	f24f 0324 	movw	r3, #61476	@ 0xf024
 80012ce:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d0:	2303      	movs	r3, #3
 80012d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	4824      	ldr	r0, [pc, #144]	@ (8001370 <MX_GPIO_Init+0x1f0>)
 80012e0:	f003 fffa 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BTN2_Pin */
  GPIO_InitStruct.Pin = LED_BTN2_Pin;
 80012e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BTN2_GPIO_Port, &GPIO_InitStruct);
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	4619      	mov	r1, r3
 80012fc:	481d      	ldr	r0, [pc, #116]	@ (8001374 <MX_GPIO_Init+0x1f4>)
 80012fe:	f003 ffeb 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001302:	f44f 431f 	mov.w	r3, #40704	@ 0x9f00
 8001306:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001308:	2303      	movs	r3, #3
 800130a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	4815      	ldr	r0, [pc, #84]	@ (800136c <MX_GPIO_Init+0x1ec>)
 8001318:	f003 ffde 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800131c:	2304      	movs	r3, #4
 800131e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001320:	2303      	movs	r3, #3
 8001322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	4619      	mov	r1, r3
 800132e:	4812      	ldr	r0, [pc, #72]	@ (8001378 <MX_GPIO_Init+0x1f8>)
 8001330:	f003 ffd2 	bl	80052d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_CS_Pin */
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8001334:	2310      	movs	r3, #16
 8001336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001338:	2301      	movs	r3, #1
 800133a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	2303      	movs	r3, #3
 8001342:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4619      	mov	r1, r3
 800134a:	4809      	ldr	r0, [pc, #36]	@ (8001370 <MX_GPIO_Init+0x1f0>)
 800134c:	f003 ffc4 	bl	80052d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2100      	movs	r1, #0
 8001354:	2017      	movs	r0, #23
 8001356:	f003 fb8c 	bl	8004a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800135a:	2017      	movs	r0, #23
 800135c:	f003 fba5 	bl	8004aaa <HAL_NVIC_EnableIRQ>

}
 8001360:	bf00      	nop
 8001362:	3728      	adds	r7, #40	@ 0x28
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40023800 	.word	0x40023800
 800136c:	40020000 	.word	0x40020000
 8001370:	40020400 	.word	0x40020400
 8001374:	40020800 	.word	0x40020800
 8001378:	40020c00 	.word	0x40020c00

0800137c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001380:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <MX_I2C1_Init+0x50>)
 8001382:	4a13      	ldr	r2, [pc, #76]	@ (80013d0 <MX_I2C1_Init+0x54>)
 8001384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001386:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <MX_I2C1_Init+0x50>)
 8001388:	4a12      	ldr	r2, [pc, #72]	@ (80013d4 <MX_I2C1_Init+0x58>)
 800138a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <MX_I2C1_Init+0x50>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <MX_I2C1_Init+0x50>)
 8001394:	2200      	movs	r2, #0
 8001396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_I2C1_Init+0x50>)
 800139a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800139e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <MX_I2C1_Init+0x50>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_I2C1_Init+0x50>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <MX_I2C1_Init+0x50>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_I2C1_Init+0x50>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013b8:	4804      	ldr	r0, [pc, #16]	@ (80013cc <MX_I2C1_Init+0x50>)
 80013ba:	f004 fa61 	bl	8005880 <HAL_I2C_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013c4:	f000 fa15 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200005f4 	.word	0x200005f4
 80013d0:	40005400 	.word	0x40005400
 80013d4:	000186a0 	.word	0x000186a0

080013d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	@ 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a30      	ldr	r2, [pc, #192]	@ (80014b8 <HAL_I2C_MspInit+0xe0>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d15a      	bne.n	80014b0 <HAL_I2C_MspInit+0xd8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
 80013fe:	4b2f      	ldr	r3, [pc, #188]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a2e      	ldr	r2, [pc, #184]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b2c      	ldr	r3, [pc, #176]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8001416:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800141a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800141c:	2312      	movs	r3, #18
 800141e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001424:	2303      	movs	r3, #3
 8001426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001428:	2304      	movs	r3, #4
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	4619      	mov	r1, r3
 8001432:	4823      	ldr	r0, [pc, #140]	@ (80014c0 <HAL_I2C_MspInit+0xe8>)
 8001434:	f003 ff50 	bl	80052d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	4a1e      	ldr	r2, [pc, #120]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 8001442:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001446:	6413      	str	r3, [r2, #64]	@ 0x40
 8001448:	4b1c      	ldr	r3, [pc, #112]	@ (80014bc <HAL_I2C_MspInit+0xe4>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001454:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001456:	4a1c      	ldr	r2, [pc, #112]	@ (80014c8 <HAL_I2C_MspInit+0xf0>)
 8001458:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800145a:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 800145c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001460:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001462:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001470:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001474:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001476:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001484:	2200      	movs	r2, #0
 8001486:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001488:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 800148a:	2200      	movs	r2, #0
 800148c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800148e:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001490:	2200      	movs	r2, #0
 8001492:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001494:	480b      	ldr	r0, [pc, #44]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 8001496:	f003 fb23 	bl	8004ae0 <HAL_DMA_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 80014a0:	f000 f9a7 	bl	80017f2 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a07      	ldr	r2, [pc, #28]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 80014a8:	639a      	str	r2, [r3, #56]	@ 0x38
 80014aa:	4a06      	ldr	r2, [pc, #24]	@ (80014c4 <HAL_I2C_MspInit+0xec>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014b0:	bf00      	nop
 80014b2:	3728      	adds	r7, #40	@ 0x28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40005400 	.word	0x40005400
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020400 	.word	0x40020400
 80014c4:	20000648 	.word	0x20000648
 80014c8:	40026010 	.word	0x40026010

080014cc <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001510 <HAL_I2C_MspDeInit+0x44>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d114      	bne.n	8001508 <HAL_I2C_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80014de:	4b0d      	ldr	r3, [pc, #52]	@ (8001514 <HAL_I2C_MspDeInit+0x48>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001514 <HAL_I2C_MspDeInit+0x48>)
 80014e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80014e8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(IMU_SCL_GPIO_Port, IMU_SCL_Pin);
 80014ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ee:	480a      	ldr	r0, [pc, #40]	@ (8001518 <HAL_I2C_MspDeInit+0x4c>)
 80014f0:	f004 f886 	bl	8005600 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(IMU_SDA_GPIO_Port, IMU_SDA_Pin);
 80014f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <HAL_I2C_MspDeInit+0x4c>)
 80014fa:	f004 f881 	bl	8005600 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001502:	4618      	mov	r0, r3
 8001504:	f003 fb9a 	bl	8004c3c <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40005400 	.word	0x40005400
 8001514:	40023800 	.word	0x40023800
 8001518:	40020400 	.word	0x40020400

0800151c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001524:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001528:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	2b00      	cmp	r3, #0
 8001532:	d013      	beq.n	800155c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001534:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001538:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800153c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001540:	2b00      	cmp	r3, #0
 8001542:	d00b      	beq.n	800155c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001544:	e000      	b.n	8001548 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001546:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001548:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d0f9      	beq.n	8001546 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001552:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800155c:	687b      	ldr	r3, [r7, #4]
}
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
	...

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001572:	f002 fcfd 	bl	8003f70 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001576:	f000 f863 	bl	8001640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157a:	f7ff fe01 	bl	8001180 <MX_GPIO_Init>
  MX_DMA_Init();
 800157e:	f7ff fddf 	bl	8001140 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001582:	f000 fe9d 	bl	80022c0 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8001586:	f000 fbe7 	bl	8001d58 <MX_TIM4_Init>
  MX_TIM6_Init();
 800158a:	f000 fc93 	bl	8001eb4 <MX_TIM6_Init>
  MX_SPI2_Init();
 800158e:	f000 f937 	bl	8001800 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001592:	f000 fb35 	bl	8001c00 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001596:	f000 fcc3 	bl	8001f20 <MX_TIM7_Init>
  MX_TIM3_Init();
 800159a:	f000 fb89 	bl	8001cb0 <MX_TIM3_Init>
  MX_TIM5_Init();
 800159e:	f000 fc2f 	bl	8001e00 <MX_TIM5_Init>
  MX_ADC1_Init();
 80015a2:	f7ff fd37 	bl	8001014 <MX_ADC1_Init>
  MX_I2C1_Init();
 80015a6:	f7ff fee9 	bl	800137c <MX_I2C1_Init>
  MX_TIM10_Init();
 80015aa:	f000 fcef 	bl	8001f8c <MX_TIM10_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_Delay(50);
 80015ae:	2032      	movs	r0, #50	@ 0x32
 80015b0:	f002 fd50 	bl	8004054 <HAL_Delay>
  Robot_init();
 80015b4:	f001 fa6c 	bl	8002a90 <Robot_init>
//  MAX72_Add_Data(&display, &data);

//  display_data_t data2 = {&encoder_l.speed, PRINT_FLOAT, MINIDIGITS, DISPLAY_TYPE_FLOAT, 3};
//  MAX72_Add_Data(&display, &data2);

  display_data_t data3 = {&imu.wz, PRINT_FLOAT, MINIDIGITS, DISPLAY_TYPE_FLOAT, 3};
 80015b8:	4a1c      	ldr	r2, [pc, #112]	@ (800162c <main+0xc0>)
 80015ba:	463b      	mov	r3, r7
 80015bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c0:	e883 0003 	stmia.w	r3, {r0, r1}
  MAX72_Add_Data(&display, &data3);
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4819      	ldr	r0, [pc, #100]	@ (8001630 <main+0xc4>)
 80015ca:	f001 fcc6 	bl	8002f5a <MAX72_Add_Data>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  static uint8_t last_cnt = 255;
	  if (last_cnt != tim6_update_cnt) { // Update every 100ms
 80015ce:	4b19      	ldr	r3, [pc, #100]	@ (8001634 <main+0xc8>)
 80015d0:	781a      	ldrb	r2, [r3, #0]
 80015d2:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <main+0xcc>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d0f9      	beq.n	80015ce <main+0x62>
	      last_cnt = tim6_update_cnt;
 80015da:	4b17      	ldr	r3, [pc, #92]	@ (8001638 <main+0xcc>)
 80015dc:	781a      	ldrb	r2, [r3, #0]
 80015de:	4b15      	ldr	r3, [pc, #84]	@ (8001634 <main+0xc8>)
 80015e0:	701a      	strb	r2, [r3, #0]

	      //TODO Activate
//	      PowerModule_update_data(&power_module);

	      if (tim6_update_cnt % 5 == 0) { // Update every 500ms
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <main+0xcc>)
 80015e4:	781a      	ldrb	r2, [r3, #0]
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <main+0xd0>)
 80015e8:	fba3 1302 	umull	r1, r3, r3, r2
 80015ec:	0899      	lsrs	r1, r3, #2
 80015ee:	460b      	mov	r3, r1
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	440b      	add	r3, r1
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d114      	bne.n	8001626 <main+0xba>
	    	  // Display refresh data
	    	  MAX72_Update_Data(&display);
 80015fc:	480c      	ldr	r0, [pc, #48]	@ (8001630 <main+0xc4>)
 80015fe:	f001 fcd7 	bl	8002fb0 <MAX72_Update_Data>

	    	  if (tim6_update_cnt % 10 == 0) { // Every 1 second
 8001602:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <main+0xcc>)
 8001604:	781a      	ldrb	r2, [r3, #0]
 8001606:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <main+0xd0>)
 8001608:	fba3 1302 	umull	r1, r3, r3, r2
 800160c:	08d9      	lsrs	r1, r3, #3
 800160e:	460b      	mov	r3, r1
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	440b      	add	r3, r1
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d103      	bne.n	8001626 <main+0xba>
	    		  MAX72_Change_Data(&display,0);
 800161e:	2100      	movs	r1, #0
 8001620:	4803      	ldr	r0, [pc, #12]	@ (8001630 <main+0xc4>)
 8001622:	f001 fdc1 	bl	80031a8 <MAX72_Change_Data>
	    	  }
	      }

	      MAX72_Scroll_Process(); // Process scrolling text
 8001626:	f002 fae5 	bl	8003bf4 <MAX72_Scroll_Process>
  {
 800162a:	e7d0      	b.n	80015ce <main+0x62>
 800162c:	0800c238 	.word	0x0800c238
 8001630:	20000aa4 	.word	0x20000aa4
 8001634:	20000000 	.word	0x20000000
 8001638:	200006a8 	.word	0x200006a8
 800163c:	cccccccd 	.word	0xcccccccd

08001640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b094      	sub	sp, #80	@ 0x50
 8001644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001646:	f107 031c 	add.w	r3, r7, #28
 800164a:	2234      	movs	r2, #52	@ 0x34
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f008 fcd4 	bl	8009ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001654:	f107 0308 	add.w	r3, r7, #8
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	4b2a      	ldr	r3, [pc, #168]	@ (8001714 <SystemClock_Config+0xd4>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166c:	4a29      	ldr	r2, [pc, #164]	@ (8001714 <SystemClock_Config+0xd4>)
 800166e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001672:	6413      	str	r3, [r2, #64]	@ 0x40
 8001674:	4b27      	ldr	r3, [pc, #156]	@ (8001714 <SystemClock_Config+0xd4>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001680:	2300      	movs	r3, #0
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	4b24      	ldr	r3, [pc, #144]	@ (8001718 <SystemClock_Config+0xd8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800168c:	4a22      	ldr	r2, [pc, #136]	@ (8001718 <SystemClock_Config+0xd8>)
 800168e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001692:	6013      	str	r3, [r2, #0]
 8001694:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <SystemClock_Config+0xd8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016a0:	2302      	movs	r3, #2
 80016a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016a4:	2301      	movs	r3, #1
 80016a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a8:	2310      	movs	r3, #16
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ac:	2302      	movs	r3, #2
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016b0:	2300      	movs	r3, #0
 80016b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80016b4:	2310      	movs	r3, #16
 80016b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80016bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016be:	2304      	movs	r3, #4
 80016c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80016c2:	2302      	movs	r3, #2
 80016c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016c6:	2302      	movs	r3, #2
 80016c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	4618      	mov	r0, r3
 80016d0:	f005 ff48 	bl	8007564 <HAL_RCC_OscConfig>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80016da:	f000 f88a 	bl	80017f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016de:	230f      	movs	r3, #15
 80016e0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e2:	2302      	movs	r3, #2
 80016e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2102      	movs	r1, #2
 80016fa:	4618      	mov	r0, r3
 80016fc:	f005 fbe8 	bl	8006ed0 <HAL_RCC_ClockConfig>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001706:	f000 f874 	bl	80017f2 <Error_Handler>
  }
}
 800170a:	bf00      	nop
 800170c:	3750      	adds	r7, #80	@ 0x50
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023800 	.word	0x40023800
 8001718:	40007000 	.word	0x40007000

0800171c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6){
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a14      	ldr	r2, [pc, #80]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0x60>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d10d      	bne.n	800174a <HAL_TIM_PeriodElapsedCallback+0x2e>
		tim6_update_cnt++;
 800172e:	4b14      	ldr	r3, [pc, #80]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001738:	701a      	strb	r2, [r3, #0]
		if (tim6_update_cnt == 250){
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2bfa      	cmp	r3, #250	@ 0xfa
 8001740:	d117      	bne.n	8001772 <HAL_TIM_PeriodElapsedCallback+0x56>
			tim6_update_cnt = 0;
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001744:	2200      	movs	r2, #0
 8001746:	701a      	strb	r2, [r3, #0]
		speed_control(&stepper_l);
	} else if (htim->Instance == TIM10){
		// Read from IMU
		IMU_ReadData(&imu);
	}
}
 8001748:	e013      	b.n	8001772 <HAL_TIM_PeriodElapsedCallback+0x56>
	} else if (htim->Instance == TIM7) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a0d      	ldr	r2, [pc, #52]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d106      	bne.n	8001762 <HAL_TIM_PeriodElapsedCallback+0x46>
		speed_control(&stepper_r);
 8001754:	480c      	ldr	r0, [pc, #48]	@ (8001788 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001756:	f001 fa0b 	bl	8002b70 <speed_control>
		speed_control(&stepper_l);
 800175a:	480c      	ldr	r0, [pc, #48]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0x70>)
 800175c:	f001 fa08 	bl	8002b70 <speed_control>
}
 8001760:	e007      	b.n	8001772 <HAL_TIM_PeriodElapsedCallback+0x56>
	} else if (htim->Instance == TIM10){
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a0a      	ldr	r2, [pc, #40]	@ (8001790 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d102      	bne.n	8001772 <HAL_TIM_PeriodElapsedCallback+0x56>
		IMU_ReadData(&imu);
 800176c:	4809      	ldr	r0, [pc, #36]	@ (8001794 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800176e:	f000 ff8d 	bl	800268c <IMU_ReadData>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40001000 	.word	0x40001000
 8001780:	200006a8 	.word	0x200006a8
 8001784:	40001400 	.word	0x40001400
 8001788:	2000096c 	.word	0x2000096c
 800178c:	200009a4 	.word	0x200009a4
 8001790:	40014400 	.word	0x40014400
 8001794:	200009c8 	.word	0x200009c8

08001798 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_5) {
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d101      	bne.n	80017ac <HAL_GPIO_EXTI_Callback+0x14>
    on_click();
 80017a8:	f000 fdfc 	bl	80023a4 <on_click>
  }
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	if (hi2c == imu.hi2c) {
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_I2C_MemRxCpltCallback+0x20>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d102      	bne.n	80017cc <HAL_I2C_MemRxCpltCallback+0x18>
		IMU_Compute_Data(&imu);
 80017c6:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <HAL_I2C_MemRxCpltCallback+0x20>)
 80017c8:	f000 ff86 	bl	80026d8 <IMU_Compute_Data>
	}
}
 80017cc:	bf00      	nop
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200009c8 	.word	0x200009c8

080017d8 <__io_putchar>:

int __io_putchar(int ch){
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fe9a 	bl	800151c <ITM_SendChar>
	return ch;
 80017e8:	687b      	ldr	r3, [r7, #4]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f6:	b672      	cpsid	i
}
 80017f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fa:	bf00      	nop
 80017fc:	e7fd      	b.n	80017fa <Error_Handler+0x8>
	...

08001800 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001806:	4a19      	ldr	r2, [pc, #100]	@ (800186c <MX_SPI2_Init+0x6c>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <MX_SPI2_Init+0x68>)
 800180c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001814:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001818:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800181a:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <MX_SPI2_Init+0x68>)
 800181c:	2200      	movs	r2, #0
 800181e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001820:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001826:	4b10      	ldr	r3, [pc, #64]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001828:	2200      	movs	r2, #0
 800182a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800182c:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <MX_SPI2_Init+0x68>)
 800182e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001832:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001834:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001836:	2200      	movs	r2, #0
 8001838:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800183a:	4b0b      	ldr	r3, [pc, #44]	@ (8001868 <MX_SPI2_Init+0x68>)
 800183c:	2200      	movs	r2, #0
 800183e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001840:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001842:	2200      	movs	r2, #0
 8001844:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001846:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001848:	2200      	movs	r2, #0
 800184a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800184c:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <MX_SPI2_Init+0x68>)
 800184e:	220a      	movs	r2, #10
 8001850:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001852:	4805      	ldr	r0, [pc, #20]	@ (8001868 <MX_SPI2_Init+0x68>)
 8001854:	f006 f924 	bl	8007aa0 <HAL_SPI_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800185e:	f7ff ffc8 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200006ac 	.word	0x200006ac
 800186c:	40003800 	.word	0x40003800

08001870 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	@ 0x28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a28      	ldr	r2, [pc, #160]	@ (8001930 <HAL_SPI_MspInit+0xc0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d14a      	bne.n	8001928 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	4b27      	ldr	r3, [pc, #156]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a26      	ldr	r2, [pc, #152]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 800189c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b24      	ldr	r3, [pc, #144]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b20      	ldr	r3, [pc, #128]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b1d      	ldr	r3, [pc, #116]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0304 	and.w	r3, r3, #4
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a18      	ldr	r2, [pc, #96]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b16      	ldr	r3, [pc, #88]	@ (8001934 <HAL_SPI_MspInit+0xc4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018e6:	2302      	movs	r3, #2
 80018e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f2:	2303      	movs	r3, #3
 80018f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80018f6:	2307      	movs	r3, #7
 80018f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	480d      	ldr	r0, [pc, #52]	@ (8001938 <HAL_SPI_MspInit+0xc8>)
 8001902:	f003 fce9 	bl	80052d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISP_SCK_Pin;
 8001906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800190a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001914:	2303      	movs	r3, #3
 8001916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001918:	2305      	movs	r3, #5
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DISP_SCK_GPIO_Port, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	4806      	ldr	r0, [pc, #24]	@ (800193c <HAL_SPI_MspInit+0xcc>)
 8001924:	f003 fcd8 	bl	80052d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001928:	bf00      	nop
 800192a:	3728      	adds	r7, #40	@ 0x28
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40003800 	.word	0x40003800
 8001934:	40023800 	.word	0x40023800
 8001938:	40020800 	.word	0x40020800
 800193c:	40020400 	.word	0x40020400

08001940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <HAL_MspInit+0x4c>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194e:	4a0f      	ldr	r2, [pc, #60]	@ (800198c <HAL_MspInit+0x4c>)
 8001950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001954:	6453      	str	r3, [r2, #68]	@ 0x44
 8001956:	4b0d      	ldr	r3, [pc, #52]	@ (800198c <HAL_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	603b      	str	r3, [r7, #0]
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_MspInit+0x4c>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	4a08      	ldr	r2, [pc, #32]	@ (800198c <HAL_MspInit+0x4c>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6413      	str	r3, [r2, #64]	@ 0x40
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800197e:	2007      	movs	r0, #7
 8001980:	f003 f86c 	bl	8004a5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <NMI_Handler+0x4>

08001998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <HardFault_Handler+0x4>

080019a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <MemManage_Handler+0x4>

080019a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <BusFault_Handler+0x4>

080019b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <UsageFault_Handler+0x4>

080019b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e6:	f002 fb15 	bl	8004014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <DMA1_Stream0_IRQHandler+0x10>)
 80019f6:	f003 f9f9 	bl	8004dec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000648 	.word	0x20000648

08001a04 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 8001a08:	2020      	movs	r0, #32
 8001a0a:	f003 ff21 	bl	8005850 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001a1a:	f006 fdf7 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200008b8 	.word	0x200008b8

08001a28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a2c:	4802      	ldr	r0, [pc, #8]	@ (8001a38 <TIM6_DAC_IRQHandler+0x10>)
 8001a2e:	f006 fded 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000828 	.word	0x20000828

08001a3c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a40:	4802      	ldr	r0, [pc, #8]	@ (8001a4c <TIM7_IRQHandler+0x10>)
 8001a42:	f006 fde3 	bl	800860c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000870 	.word	0x20000870

08001a50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <_kill>:

int _kill(int pid, int sig)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a6a:	f008 facf 	bl	800a00c <__errno>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2216      	movs	r2, #22
 8001a72:	601a      	str	r2, [r3, #0]
  return -1;
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_exit>:

void _exit (int status)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ffe7 	bl	8001a60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a92:	bf00      	nop
 8001a94:	e7fd      	b.n	8001a92 <_exit+0x12>

08001a96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e00a      	b.n	8001abe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aa8:	f3af 8000 	nop.w
 8001aac:	4601      	mov	r1, r0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	60ba      	str	r2, [r7, #8]
 8001ab4:	b2ca      	uxtb	r2, r1
 8001ab6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbf0      	blt.n	8001aa8 <_read+0x12>
  }

  return len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	e009      	b.n	8001af6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	1c5a      	adds	r2, r3, #1
 8001ae6:	60ba      	str	r2, [r7, #8]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fe74 	bl	80017d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	3301      	adds	r3, #1
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	dbf1      	blt.n	8001ae2 <_write+0x12>
  }
  return len;
 8001afe:	687b      	ldr	r3, [r7, #4]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <_close>:

int _close(int file)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b30:	605a      	str	r2, [r3, #4]
  return 0;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <_isatty>:

int _isatty(int file)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b085      	sub	sp, #20
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	60f8      	str	r0, [r7, #12]
 8001b5e:	60b9      	str	r1, [r7, #8]
 8001b60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b78:	4a14      	ldr	r2, [pc, #80]	@ (8001bcc <_sbrk+0x5c>)
 8001b7a:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <_sbrk+0x60>)
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b84:	4b13      	ldr	r3, [pc, #76]	@ (8001bd4 <_sbrk+0x64>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d102      	bne.n	8001b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b8c:	4b11      	ldr	r3, [pc, #68]	@ (8001bd4 <_sbrk+0x64>)
 8001b8e:	4a12      	ldr	r2, [pc, #72]	@ (8001bd8 <_sbrk+0x68>)
 8001b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b92:	4b10      	ldr	r3, [pc, #64]	@ (8001bd4 <_sbrk+0x64>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d207      	bcs.n	8001bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba0:	f008 fa34 	bl	800a00c <__errno>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001baa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bae:	e009      	b.n	8001bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb0:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <_sbrk+0x64>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb6:	4b07      	ldr	r3, [pc, #28]	@ (8001bd4 <_sbrk+0x64>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	4a05      	ldr	r2, [pc, #20]	@ (8001bd4 <_sbrk+0x64>)
 8001bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20020000 	.word	0x20020000
 8001bd0:	00000400 	.word	0x00000400
 8001bd4:	20000704 	.word	0x20000704
 8001bd8:	20000c70 	.word	0x20000c70

08001bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be0:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <SystemInit+0x20>)
 8001be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001be6:	4a05      	ldr	r2, [pc, #20]	@ (8001bfc <SystemInit+0x20>)
 8001be8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08a      	sub	sp, #40	@ 0x28
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c06:	f107 0320 	add.w	r3, r7, #32
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]
 8001c18:	609a      	str	r2, [r3, #8]
 8001c1a:	60da      	str	r2, [r3, #12]
 8001c1c:	611a      	str	r2, [r3, #16]
 8001c1e:	615a      	str	r2, [r3, #20]
 8001c20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c22:	4b22      	ldr	r3, [pc, #136]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c2a:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c30:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c36:	4b1d      	ldr	r3, [pc, #116]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c44:	4b19      	ldr	r3, [pc, #100]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c4a:	4818      	ldr	r0, [pc, #96]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c4c:	f006 fa92 	bl	8008174 <HAL_TIM_PWM_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001c56:	f7ff fdcc 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c62:	f107 0320 	add.w	r3, r7, #32
 8001c66:	4619      	mov	r1, r3
 8001c68:	4810      	ldr	r0, [pc, #64]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c6a:	f007 f925 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001c74:	f7ff fdbd 	bl	80017f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c78:	2360      	movs	r3, #96	@ 0x60
 8001c7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4807      	ldr	r0, [pc, #28]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001c90:	f006 fdac 	bl	80087ec <HAL_TIM_PWM_ConfigChannel>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001c9a:	f7ff fdaa 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c9e:	4803      	ldr	r0, [pc, #12]	@ (8001cac <MX_TIM2_Init+0xac>)
 8001ca0:	f000 fab0 	bl	8002204 <HAL_TIM_MspPostInit>

}
 8001ca4:	bf00      	nop
 8001ca6:	3728      	adds	r7, #40	@ 0x28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000708 	.word	0x20000708

08001cb0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	@ 0x30
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	2224      	movs	r2, #36	@ 0x24
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f008 f99c 	bl	8009ffc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	1d3b      	adds	r3, r7, #4
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ccc:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001cce:	4a21      	ldr	r2, [pc, #132]	@ (8001d54 <MX_TIM3_Init+0xa4>)
 8001cd0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 8191;
 8001cde:	4b1c      	ldr	r3, [pc, #112]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001ce0:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8001ce4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cec:	4b18      	ldr	r3, [pc, #96]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d06:	2300      	movs	r3, #0
 8001d08:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480c      	ldr	r0, [pc, #48]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001d1e:	f006 fb41 	bl	80083a4 <HAL_TIM_Encoder_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001d28:	f7ff fd63 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	4619      	mov	r1, r3
 8001d38:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <MX_TIM3_Init+0xa0>)
 8001d3a:	f007 f8bd 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001d44:	f7ff fd55 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d48:	bf00      	nop
 8001d4a:	3730      	adds	r7, #48	@ 0x30
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000750 	.word	0x20000750
 8001d54:	40000400 	.word	0x40000400

08001d58 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08c      	sub	sp, #48	@ 0x30
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	2224      	movs	r2, #36	@ 0x24
 8001d64:	2100      	movs	r1, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f008 f948 	bl	8009ffc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d74:	4b20      	ldr	r3, [pc, #128]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d76:	4a21      	ldr	r2, [pc, #132]	@ (8001dfc <MX_TIM4_Init+0xa4>)
 8001d78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d80:	4b1d      	ldr	r3, [pc, #116]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8191;
 8001d86:	4b1c      	ldr	r3, [pc, #112]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d88:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8001d8c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d94:	4b18      	ldr	r3, [pc, #96]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da2:	2301      	movs	r3, #1
 8001da4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001dbe:	f107 030c 	add.w	r3, r7, #12
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	480c      	ldr	r0, [pc, #48]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001dc6:	f006 faed 	bl	80083a4 <HAL_TIM_Encoder_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001dd0:	f7ff fd0f 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ddc:	1d3b      	adds	r3, r7, #4
 8001dde:	4619      	mov	r1, r3
 8001de0:	4805      	ldr	r0, [pc, #20]	@ (8001df8 <MX_TIM4_Init+0xa0>)
 8001de2:	f007 f869 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001dec:	f7ff fd01 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001df0:	bf00      	nop
 8001df2:	3730      	adds	r7, #48	@ 0x30
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20000798 	.word	0x20000798
 8001dfc:	40000800 	.word	0x40000800

08001e00 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b08a      	sub	sp, #40	@ 0x28
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e06:	f107 0320 	add.w	r3, r7, #32
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	611a      	str	r2, [r3, #16]
 8001e1e:	615a      	str	r2, [r3, #20]
 8001e20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e22:	4b22      	ldr	r3, [pc, #136]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e24:	4a22      	ldr	r2, [pc, #136]	@ (8001eb0 <MX_TIM5_Init+0xb0>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e28:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001e34:	4b1d      	ldr	r3, [pc, #116]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e3a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001e48:	4818      	ldr	r0, [pc, #96]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e4a:	f006 f993 	bl	8008174 <HAL_TIM_PWM_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001e54:	f7ff fccd 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e60:	f107 0320 	add.w	r3, r7, #32
 8001e64:	4619      	mov	r1, r3
 8001e66:	4811      	ldr	r0, [pc, #68]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e68:	f007 f826 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001e72:	f7ff fcbe 	bl	80017f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e76:	2360      	movs	r3, #96	@ 0x60
 8001e78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	2200      	movs	r2, #0
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4807      	ldr	r0, [pc, #28]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e8e:	f006 fcad 	bl	80087ec <HAL_TIM_PWM_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001e98:	f7ff fcab 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e9c:	4803      	ldr	r0, [pc, #12]	@ (8001eac <MX_TIM5_Init+0xac>)
 8001e9e:	f000 f9b1 	bl	8002204 <HAL_TIM_MspPostInit>

}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	200007e0 	.word	0x200007e0
 8001eb0:	40000c00 	.word	0x40000c00

08001eb4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eba:	463b      	mov	r3, r7
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001ec2:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001ec4:	4a15      	ldr	r2, [pc, #84]	@ (8001f1c <MX_TIM6_Init+0x68>)
 8001ec6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 8001ec8:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001eca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ece:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 8399;
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001ed8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001edc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ee4:	480c      	ldr	r0, [pc, #48]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001ee6:	f006 f885 	bl	8007ff4 <HAL_TIM_Base_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001ef0:	f7ff fc7f 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001efc:	463b      	mov	r3, r7
 8001efe:	4619      	mov	r1, r3
 8001f00:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <MX_TIM6_Init+0x64>)
 8001f02:	f006 ffd9 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001f0c:	f7ff fc71 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000828 	.word	0x20000828
 8001f1c:	40001000 	.word	0x40001000

08001f20 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f26:	463b      	mov	r3, r7
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f30:	4a15      	ldr	r2, [pc, #84]	@ (8001f88 <MX_TIM7_Init+0x68>)
 8001f32:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 249;
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f36:	22f9      	movs	r2, #249	@ 0xf9
 8001f38:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f3a:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 8001f40:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f42:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001f46:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001f4e:	480d      	ldr	r0, [pc, #52]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f50:	f006 f850 	bl	8007ff4 <HAL_TIM_Base_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001f5a:	f7ff fc4a 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001f66:	463b      	mov	r3, r7
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4806      	ldr	r0, [pc, #24]	@ (8001f84 <MX_TIM7_Init+0x64>)
 8001f6c:	f006 ffa4 	bl	8008eb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001f76:	f7ff fc3c 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000870 	.word	0x20000870
 8001f88:	40001400 	.word	0x40001400

08001f8c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001f92:	4a0f      	ldr	r2, [pc, #60]	@ (8001fd0 <MX_TIM10_Init+0x44>)
 8001f94:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 19;
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001f98:	2213      	movs	r2, #19
 8001f9a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8399;
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001fa4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001fa8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001faa:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001fb6:	4805      	ldr	r0, [pc, #20]	@ (8001fcc <MX_TIM10_Init+0x40>)
 8001fb8:	f006 f81c 	bl	8007ff4 <HAL_TIM_Base_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001fc2:	f7ff fc16 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	200008b8 	.word	0x200008b8
 8001fd0:	40014400 	.word	0x40014400

08001fd4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fe4:	d10e      	bne.n	8002004 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff6:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002002:	e012      	b.n	800202a <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM5)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0c      	ldr	r2, [pc, #48]	@ (800203c <HAL_TIM_PWM_MspInit+0x68>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d10d      	bne.n	800202a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	4a08      	ldr	r2, [pc, #32]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8002018:	f043 0308 	orr.w	r3, r3, #8
 800201c:	6413      	str	r3, [r2, #64]	@ 0x40
 800201e:	4b06      	ldr	r3, [pc, #24]	@ (8002038 <HAL_TIM_PWM_MspInit+0x64>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	68bb      	ldr	r3, [r7, #8]
}
 800202a:	bf00      	nop
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800
 800203c:	40000c00 	.word	0x40000c00

08002040 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08c      	sub	sp, #48	@ 0x30
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 031c 	add.w	r3, r7, #28
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a32      	ldr	r2, [pc, #200]	@ (8002128 <HAL_TIM_Encoder_MspInit+0xe8>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d12c      	bne.n	80020bc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	61bb      	str	r3, [r7, #24]
 8002066:	4b31      	ldr	r3, [pc, #196]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	4a30      	ldr	r2, [pc, #192]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 800206c:	f043 0302 	orr.w	r3, r3, #2
 8002070:	6413      	str	r3, [r2, #64]	@ 0x40
 8002072:	4b2e      	ldr	r3, [pc, #184]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
 800207c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	4b2a      	ldr	r3, [pc, #168]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a29      	ldr	r2, [pc, #164]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b27      	ldr	r3, [pc, #156]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 800209a:	23c0      	movs	r3, #192	@ 0xc0
 800209c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020aa:	2302      	movs	r3, #2
 80020ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	f107 031c 	add.w	r3, r7, #28
 80020b2:	4619      	mov	r1, r3
 80020b4:	481e      	ldr	r0, [pc, #120]	@ (8002130 <HAL_TIM_Encoder_MspInit+0xf0>)
 80020b6:	f003 f90f 	bl	80052d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020ba:	e030      	b.n	800211e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a1c      	ldr	r2, [pc, #112]	@ (8002134 <HAL_TIM_Encoder_MspInit+0xf4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d12b      	bne.n	800211e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b18      	ldr	r3, [pc, #96]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	4a17      	ldr	r2, [pc, #92]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b11      	ldr	r3, [pc, #68]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a10      	ldr	r2, [pc, #64]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b0e      	ldr	r3, [pc, #56]	@ (800212c <HAL_TIM_Encoder_MspInit+0xec>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_CH1_Pin|ENC2_CH2_Pin;
 80020fe:	23c0      	movs	r3, #192	@ 0xc0
 8002100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800210e:	2302      	movs	r3, #2
 8002110:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002112:	f107 031c 	add.w	r3, r7, #28
 8002116:	4619      	mov	r1, r3
 8002118:	4807      	ldr	r0, [pc, #28]	@ (8002138 <HAL_TIM_Encoder_MspInit+0xf8>)
 800211a:	f003 f8dd 	bl	80052d8 <HAL_GPIO_Init>
}
 800211e:	bf00      	nop
 8002120:	3730      	adds	r7, #48	@ 0x30
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40000400 	.word	0x40000400
 800212c:	40023800 	.word	0x40023800
 8002130:	40020000 	.word	0x40020000
 8002134:	40000800 	.word	0x40000800
 8002138:	40020400 	.word	0x40020400

0800213c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2a      	ldr	r2, [pc, #168]	@ (80021f4 <HAL_TIM_Base_MspInit+0xb8>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d116      	bne.n	800217c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	4b29      	ldr	r3, [pc, #164]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	4a28      	ldr	r2, [pc, #160]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 8002158:	f043 0310 	orr.w	r3, r3, #16
 800215c:	6413      	str	r3, [r2, #64]	@ 0x40
 800215e:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2100      	movs	r1, #0
 800216e:	2036      	movs	r0, #54	@ 0x36
 8002170:	f002 fc7f 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002174:	2036      	movs	r0, #54	@ 0x36
 8002176:	f002 fc98 	bl	8004aaa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800217a:	e036      	b.n	80021ea <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM7)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a1e      	ldr	r2, [pc, #120]	@ (80021fc <HAL_TIM_Base_MspInit+0xc0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d116      	bne.n	80021b4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b1b      	ldr	r3, [pc, #108]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	4a1a      	ldr	r2, [pc, #104]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 8002190:	f043 0320 	orr.w	r3, r3, #32
 8002194:	6413      	str	r3, [r2, #64]	@ 0x40
 8002196:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	f003 0320 	and.w	r3, r3, #32
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2100      	movs	r1, #0
 80021a6:	2037      	movs	r0, #55	@ 0x37
 80021a8:	f002 fc63 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80021ac:	2037      	movs	r0, #55	@ 0x37
 80021ae:	f002 fc7c 	bl	8004aaa <HAL_NVIC_EnableIRQ>
}
 80021b2:	e01a      	b.n	80021ea <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM10)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a11      	ldr	r2, [pc, #68]	@ (8002200 <HAL_TIM_Base_MspInit+0xc4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d115      	bne.n	80021ea <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a0c      	ldr	r2, [pc, #48]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 80021c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <HAL_TIM_Base_MspInit+0xbc>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2100      	movs	r1, #0
 80021de:	2019      	movs	r0, #25
 80021e0:	f002 fc47 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021e4:	2019      	movs	r0, #25
 80021e6:	f002 fc60 	bl	8004aaa <HAL_NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40001000 	.word	0x40001000
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40001400 	.word	0x40001400
 8002200:	40014400 	.word	0x40014400

08002204 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	@ 0x28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002224:	d11e      	bne.n	8002264 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	4b22      	ldr	r3, [pc, #136]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a21      	ldr	r2, [pc, #132]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b1f      	ldr	r3, [pc, #124]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = M2_PUL_Pin;
 8002242:	2302      	movs	r3, #2
 8002244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002252:	2301      	movs	r3, #1
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M2_PUL_GPIO_Port, &GPIO_InitStruct);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	4816      	ldr	r0, [pc, #88]	@ (80022b8 <HAL_TIM_MspPostInit+0xb4>)
 800225e:	f003 f83b 	bl	80052d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002262:	e022      	b.n	80022aa <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <HAL_TIM_MspPostInit+0xb8>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d11d      	bne.n	80022aa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	4a0f      	ldr	r2, [pc, #60]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6313      	str	r3, [r2, #48]	@ 0x30
 800227e:	4b0d      	ldr	r3, [pc, #52]	@ (80022b4 <HAL_TIM_MspPostInit+0xb0>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	f003 0301 	and.w	r3, r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M1_PUL_Pin;
 800228a:	2301      	movs	r3, #1
 800228c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228e:	2302      	movs	r3, #2
 8002290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800229a:	2302      	movs	r3, #2
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1_PUL_GPIO_Port, &GPIO_InitStruct);
 800229e:	f107 0314 	add.w	r3, r7, #20
 80022a2:	4619      	mov	r1, r3
 80022a4:	4804      	ldr	r0, [pc, #16]	@ (80022b8 <HAL_TIM_MspPostInit+0xb4>)
 80022a6:	f003 f817 	bl	80052d8 <HAL_GPIO_Init>
}
 80022aa:	bf00      	nop
 80022ac:	3728      	adds	r7, #40	@ 0x28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40020000 	.word	0x40020000
 80022bc:	40000c00 	.word	0x40000c00

080022c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022c6:	4a12      	ldr	r2, [pc, #72]	@ (8002310 <MX_USART2_UART_Init+0x50>)
 80022c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e4:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022e6:	220c      	movs	r2, #12
 80022e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022f8:	f006 fe6e 	bl	8008fd8 <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002302:	f7ff fa76 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000900 	.word	0x20000900
 8002310:	40004400 	.word	0x40004400

08002314 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	@ 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a19      	ldr	r2, [pc, #100]	@ (8002398 <HAL_UART_MspInit+0x84>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d12b      	bne.n	800238e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b18      	ldr	r3, [pc, #96]	@ (800239c <HAL_UART_MspInit+0x88>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	4a17      	ldr	r2, [pc, #92]	@ (800239c <HAL_UART_MspInit+0x88>)
 8002340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002344:	6413      	str	r3, [r2, #64]	@ 0x40
 8002346:	4b15      	ldr	r3, [pc, #84]	@ (800239c <HAL_UART_MspInit+0x88>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b11      	ldr	r3, [pc, #68]	@ (800239c <HAL_UART_MspInit+0x88>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235a:	4a10      	ldr	r2, [pc, #64]	@ (800239c <HAL_UART_MspInit+0x88>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	@ 0x30
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <HAL_UART_MspInit+0x88>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800236e:	230c      	movs	r3, #12
 8002370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237a:	2303      	movs	r3, #3
 800237c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800237e:	2307      	movs	r3, #7
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	4805      	ldr	r0, [pc, #20]	@ (80023a0 <HAL_UART_MspInit+0x8c>)
 800238a:	f002 ffa5 	bl	80052d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800238e:	bf00      	nop
 8002390:	3728      	adds	r7, #40	@ 0x28
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40004400 	.word	0x40004400
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020000 	.word	0x40020000

080023a4 <on_click>:
#define DEBOUNCE_DELAY 100 // ms

static uint32_t last_debounce_time = 0;
static uint8_t active = 0;

void on_click(){
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	if ((HAL_GetTick() - last_debounce_time) > DEBOUNCE_DELAY){
 80023a8:	f001 fe48 	bl	800403c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <on_click+0x6c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b64      	cmp	r3, #100	@ 0x64
 80023b6:	d929      	bls.n	800240c <on_click+0x68>
		last_debounce_time = HAL_GetTick();
 80023b8:	f001 fe40 	bl	800403c <HAL_GetTick>
 80023bc:	4603      	mov	r3, r0
 80023be:	4a14      	ldr	r2, [pc, #80]	@ (8002410 <on_click+0x6c>)
 80023c0:	6013      	str	r3, [r2, #0]
		active ^= 1;
 80023c2:	4b14      	ldr	r3, [pc, #80]	@ (8002414 <on_click+0x70>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	f083 0301 	eor.w	r3, r3, #1
 80023ca:	b2da      	uxtb	r2, r3
 80023cc:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <on_click+0x70>)
 80023ce:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_9);
 80023d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023d4:	4810      	ldr	r0, [pc, #64]	@ (8002418 <on_click+0x74>)
 80023d6:	f003 fa20 	bl	800581a <HAL_GPIO_TogglePin>

		if(active){
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <on_click+0x70>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <on_click+0x54>
			set_speed(&stepper_l, 3);
 80023e2:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80023e6:	480d      	ldr	r0, [pc, #52]	@ (800241c <on_click+0x78>)
 80023e8:	f000 fc78 	bl	8002cdc <set_speed>
			set_speed(&stepper_r, 3);
 80023ec:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80023f0:	480b      	ldr	r0, [pc, #44]	@ (8002420 <on_click+0x7c>)
 80023f2:	f000 fc73 	bl	8002cdc <set_speed>
		} else{
			set_speed(&stepper_l, 0);
			set_speed(&stepper_r, 0);
		}
	}
}
 80023f6:	e009      	b.n	800240c <on_click+0x68>
			set_speed(&stepper_l, 0);
 80023f8:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8002424 <on_click+0x80>
 80023fc:	4807      	ldr	r0, [pc, #28]	@ (800241c <on_click+0x78>)
 80023fe:	f000 fc6d 	bl	8002cdc <set_speed>
			set_speed(&stepper_r, 0);
 8002402:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8002424 <on_click+0x80>
 8002406:	4806      	ldr	r0, [pc, #24]	@ (8002420 <on_click+0x7c>)
 8002408:	f000 fc68 	bl	8002cdc <set_speed>
}
 800240c:	bf00      	nop
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20000948 	.word	0x20000948
 8002414:	2000094c 	.word	0x2000094c
 8002418:	40020800 	.word	0x40020800
 800241c:	200009a4 	.word	0x200009a4
 8002420:	2000096c 	.word	0x2000096c
 8002424:	00000000 	.word	0x00000000

08002428 <update_direction>:
#include <stdio.h>

float SAMPLING_PERIOD; // seconds
uint32_t HCLK;

static void update_direction(encoder_t *encoder){
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
	encoder->direction = (encoder->tim->CR1 & TIM_CR1_DIR_Msk) >> TIM_CR1_DIR_Pos;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	b2db      	uxtb	r3, r3
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	b2da      	uxtb	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	701a      	strb	r2, [r3, #0]
	return;
 8002444:	bf00      	nop
}
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <update_displacement>:

static void update_displacement(encoder_t *encoder){
 8002450:	b5b0      	push	{r4, r5, r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]

	encoder->displacement = ((float)encoder->tim->CNT - 4096) * DCF * encoder->direction_invert;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245e:	ee07 3a90 	vmov	s15, r3
 8002462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002466:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80024d0 <update_displacement+0x80>
 800246a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800246e:	ee17 0a90 	vmov	r0, s15
 8002472:	f7fe f899 	bl	80005a8 <__aeabi_f2d>
 8002476:	a314      	add	r3, pc, #80	@ (adr r3, 80024c8 <update_displacement+0x78>)
 8002478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247c:	f7fe f8ec 	bl	8000658 <__aeabi_dmul>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4614      	mov	r4, r2
 8002486:	461d      	mov	r5, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f878 	bl	8000584 <__aeabi_i2d>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4620      	mov	r0, r4
 800249a:	4629      	mov	r1, r5
 800249c:	f7fe f8dc 	bl	8000658 <__aeabi_dmul>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4610      	mov	r0, r2
 80024a6:	4619      	mov	r1, r3
 80024a8:	f7fe fbce 	bl	8000c48 <__aeabi_d2f>
 80024ac:	4602      	mov	r2, r0
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	605a      	str	r2, [r3, #4]
	encoder->tim->CNT = 4096;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024ba:	625a      	str	r2, [r3, #36]	@ 0x24
	return;
 80024bc:	bf00      	nop
}
 80024be:	3708      	adds	r7, #8
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bdb0      	pop	{r4, r5, r7, pc}
 80024c4:	f3af 8000 	nop.w
 80024c8:	7bb1a72c 	.word	0x7bb1a72c
 80024cc:	3f4921fa 	.word	0x3f4921fa
 80024d0:	45800000 	.word	0x45800000

080024d4 <compute_speed>:

static void compute_speed(encoder_t *encoder){
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	encoder->speed = encoder->displacement / SAMPLING_PERIOD;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	edd3 6a01 	vldr	s13, [r3, #4]
 80024e2:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <compute_speed+0x2c>)
 80024e4:	ed93 7a00 	vldr	s14, [r3]
 80024e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	20000950 	.word	0x20000950

08002504 <Encoder_read>:

void Encoder_read(encoder_t *encoder){
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
	update_direction(encoder);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ff8b 	bl	8002428 <update_direction>
	update_displacement(encoder);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff ff9c 	bl	8002450 <update_displacement>
	compute_speed(encoder);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff ffdb 	bl	80024d4 <compute_speed>
	return;
 800251e:	bf00      	nop
}
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <Encoder_init>:

// em_tim : encoder mode timer | s_tim : sampling timer
void Encoder_init(encoder_t *encoder, TIM_HandleTypeDef *em_tim, TIM_HandleTypeDef *s_tim, int8_t direction_invert){
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	70fb      	strb	r3, [r7, #3]
	encoder->tim = em_tim->Instance;
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	60da      	str	r2, [r3, #12]
	encoder->tim->CNT = 4096;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
	encoder->direction_invert = direction_invert;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	78fa      	ldrb	r2, [r7, #3]
 800254c:	741a      	strb	r2, [r3, #16]

	encoder->speed = 0;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	609a      	str	r2, [r3, #8]
	HCLK = HAL_RCC_GetHCLKFreq();
 8002556:	f004 fda1 	bl	800709c <HAL_RCC_GetHCLKFreq>
 800255a:	4603      	mov	r3, r0
 800255c:	4a11      	ldr	r2, [pc, #68]	@ (80025a4 <Encoder_init+0x7c>)
 800255e:	6013      	str	r3, [r2, #0]
	SAMPLING_PERIOD = (float)(1+s_tim->Instance->ARR)*(1+s_tim->Instance->PSC)/HCLK;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002566:	3301      	adds	r3, #1
 8002568:	ee07 3a90 	vmov	s15, r3
 800256c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002576:	3301      	adds	r3, #1
 8002578:	ee07 3a90 	vmov	s15, r3
 800257c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002580:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002584:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <Encoder_init+0x7c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	ee07 3a90 	vmov	s15, r3
 800258c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <Encoder_init+0x80>)
 8002596:	edc3 7a00 	vstr	s15, [r3]
}
 800259a:	bf00      	nop
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000954 	.word	0x20000954
 80025a8:	20000950 	.word	0x20000950

080025ac <IMU_Init>:
#include "headers/imu.h"

#define IMU_EMA_ALPHA 0.04762		// Alpha = 1 / (1 + 20)

void IMU_Init(imu_t *imu, I2C_HandleTypeDef *hi2c, uint16_t address) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	@ 0x28
 80025b0:	af04      	add	r7, sp, #16
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	4613      	mov	r3, r2
 80025b8:	80fb      	strh	r3, [r7, #6]
	imu->hi2c = hi2c;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	68ba      	ldr	r2, [r7, #8]
 80025be:	601a      	str	r2, [r3, #0]
	imu->address = address;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	88fa      	ldrh	r2, [r7, #6]
 80025c4:	809a      	strh	r2, [r3, #4]

	imu->ax = 0.0f;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f04f 0200 	mov.w	r2, #0
 80025cc:	615a      	str	r2, [r3, #20]
	imu->ay = 0.0f;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f04f 0200 	mov.w	r2, #0
 80025d4:	619a      	str	r2, [r3, #24]
	imu->az = 0.0f;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	61da      	str	r2, [r3, #28]
	imu->wx = 0.0f;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	621a      	str	r2, [r3, #32]
	imu->wy = 0.0f;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f04f 0200 	mov.w	r2, #0
 80025ec:	625a      	str	r2, [r3, #36]	@ 0x24
	imu->wz = 0.0f;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	629a      	str	r2, [r3, #40]	@ 0x28
	imu->initialized = 0;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

	if (__HAL_I2C_GET_FLAG(imu->hi2c, I2C_FLAG_BUSY) != RESET) {
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b02      	cmp	r3, #2
 800260c:	d105      	bne.n	800261a <IMU_Init+0x6e>
	    HAL_I2C_DeInit(imu->hi2c);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f003 fa78 	bl	8005b08 <HAL_I2C_DeInit>
 8002618:	e034      	b.n	8002684 <IMU_Init+0xd8>
	    return;
	}
	imu->initialized = 1;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

	uint8_t check;
	HAL_I2C_Mem_Read(hi2c, address, WHO_AM_I_ADDR, I2C_MEMADD_SIZE_8BIT, &check, 1, 1000);
 8002622:	88f9      	ldrh	r1, [r7, #6]
 8002624:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002628:	9302      	str	r3, [sp, #8]
 800262a:	2301      	movs	r3, #1
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	f107 0317 	add.w	r3, r7, #23
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	2301      	movs	r3, #1
 8002636:	2275      	movs	r2, #117	@ 0x75
 8002638:	68b8      	ldr	r0, [r7, #8]
 800263a:	f003 fb8f 	bl	8005d5c <HAL_I2C_Mem_Read>
	if (check == 0x68) {
 800263e:	7dfb      	ldrb	r3, [r7, #23]
 8002640:	2b68      	cmp	r3, #104	@ 0x68
 8002642:	d11f      	bne.n	8002684 <IMU_Init+0xd8>
		uint8_t data = 0x00;
 8002644:	2300      	movs	r3, #0
 8002646:	75bb      	strb	r3, [r7, #22]
		HAL_I2C_Mem_Write(hi2c, address, SLEEP_ADDR, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8002648:	88f9      	ldrh	r1, [r7, #6]
 800264a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800264e:	9302      	str	r3, [sp, #8]
 8002650:	2301      	movs	r3, #1
 8002652:	9301      	str	r3, [sp, #4]
 8002654:	f107 0316 	add.w	r3, r7, #22
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	2301      	movs	r3, #1
 800265c:	226b      	movs	r2, #107	@ 0x6b
 800265e:	68b8      	ldr	r0, [r7, #8]
 8002660:	f003 fa82 	bl	8005b68 <HAL_I2C_Mem_Write>

		data = 0x00;
 8002664:	2300      	movs	r3, #0
 8002666:	75bb      	strb	r3, [r7, #22]
		HAL_I2C_Mem_Write(hi2c, address, CONFIG_ADDR, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8002668:	88f9      	ldrh	r1, [r7, #6]
 800266a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800266e:	9302      	str	r3, [sp, #8]
 8002670:	2301      	movs	r3, #1
 8002672:	9301      	str	r3, [sp, #4]
 8002674:	f107 0316 	add.w	r3, r7, #22
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	2301      	movs	r3, #1
 800267c:	221a      	movs	r2, #26
 800267e:	68b8      	ldr	r0, [r7, #8]
 8002680:	f003 fa72 	bl	8005b68 <HAL_I2C_Mem_Write>
	}
}
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <IMU_ReadData>:

void IMU_ReadData(imu_t *imu){
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af02      	add	r7, sp, #8
 8002692:	6078      	str	r0, [r7, #4]
	if (!imu->initialized) {
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <IMU_ReadData+0x26>
		MX_I2C1_Init(); // Reinitialize I2C if not initialized
 800269e:	f7fe fe6d 	bl	800137c <MX_I2C1_Init>
		IMU_Init(imu, &hi2c1, imu->address);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	889b      	ldrh	r3, [r3, #4]
 80026a6:	461a      	mov	r2, r3
 80026a8:	490a      	ldr	r1, [pc, #40]	@ (80026d4 <IMU_ReadData+0x48>)
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ff7e 	bl	80025ac <IMU_Init>
		return; // IMU not initialized
 80026b0:	e00c      	b.n	80026cc <IMU_ReadData+0x40>
	}
	HAL_I2C_Mem_Read_DMA(imu->hi2c, imu->address, IMU_BASE_ACCEL_ADDR, I2C_MEMADD_SIZE_8BIT, (uint8_t *)imu->pData, IMU_BUFFER_SIZE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6818      	ldr	r0, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	8899      	ldrh	r1, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3306      	adds	r3, #6
 80026be:	220e      	movs	r2, #14
 80026c0:	9201      	str	r2, [sp, #4]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	2301      	movs	r3, #1
 80026c6:	223b      	movs	r2, #59	@ 0x3b
 80026c8:	f003 fd7a 	bl	80061c0 <HAL_I2C_Mem_Read_DMA>
}
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200005f4 	.word	0x200005f4

080026d8 <IMU_Compute_Data>:

void IMU_Compute_Data(imu_t *imu) {
 80026d8:	b5b0      	push	{r4, r5, r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
	// Convert raw data to float values (/16834.0f for accelerometer -> in g, /131.0f for gyroscope)
	imu->ax = imu->ax * (1-IMU_EMA_ALPHA) + ((imu->pData[0] << 8) | imu->pData[1]) / 16384.0f * 9.81f * IMU_EMA_ALPHA;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff5f 	bl	80005a8 <__aeabi_f2d>
 80026ea:	a3a9      	add	r3, pc, #676	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 80026ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f0:	f7fd ffb2 	bl	8000658 <__aeabi_dmul>
 80026f4:	4602      	mov	r2, r0
 80026f6:	460b      	mov	r3, r1
 80026f8:	4614      	mov	r4, r2
 80026fa:	461d      	mov	r5, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	799b      	ldrb	r3, [r3, #6]
 8002700:	b2db      	uxtb	r3, r3
 8002702:	021b      	lsls	r3, r3, #8
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	79d2      	ldrb	r2, [r2, #7]
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	4313      	orrs	r3, r2
 800270c:	ee07 3a90 	vmov	s15, r3
 8002710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002714:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8002998 <IMU_Compute_Data+0x2c0>
 8002718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800271c:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 800299c <IMU_Compute_Data+0x2c4>
 8002720:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002724:	ee17 0a90 	vmov	r0, s15
 8002728:	f7fd ff3e 	bl	80005a8 <__aeabi_f2d>
 800272c:	a396      	add	r3, pc, #600	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 800272e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002732:	f7fd ff91 	bl	8000658 <__aeabi_dmul>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4620      	mov	r0, r4
 800273c:	4629      	mov	r1, r5
 800273e:	f7fd fdd5 	bl	80002ec <__adddf3>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	4610      	mov	r0, r2
 8002748:	4619      	mov	r1, r3
 800274a:	f7fe fa7d 	bl	8000c48 <__aeabi_d2f>
 800274e:	4602      	mov	r2, r0
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	615a      	str	r2, [r3, #20]
	imu->ay = imu->ay * (1-IMU_EMA_ALPHA) + ((imu->pData[2] << 8) | imu->pData[3]) / 16384.0f * 9.81f * IMU_EMA_ALPHA;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd ff25 	bl	80005a8 <__aeabi_f2d>
 800275e:	a38c      	add	r3, pc, #560	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 8002760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002764:	f7fd ff78 	bl	8000658 <__aeabi_dmul>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4614      	mov	r4, r2
 800276e:	461d      	mov	r5, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	7a1b      	ldrb	r3, [r3, #8]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	021b      	lsls	r3, r3, #8
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	7a52      	ldrb	r2, [r2, #9]
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	4313      	orrs	r3, r2
 8002780:	ee07 3a90 	vmov	s15, r3
 8002784:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002788:	eddf 6a83 	vldr	s13, [pc, #524]	@ 8002998 <IMU_Compute_Data+0x2c0>
 800278c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002790:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 800299c <IMU_Compute_Data+0x2c4>
 8002794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002798:	ee17 0a90 	vmov	r0, s15
 800279c:	f7fd ff04 	bl	80005a8 <__aeabi_f2d>
 80027a0:	a379      	add	r3, pc, #484	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 80027a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a6:	f7fd ff57 	bl	8000658 <__aeabi_dmul>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4620      	mov	r0, r4
 80027b0:	4629      	mov	r1, r5
 80027b2:	f7fd fd9b 	bl	80002ec <__adddf3>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4610      	mov	r0, r2
 80027bc:	4619      	mov	r1, r3
 80027be:	f7fe fa43 	bl	8000c48 <__aeabi_d2f>
 80027c2:	4602      	mov	r2, r0
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	619a      	str	r2, [r3, #24]
	imu->az = imu->az * (1-IMU_EMA_ALPHA) + ((imu->pData[4] << 8) | imu->pData[5])/ 16384.0f * 9.81f*IMU_EMA_ALPHA;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fd feeb 	bl	80005a8 <__aeabi_f2d>
 80027d2:	a36f      	add	r3, pc, #444	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 80027d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d8:	f7fd ff3e 	bl	8000658 <__aeabi_dmul>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4614      	mov	r4, r2
 80027e2:	461d      	mov	r5, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	7a9b      	ldrb	r3, [r3, #10]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	7ad2      	ldrb	r2, [r2, #11]
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	4313      	orrs	r3, r2
 80027f4:	ee07 3a90 	vmov	s15, r3
 80027f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027fc:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8002998 <IMU_Compute_Data+0x2c0>
 8002800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002804:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800299c <IMU_Compute_Data+0x2c4>
 8002808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800280c:	ee17 0a90 	vmov	r0, s15
 8002810:	f7fd feca 	bl	80005a8 <__aeabi_f2d>
 8002814:	a35c      	add	r3, pc, #368	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 8002816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281a:	f7fd ff1d 	bl	8000658 <__aeabi_dmul>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4620      	mov	r0, r4
 8002824:	4629      	mov	r1, r5
 8002826:	f7fd fd61 	bl	80002ec <__adddf3>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	f7fe fa09 	bl	8000c48 <__aeabi_d2f>
 8002836:	4602      	mov	r2, r0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	61da      	str	r2, [r3, #28]
	imu->wx = imu->wx * (1-IMU_EMA_ALPHA) + ((imu->pData[8] << 8) | imu->pData[9]) / 131.0f * IMU_EMA_ALPHA;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4618      	mov	r0, r3
 8002842:	f7fd feb1 	bl	80005a8 <__aeabi_f2d>
 8002846:	a352      	add	r3, pc, #328	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	f7fd ff04 	bl	8000658 <__aeabi_dmul>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4614      	mov	r4, r2
 8002856:	461d      	mov	r5, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	7b9b      	ldrb	r3, [r3, #14]
 800285c:	b2db      	uxtb	r3, r3
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	7bd2      	ldrb	r2, [r2, #15]
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	4313      	orrs	r3, r2
 8002868:	ee07 3a90 	vmov	s15, r3
 800286c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002870:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80029a0 <IMU_Compute_Data+0x2c8>
 8002874:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002878:	ee16 0a90 	vmov	r0, s13
 800287c:	f7fd fe94 	bl	80005a8 <__aeabi_f2d>
 8002880:	a341      	add	r3, pc, #260	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 8002882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002886:	f7fd fee7 	bl	8000658 <__aeabi_dmul>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	4620      	mov	r0, r4
 8002890:	4629      	mov	r1, r5
 8002892:	f7fd fd2b 	bl	80002ec <__adddf3>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4610      	mov	r0, r2
 800289c:	4619      	mov	r1, r3
 800289e:	f7fe f9d3 	bl	8000c48 <__aeabi_d2f>
 80028a2:	4602      	mov	r2, r0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	621a      	str	r2, [r3, #32]
	imu->wy = imu->wy * (1-IMU_EMA_ALPHA) + ((imu->pData[10] << 8) | imu->pData[11]) / 131.0f * IMU_EMA_ALPHA;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fd fe7b 	bl	80005a8 <__aeabi_f2d>
 80028b2:	a337      	add	r3, pc, #220	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 80028b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b8:	f7fd fece 	bl	8000658 <__aeabi_dmul>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4614      	mov	r4, r2
 80028c2:	461d      	mov	r5, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	7c1b      	ldrb	r3, [r3, #16]
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	021b      	lsls	r3, r3, #8
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	7c52      	ldrb	r2, [r2, #17]
 80028d0:	b2d2      	uxtb	r2, r2
 80028d2:	4313      	orrs	r3, r2
 80028d4:	ee07 3a90 	vmov	s15, r3
 80028d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028dc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80029a0 <IMU_Compute_Data+0x2c8>
 80028e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80028e4:	ee16 0a90 	vmov	r0, s13
 80028e8:	f7fd fe5e 	bl	80005a8 <__aeabi_f2d>
 80028ec:	a326      	add	r3, pc, #152	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 80028ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f2:	f7fd feb1 	bl	8000658 <__aeabi_dmul>
 80028f6:	4602      	mov	r2, r0
 80028f8:	460b      	mov	r3, r1
 80028fa:	4620      	mov	r0, r4
 80028fc:	4629      	mov	r1, r5
 80028fe:	f7fd fcf5 	bl	80002ec <__adddf3>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4610      	mov	r0, r2
 8002908:	4619      	mov	r1, r3
 800290a:	f7fe f99d 	bl	8000c48 <__aeabi_d2f>
 800290e:	4602      	mov	r2, r0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	625a      	str	r2, [r3, #36]	@ 0x24
	imu->wz = imu->wz * (1-IMU_EMA_ALPHA) + ((imu->pData[12] << 8) | imu->pData[13]) / 131.0f * IMU_EMA_ALPHA;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002918:	4618      	mov	r0, r3
 800291a:	f7fd fe45 	bl	80005a8 <__aeabi_f2d>
 800291e:	a31c      	add	r3, pc, #112	@ (adr r3, 8002990 <IMU_Compute_Data+0x2b8>)
 8002920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002924:	f7fd fe98 	bl	8000658 <__aeabi_dmul>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	4614      	mov	r4, r2
 800292e:	461d      	mov	r5, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	7c9b      	ldrb	r3, [r3, #18]
 8002934:	b2db      	uxtb	r3, r3
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	7cd2      	ldrb	r2, [r2, #19]
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	4313      	orrs	r3, r2
 8002940:	ee07 3a90 	vmov	s15, r3
 8002944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002948:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80029a0 <IMU_Compute_Data+0x2c8>
 800294c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002950:	ee16 0a90 	vmov	r0, s13
 8002954:	f7fd fe28 	bl	80005a8 <__aeabi_f2d>
 8002958:	a30b      	add	r3, pc, #44	@ (adr r3, 8002988 <IMU_Compute_Data+0x2b0>)
 800295a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295e:	f7fd fe7b 	bl	8000658 <__aeabi_dmul>
 8002962:	4602      	mov	r2, r0
 8002964:	460b      	mov	r3, r1
 8002966:	4620      	mov	r0, r4
 8002968:	4629      	mov	r1, r5
 800296a:	f7fd fcbf 	bl	80002ec <__adddf3>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4610      	mov	r0, r2
 8002974:	4619      	mov	r1, r3
 8002976:	f7fe f967 	bl	8000c48 <__aeabi_d2f>
 800297a:	4602      	mov	r2, r0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002980:	bf00      	nop
 8002982:	3708      	adds	r7, #8
 8002984:	46bd      	mov	sp, r7
 8002986:	bdb0      	pop	{r4, r5, r7, pc}
 8002988:	0d4562e1 	.word	0x0d4562e1
 800298c:	3fa861a6 	.word	0x3fa861a6
 8002990:	9f2ba9d2 	.word	0x9f2ba9d2
 8002994:	3fee79e5 	.word	0x3fee79e5
 8002998:	46800000 	.word	0x46800000
 800299c:	411cf5c3 	.word	0x411cf5c3
 80029a0:	43030000 	.word	0x43030000
 80029a4:	00000000 	.word	0x00000000

080029a8 <PowerModule_init>:
#include "headers/power_module.h"
#include "headers/display.h"
#include "gpio.h"

void PowerModule_init(power_module_t *power_module, ADC_HandleTypeDef *hadc){
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
	power_module->warning_limit = WARNING_LIMIT; // Imposta il limite di avviso
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a34      	ldr	r2, [pc, #208]	@ (8002a88 <PowerModule_init+0xe0>)
 80029b6:	605a      	str	r2, [r3, #4]
	power_module->stop_limit = STOP_LIMIT; // Imposta il limite di stop
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a34      	ldr	r2, [pc, #208]	@ (8002a8c <PowerModule_init+0xe4>)
 80029bc:	609a      	str	r2, [r3, #8]
	power_module->warning_issued = 0; // Inizializza il flag di avviso
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	731a      	strb	r2, [r3, #12]
	power_module->stop_issued = 0; // Inizializza il flag di stop
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	735a      	strb	r2, [r3, #13]
	power_module->hadc = *hadc; // Initialize ADC handle
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	3364      	adds	r3, #100	@ 0x64
 80029d0:	4611      	mov	r1, r2
 80029d2:	2248      	movs	r2, #72	@ 0x48
 80029d4:	4618      	mov	r0, r3
 80029d6:	f007 fb4b 	bl	800a070 <memcpy>

	HAL_ADC_Start(&power_module->hadc);  // Avvia manualmente
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3364      	adds	r3, #100	@ 0x64
 80029de:	4618      	mov	r0, r3
 80029e0:	f001 fba0 	bl	8004124 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&power_module->hadc, 10) == HAL_OK) {  // Timeout corto
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3364      	adds	r3, #100	@ 0x64
 80029e8:	210a      	movs	r1, #10
 80029ea:	4618      	mov	r0, r3
 80029ec:	f001 fc9f 	bl	800432e <HAL_ADC_PollForConversion>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d11f      	bne.n	8002a36 <PowerModule_init+0x8e>
		power_module->voltage = HAL_ADC_GetValue(&power_module->hadc) / SLOPE - OFFSET;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3364      	adds	r3, #100	@ 0x64
 80029fa:	4618      	mov	r0, r3
 80029fc:	f001 fd22 	bl	8004444 <HAL_ADC_GetValue>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd fdae 	bl	8000564 <__aeabi_ui2d>
 8002a08:	a31b      	add	r3, pc, #108	@ (adr r3, 8002a78 <PowerModule_init+0xd0>)
 8002a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0e:	f7fd ff4d 	bl	80008ac <__aeabi_ddiv>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	a319      	add	r3, pc, #100	@ (adr r3, 8002a80 <PowerModule_init+0xd8>)
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	f7fd fc62 	bl	80002e8 <__aeabi_dsub>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f7fe f90c 	bl	8000c48 <__aeabi_d2f>
 8002a30:	4602      	mov	r2, r0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&power_module->hadc);  // Ferma lADC dopo la conversione
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3364      	adds	r3, #100	@ 0x64
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f001 fc44 	bl	80042c8 <HAL_ADC_Stop>

	// Inizializza l'accumulatore
	for (int i = 0; i < ACCUMULATOR_SIZE; i++) {
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	e00a      	b.n	8002a5c <PowerModule_init+0xb4>
		power_module->accumulator[i] = power_module->voltage; // Inizializza con il primo valore letto
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < ACCUMULATOR_SIZE; i++) {
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2b13      	cmp	r3, #19
 8002a60:	ddf1      	ble.n	8002a46 <PowerModule_init+0x9e>
	}
	power_module->accumulator_idx = 0; // Inizializza l'indice dell'accumulatore
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	f3af 8000 	nop.w
 8002a78:	e147ae14 	.word	0xe147ae14
 8002a7c:	405c847a 	.word	0x405c847a
 8002a80:	c540196f 	.word	0xc540196f
 8002a84:	3fb12c42 	.word	0x3fb12c42
 8002a88:	41b00000 	.word	0x41b00000
 8002a8c:	41a00000 	.word	0x41a00000

08002a90 <Robot_init>:
stepper_t stepper_l;

imu_t imu;
power_module_t power_module;

void Robot_init(){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af02      	add	r7, sp, #8
	HAL_TIM_Base_Start_IT(&htim6);						// Display timer (0.1MHz)
 8002a96:	4824      	ldr	r0, [pc, #144]	@ (8002b28 <Robot_init+0x98>)
 8002a98:	f005 fafc 	bl	8008094 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);						// Timeline
 8002a9c:	4823      	ldr	r0, [pc, #140]	@ (8002b2c <Robot_init+0x9c>)
 8002a9e:	f005 faf9 	bl	8008094 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim10);						// Stepper timer
 8002aa2:	4823      	ldr	r0, [pc, #140]	@ (8002b30 <Robot_init+0xa0>)
 8002aa4:	f005 faf6 	bl	8008094 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);		// Encoder right
 8002aa8:	213c      	movs	r1, #60	@ 0x3c
 8002aaa:	4822      	ldr	r0, [pc, #136]	@ (8002b34 <Robot_init+0xa4>)
 8002aac:	f005 fd20 	bl	80084f0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);		// Encoder left
 8002ab0:	213c      	movs	r1, #60	@ 0x3c
 8002ab2:	4821      	ldr	r0, [pc, #132]	@ (8002b38 <Robot_init+0xa8>)
 8002ab4:	f005 fd1c 	bl	80084f0 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);			// Stepper left
 8002ab8:	2104      	movs	r1, #4
 8002aba:	4820      	ldr	r0, [pc, #128]	@ (8002b3c <Robot_init+0xac>)
 8002abc:	f005 fbaa 	bl	8008214 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_1);			// Stepper right
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	481f      	ldr	r0, [pc, #124]	@ (8002b40 <Robot_init+0xb0>)
 8002ac4:	f005 fba6 	bl	8008214 <HAL_TIM_PWM_Start>

	// IMU Init to do
	IMU_Init(&imu, &hi2c1, MPU_6050_ADDR); // Initialize IMU with I2C handler, address, and buffer size
 8002ac8:	22d0      	movs	r2, #208	@ 0xd0
 8002aca:	491e      	ldr	r1, [pc, #120]	@ (8002b44 <Robot_init+0xb4>)
 8002acc:	481e      	ldr	r0, [pc, #120]	@ (8002b48 <Robot_init+0xb8>)
 8002ace:	f7ff fd6d 	bl	80025ac <IMU_Init>

	Encoder_init(&encoder_l, &htim3, &htim7, -1);
 8002ad2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ad6:	4a15      	ldr	r2, [pc, #84]	@ (8002b2c <Robot_init+0x9c>)
 8002ad8:	4916      	ldr	r1, [pc, #88]	@ (8002b34 <Robot_init+0xa4>)
 8002ada:	481c      	ldr	r0, [pc, #112]	@ (8002b4c <Robot_init+0xbc>)
 8002adc:	f7ff fd24 	bl	8002528 <Encoder_init>
	Stepper_init(&stepper_l, &htim5, TIM_CHANNEL_1, &encoder_l, GPIOA, GPIO_PIN_4);
 8002ae0:	2310      	movs	r3, #16
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b50 <Robot_init+0xc0>)
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <Robot_init+0xbc>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	4914      	ldr	r1, [pc, #80]	@ (8002b40 <Robot_init+0xb0>)
 8002aee:	4819      	ldr	r0, [pc, #100]	@ (8002b54 <Robot_init+0xc4>)
 8002af0:	f000 f904 	bl	8002cfc <Stepper_init>

	Encoder_init(&encoder_r, &htim4, &htim7, 1);
 8002af4:	2301      	movs	r3, #1
 8002af6:	4a0d      	ldr	r2, [pc, #52]	@ (8002b2c <Robot_init+0x9c>)
 8002af8:	490f      	ldr	r1, [pc, #60]	@ (8002b38 <Robot_init+0xa8>)
 8002afa:	4817      	ldr	r0, [pc, #92]	@ (8002b58 <Robot_init+0xc8>)
 8002afc:	f7ff fd14 	bl	8002528 <Encoder_init>
	Stepper_init(&stepper_r, &htim2, TIM_CHANNEL_2, &encoder_r, GPIOB, GPIO_PIN_0);
 8002b00:	2301      	movs	r3, #1
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	4b15      	ldr	r3, [pc, #84]	@ (8002b5c <Robot_init+0xcc>)
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <Robot_init+0xc8>)
 8002b0a:	2204      	movs	r2, #4
 8002b0c:	490b      	ldr	r1, [pc, #44]	@ (8002b3c <Robot_init+0xac>)
 8002b0e:	4814      	ldr	r0, [pc, #80]	@ (8002b60 <Robot_init+0xd0>)
 8002b10:	f000 f8f4 	bl	8002cfc <Stepper_init>

	PowerModule_init(&power_module, &hadc1);
 8002b14:	4913      	ldr	r1, [pc, #76]	@ (8002b64 <Robot_init+0xd4>)
 8002b16:	4814      	ldr	r0, [pc, #80]	@ (8002b68 <Robot_init+0xd8>)
 8002b18:	f7ff ff46 	bl	80029a8 <PowerModule_init>

	MAX72_init(&display);
 8002b1c:	4813      	ldr	r0, [pc, #76]	@ (8002b6c <Robot_init+0xdc>)
 8002b1e:	f000 f961 	bl	8002de4 <MAX72_init>
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	20000828 	.word	0x20000828
 8002b2c:	20000870 	.word	0x20000870
 8002b30:	200008b8 	.word	0x200008b8
 8002b34:	20000750 	.word	0x20000750
 8002b38:	20000798 	.word	0x20000798
 8002b3c:	20000708 	.word	0x20000708
 8002b40:	200007e0 	.word	0x200007e0
 8002b44:	200005f4 	.word	0x200005f4
 8002b48:	200009c8 	.word	0x200009c8
 8002b4c:	20000990 	.word	0x20000990
 8002b50:	40020000 	.word	0x40020000
 8002b54:	200009a4 	.word	0x200009a4
 8002b58:	20000958 	.word	0x20000958
 8002b5c:	40020400 	.word	0x40020400
 8002b60:	2000096c 	.word	0x2000096c
 8002b64:	200005ac 	.word	0x200005ac
 8002b68:	200009f8 	.word	0x200009f8
 8002b6c:	20000aa4 	.word	0x20000aa4

08002b70 <speed_control>:
#include <math.h>

#define KP 350 // Manually tuned proportional gain
#define KI 890 // MATLAB tuned integral gain

void speed_control(stepper_t *stepper){
 8002b70:	b5b0      	push	{r4, r5, r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	Encoder_read(stepper->encoder);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fcc1 	bl	8002504 <Encoder_read>

	float e = stepper->setpoint_speed - stepper->encoder->speed;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b94:	edc7 7a03 	vstr	s15, [r7, #12]

	stepper->frequency += e / ANGLE_STEP; // Integral only controller
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fd03 	bl	80005a8 <__aeabi_f2d>
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	460d      	mov	r5, r1
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f7fd fcfe 	bl	80005a8 <__aeabi_f2d>
 8002bac:	a349      	add	r3, pc, #292	@ (adr r3, 8002cd4 <speed_control+0x164>)
 8002bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb2:	f7fd fe7b 	bl	80008ac <__aeabi_ddiv>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4620      	mov	r0, r4
 8002bbc:	4629      	mov	r1, r5
 8002bbe:	f7fd fb95 	bl	80002ec <__adddf3>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f7fe f83d 	bl	8000c48 <__aeabi_d2f>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	60da      	str	r2, [r3, #12]


//	stepper->frequency += KP*e + (KI * SAMPLING_PERIOD) * (e+stepper->last_error);
//	stepper->last_error = e;

	uint8_t sign = stepper->frequency > 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be2:	bfcc      	ite	gt
 8002be4:	2301      	movgt	r3, #1
 8002be6:	2300      	movle	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	72fb      	strb	r3, [r7, #11]

	if (fabs(stepper->frequency) > 9000) {
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bf2:	eef0 7ae7 	vabs.f32	s15, s15
 8002bf6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002cc0 <speed_control+0x150>
 8002bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c02:	dd07      	ble.n	8002c14 <speed_control+0xa4>
		stepper->frequency = 9000 * (sign?1:-1); // Limit frequency to 9000 Hz
 8002c04:	7afb      	ldrb	r3, [r7, #11]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <speed_control+0x9e>
 8002c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8002cc4 <speed_control+0x154>)
 8002c0c:	e000      	b.n	8002c10 <speed_control+0xa0>
 8002c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8002cc8 <speed_control+0x158>)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	60da      	str	r2, [r3, #12]
	}

	HAL_GPIO_WritePin(stepper->DIR_PORT, stepper->DIR_PIN, (stepper->encoder->direction_invert > 0 ? sign : !sign));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	8c19      	ldrh	r1, [r3, #32]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	dc06      	bgt.n	8002c38 <speed_control+0xc8>
 8002c2a:	7afb      	ldrb	r3, [r7, #11]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	bf0c      	ite	eq
 8002c30:	2301      	moveq	r3, #1
 8002c32:	2300      	movne	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e000      	b.n	8002c3a <speed_control+0xca>
 8002c38:	7afb      	ldrb	r3, [r7, #11]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	f002 fdd4 	bl	80057e8 <HAL_GPIO_WritePin>

	stepper->tim->ARR = fabs(1/stepper->frequency)*HCLK-1; // period = (1+ARR)*(1+PSC)/HCLK;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c4e:	eef0 7ae7 	vabs.f32	s15, s15
 8002c52:	ee17 0a90 	vmov	r0, s15
 8002c56:	f7fd fca7 	bl	80005a8 <__aeabi_f2d>
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	460d      	mov	r5, r1
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ccc <speed_control+0x15c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fc7e 	bl	8000564 <__aeabi_ui2d>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	4629      	mov	r1, r5
 8002c70:	f7fd fcf2 	bl	8000658 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f04f 0200 	mov.w	r2, #0
 8002c80:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <speed_control+0x160>)
 8002c82:	f7fd fb31 	bl	80002e8 <__aeabi_dsub>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4610      	mov	r0, r2
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	695c      	ldr	r4, [r3, #20]
 8002c92:	f7fd ffb9 	bl	8000c08 <__aeabi_d2uiz>
 8002c96:	4603      	mov	r3, r0
 8002c98:	62e3      	str	r3, [r4, #44]	@ 0x2c
	*stepper->CCR = (stepper->tim->ARR+1)/2;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	0852      	lsrs	r2, r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]
	stepper->tim->EGR = TIM_EGR_UG;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	615a      	str	r2, [r3, #20]
}
 8002cb2:	bf00      	nop
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bdb0      	pop	{r4, r5, r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	f3af 8000 	nop.w
 8002cc0:	460ca000 	.word	0x460ca000
 8002cc4:	460ca000 	.word	0x460ca000
 8002cc8:	c60ca000 	.word	0xc60ca000
 8002ccc:	20000954 	.word	0x20000954
 8002cd0:	3ff00000 	.word	0x3ff00000
 8002cd4:	e362eeeb 	.word	0xe362eeeb
 8002cd8:	3f5015bf 	.word	0x3f5015bf

08002cdc <set_speed>:

void set_speed(stepper_t *stepper, float speed){
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	ed87 0a00 	vstr	s0, [r7]
	stepper->setpoint_speed = speed;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	609a      	str	r2, [r3, #8]
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
	...

08002cfc <Stepper_init>:

void Stepper_init(stepper_t *stepper, TIM_HandleTypeDef *htim, uint32_t tim_channel,
		encoder_t *encoder, GPIO_TypeDef *DIR_PORT, uint16_t DIR_PIN){
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
 8002d08:	603b      	str	r3, [r7, #0]
	stepper->angle_step = ANGLE_STEP;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4a34      	ldr	r2, [pc, #208]	@ (8002de0 <Stepper_init+0xe4>)
 8002d0e:	605a      	str	r2, [r3, #4]
	stepper->tim = htim->Instance;
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	615a      	str	r2, [r3, #20]
	stepper->DIR_PORT = DIR_PORT;
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	61da      	str	r2, [r3, #28]
	stepper->DIR_PIN = DIR_PIN;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8bba      	ldrh	r2, [r7, #28]
 8002d22:	841a      	strh	r2, [r3, #32]
	switch (tim_channel){
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b0c      	cmp	r3, #12
 8002d28:	d838      	bhi.n	8002d9c <Stepper_init+0xa0>
 8002d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d30 <Stepper_init+0x34>)
 8002d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d30:	08002d65 	.word	0x08002d65
 8002d34:	08002d9d 	.word	0x08002d9d
 8002d38:	08002d9d 	.word	0x08002d9d
 8002d3c:	08002d9d 	.word	0x08002d9d
 8002d40:	08002d73 	.word	0x08002d73
 8002d44:	08002d9d 	.word	0x08002d9d
 8002d48:	08002d9d 	.word	0x08002d9d
 8002d4c:	08002d9d 	.word	0x08002d9d
 8002d50:	08002d81 	.word	0x08002d81
 8002d54:	08002d9d 	.word	0x08002d9d
 8002d58:	08002d9d 	.word	0x08002d9d
 8002d5c:	08002d9d 	.word	0x08002d9d
 8002d60:	08002d8f 	.word	0x08002d8f
	case TIM_CHANNEL_1:
		stepper->CCR = &stepper->tim->CCR1;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	619a      	str	r2, [r3, #24]
		break;
 8002d70:	e018      	b.n	8002da4 <Stepper_init+0xa8>
	case TIM_CHANNEL_2:
		stepper->CCR = &stepper->tim->CCR2;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	619a      	str	r2, [r3, #24]
		break;
 8002d7e:	e011      	b.n	8002da4 <Stepper_init+0xa8>
	case TIM_CHANNEL_3:
		stepper->CCR = &stepper->tim->CCR3;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	619a      	str	r2, [r3, #24]
		break;
 8002d8c:	e00a      	b.n	8002da4 <Stepper_init+0xa8>
	case TIM_CHANNEL_4:
		stepper->CCR = &stepper->tim->CCR4;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	619a      	str	r2, [r3, #24]
		break;
 8002d9a:	e003      	b.n	8002da4 <Stepper_init+0xa8>
	default:
		stepper->CCR = NULL;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	619a      	str	r2, [r3, #24]
		break;
 8002da2:	bf00      	nop
	}

	if (stepper->CCR != NULL)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <Stepper_init+0xb8>
		*stepper->CCR = 0; // Disattiva il PWM (duty cycle 0)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]

	stepper->encoder = encoder;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	611a      	str	r2, [r3, #16]
	stepper->setpoint_speed = 0;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	609a      	str	r2, [r3, #8]
	stepper->frequency = 0;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	60da      	str	r2, [r3, #12]
	stepper->last_error = 0;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
}
 8002dd2:	bf00      	nop
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	3a80adff 	.word	0x3a80adff

08002de4 <MAX72_init>:
    {0x0C, 0x01}, // Shutdown Register: normal operation
    {0x0F, 0x00}  // Display Test: off
};

void MAX72_init(display_t *display)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[8];
    for (uint8_t cmd=0; cmd<5; cmd++) {
 8002dec:	2300      	movs	r3, #0
 8002dee:	75fb      	strb	r3, [r7, #23]
 8002df0:	e035      	b.n	8002e5e <MAX72_init+0x7a>
        // riempi txBuf con 4 volte InitCommands[cmd]
        for (uint8_t dev=0; dev<4; dev++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	75bb      	strb	r3, [r7, #22]
 8002df6:	e01a      	b.n	8002e2e <MAX72_init+0x4a>
            txBuf[dev*2]   = InitCommands[cmd][0];
 8002df8:	7dfa      	ldrb	r2, [r7, #23]
 8002dfa:	7dbb      	ldrb	r3, [r7, #22]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	4929      	ldr	r1, [pc, #164]	@ (8002ea4 <MAX72_init+0xc0>)
 8002e00:	f811 2012 	ldrb.w	r2, [r1, r2, lsl #1]
 8002e04:	3318      	adds	r3, #24
 8002e06:	443b      	add	r3, r7
 8002e08:	f803 2c0c 	strb.w	r2, [r3, #-12]
            txBuf[dev*2+1] = InitCommands[cmd][1];
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
 8002e0e:	7dba      	ldrb	r2, [r7, #22]
 8002e10:	0052      	lsls	r2, r2, #1
 8002e12:	3201      	adds	r2, #1
 8002e14:	4923      	ldr	r1, [pc, #140]	@ (8002ea4 <MAX72_init+0xc0>)
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	440b      	add	r3, r1
 8002e1a:	7859      	ldrb	r1, [r3, #1]
 8002e1c:	f102 0318 	add.w	r3, r2, #24
 8002e20:	443b      	add	r3, r7
 8002e22:	460a      	mov	r2, r1
 8002e24:	f803 2c0c 	strb.w	r2, [r3, #-12]
        for (uint8_t dev=0; dev<4; dev++) {
 8002e28:	7dbb      	ldrb	r3, [r7, #22]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	75bb      	strb	r3, [r7, #22]
 8002e2e:	7dbb      	ldrb	r3, [r7, #22]
 8002e30:	2b03      	cmp	r3, #3
 8002e32:	d9e1      	bls.n	8002df8 <MAX72_init+0x14>
        }
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); // CS
 8002e34:	2200      	movs	r2, #0
 8002e36:	2110      	movs	r1, #16
 8002e38:	481b      	ldr	r0, [pc, #108]	@ (8002ea8 <MAX72_init+0xc4>)
 8002e3a:	f002 fcd5 	bl	80057e8 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi2, txBuf, sizeof(txBuf), HAL_MAX_DELAY);
 8002e3e:	f107 010c 	add.w	r1, r7, #12
 8002e42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e46:	2208      	movs	r2, #8
 8002e48:	4818      	ldr	r0, [pc, #96]	@ (8002eac <MAX72_init+0xc8>)
 8002e4a:	f004 feb2 	bl	8007bb2 <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); // CS
 8002e4e:	2201      	movs	r2, #1
 8002e50:	2110      	movs	r1, #16
 8002e52:	4815      	ldr	r0, [pc, #84]	@ (8002ea8 <MAX72_init+0xc4>)
 8002e54:	f002 fcc8 	bl	80057e8 <HAL_GPIO_WritePin>
    for (uint8_t cmd=0; cmd<5; cmd++) {
 8002e58:	7dfb      	ldrb	r3, [r7, #23]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	75fb      	strb	r3, [r7, #23]
 8002e5e:	7dfb      	ldrb	r3, [r7, #23]
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d9c6      	bls.n	8002df2 <MAX72_init+0xe>
    }

    display->data_count = 0; // Inizializza il numero di dati a 0
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    display->current_index = 0; // Inizializza l'indice corrente a 0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    display->data_duration = 5; // Imposta la durata di visualizzazione a 5 secondi
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2205      	movs	r2, #5
 8002e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    display->change_enabled = 1; // Abilita il cambio automatico dei dati
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    display->update_enabled = 1; // Abilita l'aggiornamento automatico dei dati
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    display->last_change_time = HAL_GetTick(); // Inizializza il tempo dell'ultimo cambio a ora corrente
 8002e8c:	f001 f8d6 	bl	800403c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	649a      	str	r2, [r3, #72]	@ 0x48
    MAX72_Clear(); // Pulisce il display all'inizio
 8002e96:	f000 f847 	bl	8002f28 <MAX72_Clear>
}
 8002e9a:	bf00      	nop
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	0800c290 	.word	0x0800c290
 8002ea8:	40020400 	.word	0x40020400
 8002eac:	200006ac 	.word	0x200006ac

08002eb0 <MAX72_SendRow>:

void MAX72_SendRow(uint8_t row, uint8_t pattern[DEV_NUM])
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	71fb      	strb	r3, [r7, #7]
    uint8_t txBuf[8];
    // pattern[i] = dato per il modulo i
    for (uint8_t dev=0; dev<DEV_NUM; dev++) {
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	75fb      	strb	r3, [r7, #23]
 8002ec0:	e014      	b.n	8002eec <MAX72_SendRow+0x3c>
        txBuf[dev*2]   = row;          // registro DIG[row]
 8002ec2:	7dfb      	ldrb	r3, [r7, #23]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	3318      	adds	r3, #24
 8002ec8:	443b      	add	r3, r7
 8002eca:	79fa      	ldrb	r2, [r7, #7]
 8002ecc:	f803 2c0c 	strb.w	r2, [r3, #-12]
        txBuf[dev*2+1] = pattern[dev]; // iesimo byte di dati
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	441a      	add	r2, r3
 8002ed6:	7dfb      	ldrb	r3, [r7, #23]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	3301      	adds	r3, #1
 8002edc:	7812      	ldrb	r2, [r2, #0]
 8002ede:	3318      	adds	r3, #24
 8002ee0:	443b      	add	r3, r7
 8002ee2:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t dev=0; dev<DEV_NUM; dev++) {
 8002ee6:	7dfb      	ldrb	r3, [r7, #23]
 8002ee8:	3301      	adds	r3, #1
 8002eea:	75fb      	strb	r3, [r7, #23]
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
 8002eee:	2b03      	cmp	r3, #3
 8002ef0:	d9e7      	bls.n	8002ec2 <MAX72_SendRow+0x12>
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2110      	movs	r1, #16
 8002ef6:	480a      	ldr	r0, [pc, #40]	@ (8002f20 <MAX72_SendRow+0x70>)
 8002ef8:	f002 fc76 	bl	80057e8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, txBuf, sizeof(txBuf), HAL_MAX_DELAY);
 8002efc:	f107 010c 	add.w	r1, r7, #12
 8002f00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f04:	2208      	movs	r2, #8
 8002f06:	4807      	ldr	r0, [pc, #28]	@ (8002f24 <MAX72_SendRow+0x74>)
 8002f08:	f004 fe53 	bl	8007bb2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	2110      	movs	r1, #16
 8002f10:	4803      	ldr	r0, [pc, #12]	@ (8002f20 <MAX72_SendRow+0x70>)
 8002f12:	f002 fc69 	bl	80057e8 <HAL_GPIO_WritePin>
}
 8002f16:	bf00      	nop
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40020400 	.word	0x40020400
 8002f24:	200006ac 	.word	0x200006ac

08002f28 <MAX72_Clear>:

void MAX72_Clear(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
	uint8_t emptyPattern[4] = {0, 0, 0, 0};
 8002f2e:	2300      	movs	r3, #0
 8002f30:	603b      	str	r3, [r7, #0]
	    for (uint8_t row=1; row<=8; row++) {
 8002f32:	2301      	movs	r3, #1
 8002f34:	71fb      	strb	r3, [r7, #7]
 8002f36:	e008      	b.n	8002f4a <MAX72_Clear+0x22>
	        MAX72_SendRow(row, emptyPattern);
 8002f38:	463a      	mov	r2, r7
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff ffb6 	bl	8002eb0 <MAX72_SendRow>
	    for (uint8_t row=1; row<=8; row++) {
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	3301      	adds	r3, #1
 8002f48:	71fb      	strb	r3, [r7, #7]
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d9f3      	bls.n	8002f38 <MAX72_Clear+0x10>
	    }
}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <MAX72_Add_Data>:

void MAX72_Add_Data(display_t *display, display_data_t *data) {
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	6039      	str	r1, [r7, #0]
	if (display->data_count < MAX_DATA_LENGTH) {
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f6a:	2b07      	cmp	r3, #7
 8002f6c:	d813      	bhi.n	8002f96 <MAX72_Add_Data+0x3c>
		display->data[display->data_count] = *data; // Aggiungi i dati al display
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6839      	ldr	r1, [r7, #0]
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002f82:	e883 0003 	stmia.w	r3, {r0, r1}
		display->data_count++; // Incrementa il conteggio dei dati
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	}

	if (display->data_count == 1) {
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d103      	bne.n	8002fa8 <MAX72_Add_Data+0x4e>
		MAX72_Change_Data(display,1); // Se  il primo dato, aggiorna subito il display
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f900 	bl	80031a8 <MAX72_Change_Data>
	}
}
 8002fa8:	bf00      	nop
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <MAX72_Update_Data>:

void MAX72_Update_Data(display_t *display) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
	if (display->data_count == 0 || !display->update_enabled) {
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f000 80e3 	beq.w	800318a <MAX72_Update_Data+0x1da>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 80dd 	beq.w	800318a <MAX72_Update_Data+0x1da>
		return; // Non ci sono dati da visualizzare
	}

	display_data_t *current_data = &display->data[display->current_index];
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	4413      	add	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]

	switch (current_data->settings) {
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	791b      	ldrb	r3, [r3, #4]
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	f200 80da 	bhi.w	800319c <MAX72_Update_Data+0x1ec>
 8002fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff0 <MAX72_Update_Data+0x40>)
 8002fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fee:	bf00      	nop
 8002ff0:	08003001 	.word	0x08003001
 8002ff4:	0800311d 	.word	0x0800311d
 8002ff8:	08003143 	.word	0x08003143
 8002ffc:	0800315d 	.word	0x0800315d
		case PRINT_INT:
			switch(current_data->type) {
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	799b      	ldrb	r3, [r3, #6]
 8003004:	2b09      	cmp	r3, #9
 8003006:	f200 80c2 	bhi.w	800318e <MAX72_Update_Data+0x1de>
 800300a:	a201      	add	r2, pc, #4	@ (adr r2, 8003010 <MAX72_Update_Data+0x60>)
 800300c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003010:	08003039 	.word	0x08003039
 8003014:	0800304d 	.word	0x0800304d
 8003018:	08003063 	.word	0x08003063
 800301c:	08003079 	.word	0x08003079
 8003020:	0800308f 	.word	0x0800308f
 8003024:	080030a5 	.word	0x080030a5
 8003028:	080030bd 	.word	0x080030bd
 800302c:	080030d5 	.word	0x080030d5
 8003030:	080030e9 	.word	0x080030e9
 8003034:	080030ff 	.word	0x080030ff
				case DISPLAY_TYPE_INT:
					MAX72_Print_Int(*(int *)current_data->data, current_data->string_settings);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	795b      	ldrb	r3, [r3, #5]
 8003042:	4619      	mov	r1, r3
 8003044:	4610      	mov	r0, r2
 8003046:	f000 fb99 	bl	800377c <MAX72_Print_Int>
					break;
 800304a:	e066      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_UINT8:
					MAX72_Print_Int((int)*(uint8_t *)current_data->data, current_data->string_settings);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	795b      	ldrb	r3, [r3, #5]
 8003058:	4619      	mov	r1, r3
 800305a:	4610      	mov	r0, r2
 800305c:	f000 fb8e 	bl	800377c <MAX72_Print_Int>
					break;
 8003060:	e05b      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_UINT16:
					MAX72_Print_Int((int)*(uint16_t *)current_data->data, current_data->string_settings);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	881b      	ldrh	r3, [r3, #0]
 8003068:	461a      	mov	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	795b      	ldrb	r3, [r3, #5]
 800306e:	4619      	mov	r1, r3
 8003070:	4610      	mov	r0, r2
 8003072:	f000 fb83 	bl	800377c <MAX72_Print_Int>
					break;
 8003076:	e050      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_UINT32:
					MAX72_Print_Int((int)*(uint32_t *)current_data->data, current_data->string_settings);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	795b      	ldrb	r3, [r3, #5]
 8003084:	4619      	mov	r1, r3
 8003086:	4610      	mov	r0, r2
 8003088:	f000 fb78 	bl	800377c <MAX72_Print_Int>
					break;
 800308c:	e045      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_UINT64:
					MAX72_Print_Int((int)*(uint64_t *)current_data->data, current_data->string_settings);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	795b      	ldrb	r3, [r3, #5]
 800309a:	4619      	mov	r1, r3
 800309c:	4610      	mov	r0, r2
 800309e:	f000 fb6d 	bl	800377c <MAX72_Print_Int>
					break;
 80030a2:	e03a      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_INT8:
					MAX72_Print_Int(*(int8_t *)current_data->data, current_data->string_settings);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f993 3000 	ldrsb.w	r3, [r3]
 80030ac:	461a      	mov	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	795b      	ldrb	r3, [r3, #5]
 80030b2:	4619      	mov	r1, r3
 80030b4:	4610      	mov	r0, r2
 80030b6:	f000 fb61 	bl	800377c <MAX72_Print_Int>
					break;
 80030ba:	e02e      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_INT16:
					MAX72_Print_Int(*(int16_t *)current_data->data, current_data->string_settings);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030c4:	461a      	mov	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	795b      	ldrb	r3, [r3, #5]
 80030ca:	4619      	mov	r1, r3
 80030cc:	4610      	mov	r0, r2
 80030ce:	f000 fb55 	bl	800377c <MAX72_Print_Int>
					break;
 80030d2:	e022      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_INT32:
					MAX72_Print_Int(*(int32_t *)current_data->data, current_data->string_settings);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	795b      	ldrb	r3, [r3, #5]
 80030de:	4619      	mov	r1, r3
 80030e0:	4610      	mov	r0, r2
 80030e2:	f000 fb4b 	bl	800377c <MAX72_Print_Int>
					break;
 80030e6:	e018      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_INT64:
					MAX72_Print_Int(*(int64_t *)current_data->data, current_data->string_settings);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	795b      	ldrb	r3, [r3, #5]
 80030f4:	4619      	mov	r1, r3
 80030f6:	4610      	mov	r0, r2
 80030f8:	f000 fb40 	bl	800377c <MAX72_Print_Int>
					break;
 80030fc:	e00d      	b.n	800311a <MAX72_Update_Data+0x16a>
				case DISPLAY_TYPE_FLOAT:
					MAX72_Print_Int((int)*(float *)current_data->data, current_data->string_settings);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	edd3 7a00 	vldr	s15, [r3]
 8003106:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	795b      	ldrb	r3, [r3, #5]
 800310e:	4619      	mov	r1, r3
 8003110:	ee17 0a90 	vmov	r0, s15
 8003114:	f000 fb32 	bl	800377c <MAX72_Print_Int>
					break;
 8003118:	bf00      	nop
			}
			break;
 800311a:	e038      	b.n	800318e <MAX72_Update_Data+0x1de>
		case PRINT_FLOAT:
			if (current_data->type == DISPLAY_TYPE_FLOAT) {
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	2b09      	cmp	r3, #9
 8003122:	d136      	bne.n	8003192 <MAX72_Update_Data+0x1e2>
				MAX72_Print_Float(*(float *)current_data->data, current_data->float_decimals, current_data->string_settings);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	edd3 7a00 	vldr	s15, [r3]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	79da      	ldrb	r2, [r3, #7]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	795b      	ldrb	r3, [r3, #5]
 8003134:	4619      	mov	r1, r3
 8003136:	4610      	mov	r0, r2
 8003138:	eeb0 0a67 	vmov.f32	s0, s15
 800313c:	f000 fb7a 	bl	8003834 <MAX72_Print_Float>
			}
			break;
 8003140:	e027      	b.n	8003192 <MAX72_Update_Data+0x1e2>
		case PRINT_STRING:
			if (current_data->type == DISPLAY_TYPE_STRING) {
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	799b      	ldrb	r3, [r3, #6]
 8003146:	2b0a      	cmp	r3, #10
 8003148:	d125      	bne.n	8003196 <MAX72_Update_Data+0x1e6>
				MAX72_Print_String((const char *)current_data->data, current_data->string_settings);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	795b      	ldrb	r3, [r3, #5]
 8003152:	4619      	mov	r1, r3
 8003154:	4610      	mov	r0, r2
 8003156:	f000 f891 	bl	800327c <MAX72_Print_String>
			}
			break;
 800315a:	e01c      	b.n	8003196 <MAX72_Update_Data+0x1e6>
		case PRINT_SCROLL:
			if (current_data->type == DISPLAY_TYPE_STRING) {
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	799b      	ldrb	r3, [r3, #6]
 8003160:	2b0a      	cmp	r3, #10
 8003162:	d11a      	bne.n	800319a <MAX72_Update_Data+0x1ea>
				// update scroll_state.updated if text has changed
				if (strcmp(scroll_state.text, (const char *)current_data->data) != 0) {
 8003164:	4b0f      	ldr	r3, [pc, #60]	@ (80031a4 <MAX72_Update_Data+0x1f4>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4619      	mov	r1, r3
 800316e:	4610      	mov	r0, r2
 8003170:	f7fd f84e 	bl	8000210 <strcmp>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00f      	beq.n	800319a <MAX72_Update_Data+0x1ea>
					scroll_state.updated = 1; // Indica che il testo  stato aggiornato
 800317a:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <MAX72_Update_Data+0x1f4>)
 800317c:	2201      	movs	r2, #1
 800317e:	739a      	strb	r2, [r3, #14]

					scroll_state.text = (const char *)current_data->data;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a07      	ldr	r2, [pc, #28]	@ (80031a4 <MAX72_Update_Data+0x1f4>)
 8003186:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8003188:	e007      	b.n	800319a <MAX72_Update_Data+0x1ea>
		return; // Non ci sono dati da visualizzare
 800318a:	bf00      	nop
 800318c:	e006      	b.n	800319c <MAX72_Update_Data+0x1ec>
			break;
 800318e:	bf00      	nop
 8003190:	e004      	b.n	800319c <MAX72_Update_Data+0x1ec>
			break;
 8003192:	bf00      	nop
 8003194:	e002      	b.n	800319c <MAX72_Update_Data+0x1ec>
			break;
 8003196:	bf00      	nop
 8003198:	e000      	b.n	800319c <MAX72_Update_Data+0x1ec>
			break;
 800319a:	bf00      	nop
	}
}
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000b10 	.word	0x20000b10

080031a8 <MAX72_Change_Data>:

void MAX72_Change_Data(display_t *display, uint8_t force_change) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	460b      	mov	r3, r1
 80031b2:	70fb      	strb	r3, [r7, #3]
	if (display->data_count == 0 || (!display->change_enabled && !force_change)) {
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d055      	beq.n	800326a <MAX72_Change_Data+0xc2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d102      	bne.n	80031ce <MAX72_Change_Data+0x26>
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d04d      	beq.n	800326a <MAX72_Change_Data+0xc2>
		return; // Non ci sono dati da visualizzare o il cambio automatico  disabilitato
	}

	uint32_t currentTime = HAL_GetTick();
 80031ce:	f000 ff35 	bl	800403c <HAL_GetTick>
 80031d2:	60f8      	str	r0, [r7, #12]
	if (!force_change && currentTime - display->last_change_time < (uint32_t)display->data_duration * 1000) {
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10d      	bne.n	80031f6 <MAX72_Change_Data+0x4e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	1ad2      	subs	r2, r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031e8:	4619      	mov	r1, r3
 80031ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ee:	fb01 f303 	mul.w	r3, r1, r3
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d33b      	bcc.n	800326e <MAX72_Change_Data+0xc6>
		return;
	}
	display->current_index = (display->current_index + 1) % display->data_count;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031fc:	3301      	adds	r3, #1
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 8003204:	fb93 f1f2 	sdiv	r1, r3, r2
 8003208:	fb01 f202 	mul.w	r2, r1, r2
 800320c:	1a9b      	subs	r3, r3, r2
 800320e:	b2da      	uxtb	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
	display->last_change_time = currentTime;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	649a      	str	r2, [r3, #72]	@ 0x48

	if (display->data[display->current_index].settings == PRINT_SCROLL) {
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4413      	add	r3, r2
 8003228:	791b      	ldrb	r3, [r3, #4]
 800322a:	2b03      	cmp	r3, #3
 800322c:	d113      	bne.n	8003256 <MAX72_Change_Data+0xae>
		if(!scroll_state.enabled || display->data_count > 1){
 800322e:	4b12      	ldr	r3, [pc, #72]	@ (8003278 <MAX72_Change_Data+0xd0>)
 8003230:	7b5b      	ldrb	r3, [r3, #13]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d004      	beq.n	8003240 <MAX72_Change_Data+0x98>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800323c:	2b01      	cmp	r3, #1
 800323e:	d910      	bls.n	8003262 <MAX72_Change_Data+0xba>
		MAX72_Scroll_Start_IT((const char *)display->data[display->current_index].data);}
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003246:	461a      	mov	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fc5e 	bl	8003b10 <MAX72_Scroll_Start_IT>
 8003254:	e005      	b.n	8003262 <MAX72_Change_Data+0xba>
	} else if (scroll_state.enabled) {
 8003256:	4b08      	ldr	r3, [pc, #32]	@ (8003278 <MAX72_Change_Data+0xd0>)
 8003258:	7b5b      	ldrb	r3, [r3, #13]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <MAX72_Change_Data+0xba>
		MAX72_Scroll_Stop();
 800325e:	f000 fcbd 	bl	8003bdc <MAX72_Scroll_Stop>
	}

	MAX72_Update_Data(display); // Aggiorna i dati visualizzati)
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff fea4 	bl	8002fb0 <MAX72_Update_Data>
 8003268:	e002      	b.n	8003270 <MAX72_Change_Data+0xc8>
		return; // Non ci sono dati da visualizzare o il cambio automatico  disabilitato
 800326a:	bf00      	nop
 800326c:	e000      	b.n	8003270 <MAX72_Change_Data+0xc8>
		return;
 800326e:	bf00      	nop
}
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000b10 	.word	0x20000b10

0800327c <MAX72_Print_String>:
//        HAL_Delay(500);
//    }
//}

void MAX72_Print_String(const char *str, uint8_t settings)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b094      	sub	sp, #80	@ 0x50
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	70fb      	strb	r3, [r7, #3]
    uint8_t len = strlen(str);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fd f821 	bl	80002d0 <strlen>
 800328e:	4603      	mov	r3, r0
 8003290:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    if (settings == MINIDIGITS) {
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	2b02      	cmp	r3, #2
 8003298:	f040 8119 	bne.w	80034ce <MAX72_Print_String+0x252>
    	char padded[8] = {0};
 800329c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
    	        // Calcola padding all'inizio (right align)
    	        uint8_t start = (len < 8) ? (8 - len) : 0;
 80032a6:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80032aa:	2b07      	cmp	r3, #7
 80032ac:	d805      	bhi.n	80032ba <MAX72_Print_String+0x3e>
 80032ae:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80032b2:	f1c3 0308 	rsb	r3, r3, #8
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	e000      	b.n	80032bc <MAX72_Print_String+0x40>
 80032ba:	2300      	movs	r3, #0
 80032bc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
    	        // Spazi iniziali
    	        for (uint8_t i = 0; i < start; i++)
 80032c0:	2300      	movs	r3, #0
 80032c2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80032c6:	e00b      	b.n	80032e0 <MAX72_Print_String+0x64>
    	            padded[i] = ' ';
 80032c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80032cc:	3350      	adds	r3, #80	@ 0x50
 80032ce:	443b      	add	r3, r7
 80032d0:	2220      	movs	r2, #32
 80032d2:	f803 2c20 	strb.w	r2, [r3, #-32]
    	        for (uint8_t i = 0; i < start; i++)
 80032d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80032da:	3301      	adds	r3, #1
 80032dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80032e0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80032e4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d3ed      	bcc.n	80032c8 <MAX72_Print_String+0x4c>
    	        // Copia la stringa
    	        for (uint8_t i = 0; i < 8 && i < len; i++)
 80032ec:	2300      	movs	r3, #0
 80032ee:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80032f2:	e012      	b.n	800331a <MAX72_Print_String+0x9e>
    	            padded[start + i] = str[i];
 80032f4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	441a      	add	r2, r3
 80032fc:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 8003300:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003304:	440b      	add	r3, r1
 8003306:	7812      	ldrb	r2, [r2, #0]
 8003308:	3350      	adds	r3, #80	@ 0x50
 800330a:	443b      	add	r3, r7
 800330c:	f803 2c20 	strb.w	r2, [r3, #-32]
    	        for (uint8_t i = 0; i < 8 && i < len; i++)
 8003310:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003314:	3301      	adds	r3, #1
 8003316:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800331a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800331e:	2b07      	cmp	r3, #7
 8003320:	d805      	bhi.n	800332e <MAX72_Print_String+0xb2>
 8003322:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8003326:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800332a:	429a      	cmp	r2, r3
 800332c:	d3e2      	bcc.n	80032f4 <MAX72_Print_String+0x78>

        char reversed[8];
        for (uint8_t i = 0; i < 8; i++)
 800332e:	2300      	movs	r3, #0
 8003330:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003334:	e012      	b.n	800335c <MAX72_Print_String+0xe0>
            reversed[i] = padded[7 - i];
 8003336:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800333a:	f1c3 0207 	rsb	r2, r3, #7
 800333e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003342:	3250      	adds	r2, #80	@ 0x50
 8003344:	443a      	add	r2, r7
 8003346:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 800334a:	3350      	adds	r3, #80	@ 0x50
 800334c:	443b      	add	r3, r7
 800334e:	f803 2c28 	strb.w	r2, [r3, #-40]
        for (uint8_t i = 0; i < 8; i++)
 8003352:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003356:	3301      	adds	r3, #1
 8003358:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800335c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003360:	2b07      	cmp	r3, #7
 8003362:	d9e8      	bls.n	8003336 <MAX72_Print_String+0xba>

        for (uint8_t row = 0; row < 8; row++) {
 8003364:	2300      	movs	r3, #0
 8003366:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800336a:	e0aa      	b.n	80034c2 <MAX72_Print_String+0x246>
            uint8_t pat[4] = {0};
 800336c:	2300      	movs	r3, #0
 800336e:	627b      	str	r3, [r7, #36]	@ 0x24

            for (uint8_t byte_idx = 0; byte_idx < 4; byte_idx++) {
 8003370:	2300      	movs	r3, #0
 8003372:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8003376:	e090      	b.n	800349a <MAX72_Print_String+0x21e>
                uint8_t c1 = reversed[byte_idx * 2];
 8003378:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	3350      	adds	r3, #80	@ 0x50
 8003380:	443b      	add	r3, r7
 8003382:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003386:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                uint8_t c2 = reversed[byte_idx * 2 + 1];
 800338a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	3301      	adds	r3, #1
 8003392:	3350      	adds	r3, #80	@ 0x50
 8003394:	443b      	add	r3, r7
 8003396:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800339a:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
                uint8_t char1_pattern = 0;
 800339e:	2300      	movs	r3, #0
 80033a0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
                uint8_t char2_pattern = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

                if (c1 >= '0' && c1 <= '9')
 80033aa:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80033ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80033b0:	d913      	bls.n	80033da <MAX72_Print_String+0x15e>
 80033b2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80033b6:	2b39      	cmp	r3, #57	@ 0x39
 80033b8:	d80f      	bhi.n	80033da <MAX72_Print_String+0x15e>
                    char1_pattern = DIGITS[c1 - '0' + 2][row] & 0x07;
 80033ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80033be:	f1a3 022e 	sub.w	r2, r3, #46	@ 0x2e
 80033c2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80033c6:	49cd      	ldr	r1, [pc, #820]	@ (80036fc <MAX72_Print_String+0x480>)
 80033c8:	00d2      	lsls	r2, r2, #3
 80033ca:	440a      	add	r2, r1
 80033cc:	4413      	add	r3, r2
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80033d8:	e019      	b.n	800340e <MAX72_Print_String+0x192>
                else if (c1 == '-')
 80033da:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80033de:	2b2d      	cmp	r3, #45	@ 0x2d
 80033e0:	d109      	bne.n	80033f6 <MAX72_Print_String+0x17a>
                    char1_pattern = DIGITS[1][row] & 0x07;
 80033e2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80033e6:	4ac5      	ldr	r2, [pc, #788]	@ (80036fc <MAX72_Print_String+0x480>)
 80033e8:	4413      	add	r3, r2
 80033ea:	7a1b      	ldrb	r3, [r3, #8]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80033f4:	e00b      	b.n	800340e <MAX72_Print_String+0x192>
                else if (c1 == '.')
 80033f6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80033fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80033fc:	d107      	bne.n	800340e <MAX72_Print_String+0x192>
					char1_pattern = DIGITS[0][row] & 0x07;
 80033fe:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003402:	4abe      	ldr	r2, [pc, #760]	@ (80036fc <MAX72_Print_String+0x480>)
 8003404:	5cd3      	ldrb	r3, [r2, r3]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

                if (c2 >= '0' && c2 <= '9')
 800340e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8003412:	2b2f      	cmp	r3, #47	@ 0x2f
 8003414:	d913      	bls.n	800343e <MAX72_Print_String+0x1c2>
 8003416:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800341a:	2b39      	cmp	r3, #57	@ 0x39
 800341c:	d80f      	bhi.n	800343e <MAX72_Print_String+0x1c2>
                    char2_pattern = DIGITS[c2 - '0' + 2][row] & 0x07;
 800341e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8003422:	f1a3 022e 	sub.w	r2, r3, #46	@ 0x2e
 8003426:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800342a:	49b4      	ldr	r1, [pc, #720]	@ (80036fc <MAX72_Print_String+0x480>)
 800342c:	00d2      	lsls	r2, r2, #3
 800342e:	440a      	add	r2, r1
 8003430:	4413      	add	r3, r2
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800343c:	e019      	b.n	8003472 <MAX72_Print_String+0x1f6>
                else if (c2 == '-')
 800343e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8003442:	2b2d      	cmp	r3, #45	@ 0x2d
 8003444:	d109      	bne.n	800345a <MAX72_Print_String+0x1de>
                    char2_pattern = DIGITS[1][row] & 0x07;
 8003446:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800344a:	4aac      	ldr	r2, [pc, #688]	@ (80036fc <MAX72_Print_String+0x480>)
 800344c:	4413      	add	r3, r2
 800344e:	7a1b      	ldrb	r3, [r3, #8]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8003458:	e00b      	b.n	8003472 <MAX72_Print_String+0x1f6>
                else if (c2 == '.')
 800345a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800345e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003460:	d107      	bne.n	8003472 <MAX72_Print_String+0x1f6>
                	char2_pattern = DIGITS[0][row] & 0x07;
 8003462:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003466:	4aa5      	ldr	r2, [pc, #660]	@ (80036fc <MAX72_Print_String+0x480>)
 8003468:	5cd3      	ldrb	r3, [r2, r3]
 800346a:	f003 0307 	and.w	r3, r3, #7
 800346e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

                pat[byte_idx] = (char1_pattern << 4) | char2_pattern;
 8003472:	f997 304a 	ldrsb.w	r3, [r7, #74]	@ 0x4a
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	b25a      	sxtb	r2, r3
 800347a:	f997 3049 	ldrsb.w	r3, [r7, #73]	@ 0x49
 800347e:	4313      	orrs	r3, r2
 8003480:	b25a      	sxtb	r2, r3
 8003482:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	3350      	adds	r3, #80	@ 0x50
 800348a:	443b      	add	r3, r7
 800348c:	f803 2c2c 	strb.w	r2, [r3, #-44]
            for (uint8_t byte_idx = 0; byte_idx < 4; byte_idx++) {
 8003490:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003494:	3301      	adds	r3, #1
 8003496:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800349a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800349e:	2b03      	cmp	r3, #3
 80034a0:	f67f af6a 	bls.w	8003378 <MAX72_Print_String+0xfc>
            }

            MAX72_SendRow(row + 1, pat);
 80034a4:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80034a8:	3301      	adds	r3, #1
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff fcfc 	bl	8002eb0 <MAX72_SendRow>
        for (uint8_t row = 0; row < 8; row++) {
 80034b8:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80034bc:	3301      	adds	r3, #1
 80034be:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 80034c2:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80034c6:	2b07      	cmp	r3, #7
 80034c8:	f67f af50 	bls.w	800336c <MAX72_Print_String+0xf0>
            for (uint8_t i = 0; i < 4; i++)
                pat[i] = LETTERS[reversed[i] - ' '].value[row] << 3;
            MAX72_SendRow(row + 1, pat);
        }
    }
}
 80034cc:	e150      	b.n	8003770 <MAX72_Print_String+0x4f4>
    else if (settings == FLOAT) {
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	f040 80d1 	bne.w	8003678 <MAX72_Print_String+0x3fc>
        char reversed[4] = {0};
 80034d6:	2300      	movs	r3, #0
 80034d8:	623b      	str	r3, [r7, #32]
        int8_t dot_pos = -1;
 80034da:	23ff      	movs	r3, #255	@ 0xff
 80034dc:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        for (uint8_t i = 0; i < len; i++)
 80034e0:	2300      	movs	r3, #0
 80034e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80034e6:	e010      	b.n	800350a <MAX72_Print_String+0x28e>
            if (str[i] == '.') { dot_pos = i; break; }
 80034e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	4413      	add	r3, r2
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80034f4:	d104      	bne.n	8003500 <MAX72_Print_String+0x284>
 80034f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034fa:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
 80034fe:	e00a      	b.n	8003516 <MAX72_Print_String+0x29a>
        for (uint8_t i = 0; i < len; i++)
 8003500:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003504:	3301      	adds	r3, #1
 8003506:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800350a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800350e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003512:	429a      	cmp	r2, r3
 8003514:	d3e8      	bcc.n	80034e8 <MAX72_Print_String+0x26c>
        char no_dot_str[5] = {0};
 8003516:	f107 0318 	add.w	r3, r7, #24
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	711a      	strb	r2, [r3, #4]
        uint8_t no_dot_len = 0;
 8003520:	2300      	movs	r3, #0
 8003522:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        for (uint8_t i = 0; i < len && no_dot_len < 4; i++)
 8003526:	2300      	movs	r3, #0
 8003528:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800352c:	e019      	b.n	8003562 <MAX72_Print_String+0x2e6>
            if (str[i] != '.') no_dot_str[no_dot_len++] = str[i];
 800352e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	4413      	add	r3, r2
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b2e      	cmp	r3, #46	@ 0x2e
 800353a:	d00d      	beq.n	8003558 <MAX72_Print_String+0x2dc>
 800353c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	441a      	add	r2, r3
 8003544:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003548:	1c59      	adds	r1, r3, #1
 800354a:	f887 1046 	strb.w	r1, [r7, #70]	@ 0x46
 800354e:	7812      	ldrb	r2, [r2, #0]
 8003550:	3350      	adds	r3, #80	@ 0x50
 8003552:	443b      	add	r3, r7
 8003554:	f803 2c38 	strb.w	r2, [r3, #-56]
        for (uint8_t i = 0; i < len && no_dot_len < 4; i++)
 8003558:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800355c:	3301      	adds	r3, #1
 800355e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8003562:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8003566:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800356a:	429a      	cmp	r2, r3
 800356c:	d203      	bcs.n	8003576 <MAX72_Print_String+0x2fa>
 800356e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003572:	2b03      	cmp	r3, #3
 8003574:	d9db      	bls.n	800352e <MAX72_Print_String+0x2b2>
        dot_pos = no_dot_len - dot_pos - 1;
 8003576:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800357a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	b2db      	uxtb	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b2db      	uxtb	r3, r3
 8003586:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        for (uint8_t i = 0; i < 4; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8003590:	e01c      	b.n	80035cc <MAX72_Print_String+0x350>
            reversed[i] = (i < no_dot_len) ? no_dot_str[no_dot_len - 1 - i] : ' ';
 8003592:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8003596:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800359a:	429a      	cmp	r2, r3
 800359c:	d20a      	bcs.n	80035b4 <MAX72_Print_String+0x338>
 800359e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80035a2:	1e5a      	subs	r2, r3, #1
 80035a4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	3350      	adds	r3, #80	@ 0x50
 80035ac:	443b      	add	r3, r7
 80035ae:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 80035b2:	e000      	b.n	80035b6 <MAX72_Print_String+0x33a>
 80035b4:	2220      	movs	r2, #32
 80035b6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80035ba:	3350      	adds	r3, #80	@ 0x50
 80035bc:	443b      	add	r3, r7
 80035be:	f803 2c30 	strb.w	r2, [r3, #-48]
        for (uint8_t i = 0; i < 4; i++)
 80035c2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80035c6:	3301      	adds	r3, #1
 80035c8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80035cc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d9de      	bls.n	8003592 <MAX72_Print_String+0x316>
        for (uint8_t row = 0; row < 8; row++) {
 80035d4:	2300      	movs	r3, #0
 80035d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80035da:	e048      	b.n	800366e <MAX72_Print_String+0x3f2>
            for (uint8_t i = 0; i < 4; i++)
 80035dc:	2300      	movs	r3, #0
 80035de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80035e2:	e01e      	b.n	8003622 <MAX72_Print_String+0x3a6>
                pat[i] = LETTERS[reversed[i] - ' '].value[row] << 3;
 80035e4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80035e8:	3350      	adds	r3, #80	@ 0x50
 80035ea:	443b      	add	r3, r7
 80035ec:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80035f0:	f1a3 0220 	sub.w	r2, r3, #32
 80035f4:	f897 1043 	ldrb.w	r1, [r7, #67]	@ 0x43
 80035f8:	4841      	ldr	r0, [pc, #260]	@ (8003700 <MAX72_Print_String+0x484>)
 80035fa:	4613      	mov	r3, r2
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4413      	add	r3, r2
 8003600:	4403      	add	r3, r0
 8003602:	440b      	add	r3, r1
 8003604:	3301      	adds	r3, #1
 8003606:	781a      	ldrb	r2, [r3, #0]
 8003608:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800360c:	00d2      	lsls	r2, r2, #3
 800360e:	b2d2      	uxtb	r2, r2
 8003610:	3350      	adds	r3, #80	@ 0x50
 8003612:	443b      	add	r3, r7
 8003614:	f803 2c3c 	strb.w	r2, [r3, #-60]
            for (uint8_t i = 0; i < 4; i++)
 8003618:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800361c:	3301      	adds	r3, #1
 800361e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003622:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003626:	2b03      	cmp	r3, #3
 8003628:	d9dc      	bls.n	80035e4 <MAX72_Print_String+0x368>
            if (row == 0) pat[dot_pos] |= 0b010;
 800362a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10e      	bne.n	8003650 <MAX72_Print_String+0x3d4>
 8003632:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8003636:	3350      	adds	r3, #80	@ 0x50
 8003638:	443b      	add	r3, r7
 800363a:	f813 2c3c 	ldrb.w	r2, [r3, #-60]
 800363e:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 8003642:	f042 0202 	orr.w	r2, r2, #2
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	3350      	adds	r3, #80	@ 0x50
 800364a:	443b      	add	r3, r7
 800364c:	f803 2c3c 	strb.w	r2, [r3, #-60]
            MAX72_SendRow(row + 1, pat);
 8003650:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003654:	3301      	adds	r3, #1
 8003656:	b2db      	uxtb	r3, r3
 8003658:	f107 0214 	add.w	r2, r7, #20
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f7ff fc26 	bl	8002eb0 <MAX72_SendRow>
        for (uint8_t row = 0; row < 8; row++) {
 8003664:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003668:	3301      	adds	r3, #1
 800366a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800366e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003672:	2b07      	cmp	r3, #7
 8003674:	d9b2      	bls.n	80035dc <MAX72_Print_String+0x360>
}
 8003676:	e07b      	b.n	8003770 <MAX72_Print_String+0x4f4>
        char reversed[4] = {0};
 8003678:	2300      	movs	r3, #0
 800367a:	613b      	str	r3, [r7, #16]
        for (uint8_t i = 0; i < 4 && i < len; i++)
 800367c:	2300      	movs	r3, #0
 800367e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8003682:	e014      	b.n	80036ae <MAX72_Print_String+0x432>
            reversed[i] = str[len - 1 - i];
 8003684:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003688:	1e5a      	subs	r2, r3, #1
 800368a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	461a      	mov	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	441a      	add	r2, r3
 8003696:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800369a:	7812      	ldrb	r2, [r2, #0]
 800369c:	3350      	adds	r3, #80	@ 0x50
 800369e:	443b      	add	r3, r7
 80036a0:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (uint8_t i = 0; i < 4 && i < len; i++)
 80036a4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80036a8:	3301      	adds	r3, #1
 80036aa:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 80036ae:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d805      	bhi.n	80036c2 <MAX72_Print_String+0x446>
 80036b6:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 80036ba:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80036be:	429a      	cmp	r2, r3
 80036c0:	d3e0      	bcc.n	8003684 <MAX72_Print_String+0x408>
        for (uint8_t i = len; i < 4; i++)
 80036c2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80036c6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 80036ca:	e00b      	b.n	80036e4 <MAX72_Print_String+0x468>
            reversed[i] = ' ';
 80036cc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80036d0:	3350      	adds	r3, #80	@ 0x50
 80036d2:	443b      	add	r3, r7
 80036d4:	2220      	movs	r2, #32
 80036d6:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (uint8_t i = len; i < 4; i++)
 80036da:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80036de:	3301      	adds	r3, #1
 80036e0:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 80036e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80036e8:	2b03      	cmp	r3, #3
 80036ea:	d9ef      	bls.n	80036cc <MAX72_Print_String+0x450>
        for (uint8_t row = 0; row < 8; row++) {
 80036ec:	2300      	movs	r3, #0
 80036ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80036f2:	e039      	b.n	8003768 <MAX72_Print_String+0x4ec>
            for (uint8_t i = 0; i < 4; i++)
 80036f4:	2300      	movs	r3, #0
 80036f6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80036fa:	e022      	b.n	8003742 <MAX72_Print_String+0x4c6>
 80036fc:	20000360 	.word	0x20000360
 8003700:	20000008 	.word	0x20000008
                pat[i] = LETTERS[reversed[i] - ' '].value[row] << 3;
 8003704:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003708:	3350      	adds	r3, #80	@ 0x50
 800370a:	443b      	add	r3, r7
 800370c:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8003710:	f1a3 0220 	sub.w	r2, r3, #32
 8003714:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8003718:	4817      	ldr	r0, [pc, #92]	@ (8003778 <MAX72_Print_String+0x4fc>)
 800371a:	4613      	mov	r3, r2
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	4413      	add	r3, r2
 8003720:	4403      	add	r3, r0
 8003722:	440b      	add	r3, r1
 8003724:	3301      	adds	r3, #1
 8003726:	781a      	ldrb	r2, [r3, #0]
 8003728:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800372c:	00d2      	lsls	r2, r2, #3
 800372e:	b2d2      	uxtb	r2, r2
 8003730:	3350      	adds	r3, #80	@ 0x50
 8003732:	443b      	add	r3, r7
 8003734:	f803 2c44 	strb.w	r2, [r3, #-68]
            for (uint8_t i = 0; i < 4; i++)
 8003738:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800373c:	3301      	adds	r3, #1
 800373e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8003742:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003746:	2b03      	cmp	r3, #3
 8003748:	d9dc      	bls.n	8003704 <MAX72_Print_String+0x488>
            MAX72_SendRow(row + 1, pat);
 800374a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800374e:	3301      	adds	r3, #1
 8003750:	b2db      	uxtb	r3, r3
 8003752:	f107 020c 	add.w	r2, r7, #12
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fba9 	bl	8002eb0 <MAX72_SendRow>
        for (uint8_t row = 0; row < 8; row++) {
 800375e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003762:	3301      	adds	r3, #1
 8003764:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8003768:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800376c:	2b07      	cmp	r3, #7
 800376e:	d9c1      	bls.n	80036f4 <MAX72_Print_String+0x478>
}
 8003770:	bf00      	nop
 8003772:	3750      	adds	r7, #80	@ 0x50
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	20000008 	.word	0x20000008

0800377c <MAX72_Print_Int>:


void MAX72_Print_Int(int num, uint8_t minidigits)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	460b      	mov	r3, r1
 8003786:	70fb      	strb	r3, [r7, #3]
    char sign = num < 0 ? '-' : '\0';
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	da01      	bge.n	8003792 <MAX72_Print_Int+0x16>
 800378e:	232d      	movs	r3, #45	@ 0x2d
 8003790:	e000      	b.n	8003794 <MAX72_Print_Int+0x18>
 8003792:	2300      	movs	r3, #0
 8003794:	74fb      	strb	r3, [r7, #19]
    unsigned u = (num < 0) ? (unsigned) (-num) : (unsigned) num;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	bfb8      	it	lt
 800379c:	425b      	neglt	r3, r3
 800379e:	617b      	str	r3, [r7, #20]

    char str[9]; // 8 digits + null terminator
    if (minidigits) {
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00d      	beq.n	80037c2 <MAX72_Print_Int+0x46>
        // segno + 7 cifre (tot 8): taglia alle ultime 7
        u %= sign=='-'?10000000u:100000000u;
 80037a6:	7cfb      	ldrb	r3, [r7, #19]
 80037a8:	2b2d      	cmp	r3, #45	@ 0x2d
 80037aa:	d101      	bne.n	80037b0 <MAX72_Print_Int+0x34>
 80037ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003824 <MAX72_Print_Int+0xa8>)
 80037ae:	e000      	b.n	80037b2 <MAX72_Print_Int+0x36>
 80037b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003828 <MAX72_Print_Int+0xac>)
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	fbb2 f1f3 	udiv	r1, r2, r3
 80037b8:	fb01 f303 	mul.w	r3, r1, r3
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	e00e      	b.n	80037e0 <MAX72_Print_Int+0x64>
    } else {
        // segno + 3 cifre (tot 4): taglia alle ultime 3
        u %= sign=='-'?1000u:10000u;
 80037c2:	7cfb      	ldrb	r3, [r7, #19]
 80037c4:	2b2d      	cmp	r3, #45	@ 0x2d
 80037c6:	d102      	bne.n	80037ce <MAX72_Print_Int+0x52>
 80037c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037cc:	e001      	b.n	80037d2 <MAX72_Print_Int+0x56>
 80037ce:	f242 7310 	movw	r3, #10000	@ 0x2710
 80037d2:	697a      	ldr	r2, [r7, #20]
 80037d4:	fbb2 f1f3 	udiv	r1, r2, r3
 80037d8:	fb01 f303 	mul.w	r3, r1, r3
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	617b      	str	r3, [r7, #20]
    }

    if (sign == '-'){
 80037e0:	7cfb      	ldrb	r3, [r7, #19]
 80037e2:	2b2d      	cmp	r3, #45	@ 0x2d
 80037e4:	d107      	bne.n	80037f6 <MAX72_Print_Int+0x7a>
    	snprintf(str, sizeof(str), "-%u", u);
 80037e6:	f107 0008 	add.w	r0, r7, #8
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	4a0f      	ldr	r2, [pc, #60]	@ (800382c <MAX72_Print_Int+0xb0>)
 80037ee:	2109      	movs	r1, #9
 80037f0:	f006 fb0c 	bl	8009e0c <sniprintf>
 80037f4:	e006      	b.n	8003804 <MAX72_Print_Int+0x88>
    } else {
    	snprintf(str, sizeof(str), "%u", u);
 80037f6:	f107 0008 	add.w	r0, r7, #8
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003830 <MAX72_Print_Int+0xb4>)
 80037fe:	2109      	movs	r1, #9
 8003800:	f006 fb04 	bl	8009e0c <sniprintf>
    }


    MAX72_Print_String(str, minidigits ? MINIDIGITS : NO_SETTINGS);
 8003804:	78fb      	ldrb	r3, [r7, #3]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <MAX72_Print_Int+0x92>
 800380a:	2202      	movs	r2, #2
 800380c:	e000      	b.n	8003810 <MAX72_Print_Int+0x94>
 800380e:	2200      	movs	r2, #0
 8003810:	f107 0308 	add.w	r3, r7, #8
 8003814:	4611      	mov	r1, r2
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff fd30 	bl	800327c <MAX72_Print_String>
//    MAX72_Print_String(str);
}
 800381c:	bf00      	nop
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	00989680 	.word	0x00989680
 8003828:	05f5e100 	.word	0x05f5e100
 800382c:	0800c240 	.word	0x0800c240
 8003830:	0800c244 	.word	0x0800c244

08003834 <MAX72_Print_Float>:

void MAX72_Print_Float(float num, uint8_t decimals, uint8_t minidigits) {
 8003834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003838:	b095      	sub	sp, #84	@ 0x54
 800383a:	af04      	add	r7, sp, #16
 800383c:	ed87 0a01 	vstr	s0, [r7, #4]
 8003840:	4603      	mov	r3, r0
 8003842:	460a      	mov	r2, r1
 8003844:	70fb      	strb	r3, [r7, #3]
 8003846:	4613      	mov	r3, r2
 8003848:	70bb      	strb	r3, [r7, #2]
 800384a:	466b      	mov	r3, sp
 800384c:	461e      	mov	r6, r3
    uint8_t max_chars = 8;
 800384e:	2308      	movs	r3, #8
 8003850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    char str[max_chars + 1]; // +1 for null terminator
 8003854:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003858:	1c59      	adds	r1, r3, #1
 800385a:	1e4b      	subs	r3, r1, #1
 800385c:	623b      	str	r3, [r7, #32]
 800385e:	460a      	mov	r2, r1
 8003860:	2300      	movs	r3, #0
 8003862:	4690      	mov	r8, r2
 8003864:	4699      	mov	r9, r3
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003872:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003876:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800387a:	460a      	mov	r2, r1
 800387c:	2300      	movs	r3, #0
 800387e:	4614      	mov	r4, r2
 8003880:	461d      	mov	r5, r3
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	00eb      	lsls	r3, r5, #3
 800388c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003890:	00e2      	lsls	r2, r4, #3
 8003892:	460b      	mov	r3, r1
 8003894:	3307      	adds	r3, #7
 8003896:	08db      	lsrs	r3, r3, #3
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	ebad 0d03 	sub.w	sp, sp, r3
 800389e:	ab04      	add	r3, sp, #16
 80038a0:	3300      	adds	r3, #0
 80038a2:	61fb      	str	r3, [r7, #28]

    // Gestione del segno
    char sign = (num < 0) ? '-' : '\0';
 80038a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80038a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b0:	d501      	bpl.n	80038b6 <MAX72_Print_Float+0x82>
 80038b2:	232d      	movs	r3, #45	@ 0x2d
 80038b4:	e000      	b.n	80038b8 <MAX72_Print_Float+0x84>
 80038b6:	2300      	movs	r3, #0
 80038b8:	76fb      	strb	r3, [r7, #27]
    float abs_num = (num < 0) ? -num : num;
 80038ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80038be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c6:	d504      	bpl.n	80038d2 <MAX72_Print_Float+0x9e>
 80038c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80038cc:	eef1 7a67 	vneg.f32	s15, s15
 80038d0:	e001      	b.n	80038d6 <MAX72_Print_Float+0xa2>
 80038d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80038d6:	edc7 7a05 	vstr	s15, [r7, #20]

    // Separa parte intera e decimale
    unsigned int_part = (unsigned) abs_num;
 80038da:	edd7 7a05 	vldr	s15, [r7, #20]
 80038de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038e2:	ee17 3a90 	vmov	r3, s15
 80038e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float frac_part = abs_num - int_part;
 80038e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038ea:	ee07 3a90 	vmov	s15, r3
 80038ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80038f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038fa:	edc7 7a04 	vstr	s15, [r7, #16]


    // Calcola quanti caratteri servono per la parte intera
    uint8_t int_digits = (int_part == 0) ? 0 : 1;
 80038fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    unsigned temp = int_part;
 800390e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003910:	637b      	str	r3, [r7, #52]	@ 0x34
    while (temp >= 10) {
 8003912:	e00a      	b.n	800392a <MAX72_Print_Float+0xf6>
        temp /= 10;
 8003914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003916:	4a5d      	ldr	r2, [pc, #372]	@ (8003a8c <MAX72_Print_Float+0x258>)
 8003918:	fba2 2303 	umull	r2, r3, r2, r3
 800391c:	08db      	lsrs	r3, r3, #3
 800391e:	637b      	str	r3, [r7, #52]	@ 0x34
        int_digits++;
 8003920:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003924:	3301      	adds	r3, #1
 8003926:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    while (temp >= 10) {
 800392a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800392c:	2b09      	cmp	r3, #9
 800392e:	d8f1      	bhi.n	8003914 <MAX72_Print_Float+0xe0>
    }

    // Calcola spazio disponibile per decimali
    uint8_t available_for_decimals = max_chars - (sign != '\0' ? 1 : 0) - int_digits - 1; // -1 per il punto decimale
 8003930:	7efb      	ldrb	r3, [r7, #27]
 8003932:	2b00      	cmp	r3, #0
 8003934:	bf14      	ite	ne
 8003936:	2301      	movne	r3, #1
 8003938:	2300      	moveq	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	461a      	mov	r2, r3
 800393e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003942:	1a9b      	subs	r3, r3, r2
 8003944:	b2da      	uxtb	r2, r3
 8003946:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	b2db      	uxtb	r3, r3
 800394e:	3b01      	subs	r3, #1
 8003950:	73fb      	strb	r3, [r7, #15]

    // Limita i decimali al minimo tra quelli richiesti e quelli disponibili
    uint8_t actual_decimals = (decimals < available_for_decimals) ? decimals : available_for_decimals;
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	78fb      	ldrb	r3, [r7, #3]
 8003956:	4293      	cmp	r3, r2
 8003958:	bf28      	it	cs
 800395a:	4613      	movcs	r3, r2
 800395c:	73bb      	strb	r3, [r7, #14]

    // Se non c' spazio nemmeno per un decimale, mostra solo la parte intera
    if (available_for_decimals == 0) {
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d11b      	bne.n	800399c <MAX72_Print_Float+0x168>
        if (int_part == 0) {
 8003964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <MAX72_Print_Float+0x144>
            snprintf(str, sizeof(str), "0");
 800396a:	460b      	mov	r3, r1
 800396c:	4a48      	ldr	r2, [pc, #288]	@ (8003a90 <MAX72_Print_Float+0x25c>)
 800396e:	4619      	mov	r1, r3
 8003970:	69f8      	ldr	r0, [r7, #28]
 8003972:	f006 fa4b 	bl	8009e0c <sniprintf>
 8003976:	e079      	b.n	8003a6c <MAX72_Print_Float+0x238>
        } else {
            if (sign != '\0') {
 8003978:	7efb      	ldrb	r3, [r7, #27]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <MAX72_Print_Float+0x15c>
                snprintf(str, sizeof(str), "%c%u", sign, int_part);
 800397e:	7efa      	ldrb	r2, [r7, #27]
 8003980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	4613      	mov	r3, r2
 8003986:	4a43      	ldr	r2, [pc, #268]	@ (8003a94 <MAX72_Print_Float+0x260>)
 8003988:	69f8      	ldr	r0, [r7, #28]
 800398a:	f006 fa3f 	bl	8009e0c <sniprintf>
 800398e:	e06d      	b.n	8003a6c <MAX72_Print_Float+0x238>
            } else {
                snprintf(str, sizeof(str), "%u", int_part);
 8003990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003992:	4a41      	ldr	r2, [pc, #260]	@ (8003a98 <MAX72_Print_Float+0x264>)
 8003994:	69f8      	ldr	r0, [r7, #28]
 8003996:	f006 fa39 	bl	8009e0c <sniprintf>
 800399a:	e067      	b.n	8003a6c <MAX72_Print_Float+0x238>
            }
        }
    } else {
        // Calcola il moltiplicatore per i decimali
        unsigned multiplier = 1;
 800399c:	2301      	movs	r3, #1
 800399e:	633b      	str	r3, [r7, #48]	@ 0x30
        for (uint8_t i = 0; i < actual_decimals; i++) {
 80039a0:	2300      	movs	r3, #0
 80039a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80039a6:	e00a      	b.n	80039be <MAX72_Print_Float+0x18a>
            multiplier *= 10;
 80039a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	633b      	str	r3, [r7, #48]	@ 0x30
        for (uint8_t i = 0; i < actual_decimals; i++) {
 80039b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80039b8:	3301      	adds	r3, #1
 80039ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80039be:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80039c2:	7bbb      	ldrb	r3, [r7, #14]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d3ef      	bcc.n	80039a8 <MAX72_Print_Float+0x174>
        }

        // Arrotonda la parte frazionaria
        unsigned frac_digits = (unsigned) (frac_part * multiplier + 0.5f);
 80039c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ca:	ee07 3a90 	vmov	s15, r3
 80039ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80039d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039da:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80039de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e6:	ee17 3a90 	vmov	r3, s15
 80039ea:	62bb      	str	r3, [r7, #40]	@ 0x28

        // Gestisce il caso di overflow nell'arrotondamento
        if (frac_digits >= multiplier) {
 80039ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d304      	bcc.n	80039fe <MAX72_Print_Float+0x1ca>
            int_part++;
 80039f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039f6:	3301      	adds	r3, #1
 80039f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            frac_digits = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        // Costruisce la stringa
        if (int_part == 0) {
 80039fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d118      	bne.n	8003a36 <MAX72_Print_Float+0x202>
            // Omette la parte intera se  0
            if (sign != '\0') {
 8003a04:	7efb      	ldrb	r3, [r7, #27]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00c      	beq.n	8003a24 <MAX72_Print_Float+0x1f0>
                snprintf(str, sizeof(str), "%c.%0*u", sign, actual_decimals, frac_digits);
 8003a0a:	4608      	mov	r0, r1
 8003a0c:	7ef9      	ldrb	r1, [r7, #27]
 8003a0e:	7bbb      	ldrb	r3, [r7, #14]
 8003a10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a12:	9201      	str	r2, [sp, #4]
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	460b      	mov	r3, r1
 8003a18:	4a20      	ldr	r2, [pc, #128]	@ (8003a9c <MAX72_Print_Float+0x268>)
 8003a1a:	4601      	mov	r1, r0
 8003a1c:	69f8      	ldr	r0, [r7, #28]
 8003a1e:	f006 f9f5 	bl	8009e0c <sniprintf>
 8003a22:	e023      	b.n	8003a6c <MAX72_Print_Float+0x238>
            } else {
                snprintf(str, sizeof(str), ".%0*u", actual_decimals, frac_digits);
 8003a24:	7bba      	ldrb	r2, [r7, #14]
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa0 <MAX72_Print_Float+0x26c>)
 8003a2e:	69f8      	ldr	r0, [r7, #28]
 8003a30:	f006 f9ec 	bl	8009e0c <sniprintf>
 8003a34:	e01a      	b.n	8003a6c <MAX72_Print_Float+0x238>
            }
        } else {
            // Include la parte intera
            if (sign != '\0') {
 8003a36:	7efb      	ldrb	r3, [r7, #27]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00e      	beq.n	8003a5a <MAX72_Print_Float+0x226>
                snprintf(str, sizeof(str), "%c%u.%0*u", sign, int_part, actual_decimals, frac_digits);
 8003a3c:	4608      	mov	r0, r1
 8003a3e:	7ef9      	ldrb	r1, [r7, #27]
 8003a40:	7bbb      	ldrb	r3, [r7, #14]
 8003a42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a44:	9202      	str	r2, [sp, #8]
 8003a46:	9301      	str	r3, [sp, #4]
 8003a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a4a:	9300      	str	r3, [sp, #0]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4a15      	ldr	r2, [pc, #84]	@ (8003aa4 <MAX72_Print_Float+0x270>)
 8003a50:	4601      	mov	r1, r0
 8003a52:	69f8      	ldr	r0, [r7, #28]
 8003a54:	f006 f9da 	bl	8009e0c <sniprintf>
 8003a58:	e008      	b.n	8003a6c <MAX72_Print_Float+0x238>
            } else {
                snprintf(str, sizeof(str), "%u.%0*u", int_part, actual_decimals, frac_digits);
 8003a5a:	7bbb      	ldrb	r3, [r7, #14]
 8003a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a5e:	9201      	str	r2, [sp, #4]
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a64:	4a10      	ldr	r2, [pc, #64]	@ (8003aa8 <MAX72_Print_Float+0x274>)
 8003a66:	69f8      	ldr	r0, [r7, #28]
 8003a68:	f006 f9d0 	bl	8009e0c <sniprintf>
            }
        }
    }

    MAX72_Print_String(str, minidigits ? MINIDIGITS : FLOAT);
 8003a6c:	78bb      	ldrb	r3, [r7, #2]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <MAX72_Print_Float+0x242>
 8003a72:	2302      	movs	r3, #2
 8003a74:	e000      	b.n	8003a78 <MAX72_Print_Float+0x244>
 8003a76:	2301      	movs	r3, #1
 8003a78:	4619      	mov	r1, r3
 8003a7a:	69f8      	ldr	r0, [r7, #28]
 8003a7c:	f7ff fbfe 	bl	800327c <MAX72_Print_String>
 8003a80:	46b5      	mov	sp, r6
//    MAX72_Print_String(str);
}
 8003a82:	bf00      	nop
 8003a84:	3744      	adds	r7, #68	@ 0x44
 8003a86:	46bd      	mov	sp, r7
 8003a88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a8c:	cccccccd 	.word	0xcccccccd
 8003a90:	0800c248 	.word	0x0800c248
 8003a94:	0800c24c 	.word	0x0800c24c
 8003a98:	0800c244 	.word	0x0800c244
 8003a9c:	0800c254 	.word	0x0800c254
 8003aa0:	0800c25c 	.word	0x0800c25c
 8003aa4:	0800c264 	.word	0x0800c264
 8003aa8:	0800c270 	.word	0x0800c270

08003aac <MAX72_SendFrame>:

// Buffer: 8 rows x DEV_NUM devices
static uint8_t frame[8][DEV_NUM];

// Send full frame to display (reversed order for correct cascade)
static void MAX72_SendFrame(void) {
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
    for (uint8_t row = 1; row <= 8; row++) {
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	71fb      	strb	r3, [r7, #7]
 8003ab6:	e020      	b.n	8003afa <MAX72_SendFrame+0x4e>
        uint8_t pattern[DEV_NUM];
        for (uint8_t d = 0; d < DEV_NUM; d++) {
 8003ab8:	2300      	movs	r3, #0
 8003aba:	71bb      	strb	r3, [r7, #6]
 8003abc:	e011      	b.n	8003ae2 <MAX72_SendFrame+0x36>
            pattern[d] = frame[row-1][DEV_NUM - 1 - d];
 8003abe:	79fb      	ldrb	r3, [r7, #7]
 8003ac0:	1e59      	subs	r1, r3, #1
 8003ac2:	79bb      	ldrb	r3, [r7, #6]
 8003ac4:	f1c3 0203 	rsb	r2, r3, #3
 8003ac8:	79bb      	ldrb	r3, [r7, #6]
 8003aca:	4810      	ldr	r0, [pc, #64]	@ (8003b0c <MAX72_SendFrame+0x60>)
 8003acc:	0089      	lsls	r1, r1, #2
 8003ace:	4401      	add	r1, r0
 8003ad0:	440a      	add	r2, r1
 8003ad2:	7812      	ldrb	r2, [r2, #0]
 8003ad4:	3308      	adds	r3, #8
 8003ad6:	443b      	add	r3, r7
 8003ad8:	f803 2c08 	strb.w	r2, [r3, #-8]
        for (uint8_t d = 0; d < DEV_NUM; d++) {
 8003adc:	79bb      	ldrb	r3, [r7, #6]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	71bb      	strb	r3, [r7, #6]
 8003ae2:	79bb      	ldrb	r3, [r7, #6]
 8003ae4:	2b03      	cmp	r3, #3
 8003ae6:	d9ea      	bls.n	8003abe <MAX72_SendFrame+0x12>
        }
        MAX72_SendRow(row, pattern);
 8003ae8:	463a      	mov	r2, r7
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	4611      	mov	r1, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7ff f9de 	bl	8002eb0 <MAX72_SendRow>
    for (uint8_t row = 1; row <= 8; row++) {
 8003af4:	79fb      	ldrb	r3, [r7, #7]
 8003af6:	3301      	adds	r3, #1
 8003af8:	71fb      	strb	r3, [r7, #7]
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d9db      	bls.n	8003ab8 <MAX72_SendFrame+0xc>
    }
}
 8003b00:	bf00      	nop
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000af0 	.word	0x20000af0

08003b10 <MAX72_Scroll_Start_IT>:
}

scroll_state_t scroll_state = {0};

// Inizializza lo scrolling con un nuovo testo
void MAX72_Scroll_Start_IT(const char *text) {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
    // Pulisci il frame
    memset(frame, 0, sizeof(frame));
 8003b18:	2220      	movs	r2, #32
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	482d      	ldr	r0, [pc, #180]	@ (8003bd4 <MAX72_Scroll_Start_IT+0xc4>)
 8003b1e:	f006 fa6d 	bl	8009ffc <memset>
    MAX72_SendFrame();
 8003b22:	f7ff ffc3 	bl	8003aac <MAX72_SendFrame>

    // Inizializza lo stato - CAMBIATO: inizia dal primo carattere per scorrimento inverso
    scroll_state.text = text;
 8003b26:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6013      	str	r3, [r2, #0]
    scroll_state.current_char_idx = 0; // Inizia dal primo carattere
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	605a      	str	r2, [r3, #4]
    scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003b32:	4b29      	ldr	r3, [pc, #164]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a28      	ldr	r2, [pc, #160]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b38:	6852      	ldr	r2, [r2, #4]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b1f      	cmp	r3, #31
 8003b40:	d90e      	bls.n	8003b60 <MAX72_Scroll_Start_IT+0x50>
            scroll_state.text[scroll_state.current_char_idx] > '~') ?
 8003b42:	4b25      	ldr	r3, [pc, #148]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b48:	6852      	ldr	r2, [r2, #4]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	781b      	ldrb	r3, [r3, #0]
    scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003b4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8003b50:	d806      	bhi.n	8003b60 <MAX72_Scroll_Start_IT+0x50>
            ' ' : scroll_state.text[scroll_state.current_char_idx];
 8003b52:	4b21      	ldr	r3, [pc, #132]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a20      	ldr	r2, [pc, #128]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b58:	6852      	ldr	r2, [r2, #4]
 8003b5a:	4413      	add	r3, r2
    scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	e000      	b.n	8003b62 <MAX72_Scroll_Start_IT+0x52>
 8003b60:	2320      	movs	r3, #32
 8003b62:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b64:	7213      	strb	r3, [r2, #8]
    scroll_state.current_col = 0;
 8003b66:	4b1c      	ldr	r3, [pc, #112]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	725a      	strb	r2, [r3, #9]
    scroll_state.spacing_counter = 0;
 8003b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	729a      	strb	r2, [r3, #10]
    scroll_state.padding_counter = 0;
 8003b72:	4b19      	ldr	r3, [pc, #100]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	72da      	strb	r2, [r3, #11]
    scroll_state.state = 0; // Inizia con il primo carattere
 8003b78:	4b17      	ldr	r3, [pc, #92]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	731a      	strb	r2, [r3, #12]
    scroll_state.enabled = 1;
 8003b7e:	4b16      	ldr	r3, [pc, #88]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b80:	2201      	movs	r2, #1
 8003b82:	735a      	strb	r2, [r3, #13]
    scroll_state.updated = 0; // Indica che lo scrolling  stato aggiornato
 8003b84:	4b14      	ldr	r3, [pc, #80]	@ (8003bd8 <MAX72_Scroll_Start_IT+0xc8>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	739a      	strb	r2, [r3, #14]

    uint8_t len = strlen(text);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fc fba0 	bl	80002d0 <strlen>
 8003b90:	4603      	mov	r3, r0
 8003b92:	73bb      	strb	r3, [r7, #14]
    uint8_t temp = len * GLYPH_WIDTH + (len - 1) * CHAR_SPACING;
 8003b94:	7bbb      	ldrb	r3, [r7, #14]
 8003b96:	461a      	mov	r2, r3
 8003b98:	0052      	lsls	r2, r2, #1
 8003b9a:	4413      	add	r3, r2
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	737b      	strb	r3, [r7, #13]
    uint8_t max_chars = ((DEV_NUM * 8 < temp) ? DEV_NUM*8 : temp) - 8; // Padding iniziale di 8 colonne
 8003ba4:	7b7b      	ldrb	r3, [r7, #13]
 8003ba6:	2b20      	cmp	r3, #32
 8003ba8:	bf28      	it	cs
 8003baa:	2320      	movcs	r3, #32
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	3b08      	subs	r3, #8
 8003bb0:	733b      	strb	r3, [r7, #12]
    for (uint8_t i = 0; i < max_chars; i++) {
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	73fb      	strb	r3, [r7, #15]
 8003bb6:	e004      	b.n	8003bc2 <MAX72_Scroll_Start_IT+0xb2>
		MAX72_Scroll_Process(); // Processa il primo carattere per inizializzare il frame
 8003bb8:	f000 f81c 	bl	8003bf4 <MAX72_Scroll_Process>
    for (uint8_t i = 0; i < max_chars; i++) {
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
 8003bc2:	7bfa      	ldrb	r2, [r7, #15]
 8003bc4:	7b3b      	ldrb	r3, [r7, #12]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d3f6      	bcc.n	8003bb8 <MAX72_Scroll_Start_IT+0xa8>
	}
}
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	20000af0 	.word	0x20000af0
 8003bd8:	20000b10 	.word	0x20000b10

08003bdc <MAX72_Scroll_Stop>:

// Ferma lo scrolling
void MAX72_Scroll_Stop(void) {
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
    scroll_state.enabled = 0;
 8003be0:	4b03      	ldr	r3, [pc, #12]	@ (8003bf0 <MAX72_Scroll_Stop+0x14>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	735a      	strb	r2, [r3, #13]
}
 8003be6:	bf00      	nop
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	20000b10 	.word	0x20000b10

08003bf4 <MAX72_Scroll_Process>:
void MAX72_Scroll_Resume(void) {
    scroll_state.enabled = 1;
}

// Funzione da chiamare nel main loop - NON bloccante
void MAX72_Scroll_Process(void) {
 8003bf4:	b590      	push	{r4, r7, lr}
 8003bf6:	b08b      	sub	sp, #44	@ 0x2c
 8003bf8:	af00      	add	r7, sp, #0
    if (!scroll_state.enabled || !scroll_state.text) return;
 8003bfa:	4b8a      	ldr	r3, [pc, #552]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003bfc:	7b5b      	ldrb	r3, [r3, #13]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 8183 	beq.w	8003f0a <MAX72_Scroll_Process+0x316>
 8003c04:	4b87      	ldr	r3, [pc, #540]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 817e 	beq.w	8003f0a <MAX72_Scroll_Process+0x316>

    if (scroll_state.updated) {
 8003c0e:	4b85      	ldr	r3, [pc, #532]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c10:	7b9b      	ldrb	r3, [r3, #14]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d002      	beq.n	8003c1c <MAX72_Scroll_Process+0x28>
		// Se il testo  stato aggiornato, ricalcola il frame

    	// TODO RICALCOLO DEL FRAME AGGIORNATO, fino al carattere corrente

		scroll_state.updated = 0; // Reset flag
 8003c16:	4b83      	ldr	r3, [pc, #524]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	739a      	strb	r2, [r3, #14]
	}

    switch (scroll_state.state) {
 8003c1c:	4b81      	ldr	r3, [pc, #516]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c1e:	7b1b      	ldrb	r3, [r3, #12]
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	f000 80f6 	beq.w	8003e12 <MAX72_Scroll_Process+0x21e>
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	f300 816c 	bgt.w	8003f04 <MAX72_Scroll_Process+0x310>
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d002      	beq.n	8003c36 <MAX72_Scroll_Process+0x42>
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d072      	beq.n	8003d1a <MAX72_Scroll_Process+0x126>
 8003c34:	e166      	b.n	8003f04 <MAX72_Scroll_Process+0x310>
        case 0: // Processamento carattere
        {
            uint8_t ch = scroll_state.current_char;
 8003c36:	4b7b      	ldr	r3, [pc, #492]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c38:	7a1b      	ldrb	r3, [r3, #8]
 8003c3a:	737b      	strb	r3, [r7, #13]
            uint8_t *glyph = LETTERS[ch - ' '].value;
 8003c3c:	7b7b      	ldrb	r3, [r7, #13]
 8003c3e:	f1a3 0220 	sub.w	r2, r3, #32
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	4a77      	ldr	r2, [pc, #476]	@ (8003e28 <MAX72_Scroll_Process+0x234>)
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	60bb      	str	r3, [r7, #8]

            // CAMBIATO: Shift verso destra (da destra verso sinistra)
            for (uint8_t row = 0; row < 8; row++) {
 8003c50:	2300      	movs	r3, #0
 8003c52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003c56:	e047      	b.n	8003ce8 <MAX72_Scroll_Process+0xf4>
                uint8_t new_bit = (glyph[row] >> scroll_state.current_col) & 0x01;
 8003c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	4413      	add	r3, r2
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	461a      	mov	r2, r3
 8003c64:	4b6f      	ldr	r3, [pc, #444]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003c66:	7a5b      	ldrb	r3, [r3, #9]
 8003c68:	fa42 f303 	asr.w	r3, r2, r3
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	71fb      	strb	r3, [r7, #7]
                uint8_t carry = new_bit;
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

                // CAMBIATO: Shift right invece di left, da device pi a destra
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	623b      	str	r3, [r7, #32]
 8003c7e:	e02b      	b.n	8003cd8 <MAX72_Scroll_Process+0xe4>
                    uint8_t next_carry = frame[row][d] & 0x01;
 8003c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c84:	4a69      	ldr	r2, [pc, #420]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	441a      	add	r2, r3
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	71bb      	strb	r3, [r7, #6]
                    frame[row][d] = (frame[row][d] >> 1) | (carry << 7);
 8003c96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c9a:	4a64      	ldr	r2, [pc, #400]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	441a      	add	r2, r3
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	085b      	lsrs	r3, r3, #1
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	b25a      	sxtb	r2, r3
 8003cac:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8003cb0:	01db      	lsls	r3, r3, #7
 8003cb2:	b25b      	sxtb	r3, r3
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	b25a      	sxtb	r2, r3
 8003cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003cbc:	b2d1      	uxtb	r1, r2
 8003cbe:	4a5b      	ldr	r2, [pc, #364]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	441a      	add	r2, r3
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	460a      	mov	r2, r1
 8003cca:	701a      	strb	r2, [r3, #0]
                    carry = next_carry;
 8003ccc:	79bb      	ldrb	r3, [r7, #6]
 8003cce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	623b      	str	r3, [r7, #32]
 8003cd8:	6a3b      	ldr	r3, [r7, #32]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	dad0      	bge.n	8003c80 <MAX72_Scroll_Process+0x8c>
            for (uint8_t row = 0; row < 8; row++) {
 8003cde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003cec:	2b07      	cmp	r3, #7
 8003cee:	d9b3      	bls.n	8003c58 <MAX72_Scroll_Process+0x64>
                }
            }

            scroll_state.current_col++;
 8003cf0:	4b4c      	ldr	r3, [pc, #304]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003cf2:	7a5b      	ldrb	r3, [r3, #9]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	4b4a      	ldr	r3, [pc, #296]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003cfa:	725a      	strb	r2, [r3, #9]

            // Finito il carattere corrente?
            if (scroll_state.current_col >= GLYPH_WIDTH) {
 8003cfc:	4b49      	ldr	r3, [pc, #292]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003cfe:	7a5b      	ldrb	r3, [r3, #9]
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	f240 80fa 	bls.w	8003efa <MAX72_Scroll_Process+0x306>
                scroll_state.current_col = 0;
 8003d06:	4b47      	ldr	r3, [pc, #284]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	725a      	strb	r2, [r3, #9]
                scroll_state.spacing_counter = 0;
 8003d0c:	4b45      	ldr	r3, [pc, #276]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	729a      	strb	r2, [r3, #10]
                scroll_state.state = 1; // Passa agli spazi tra caratteri
 8003d12:	4b44      	ldr	r3, [pc, #272]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	731a      	strb	r2, [r3, #12]
            }
            break;
 8003d18:	e0ef      	b.n	8003efa <MAX72_Scroll_Process+0x306>
        }

        case 1: // Spacing tra caratteri
        {
            // CAMBIATO: Shift di uno spazio vuoto verso destra
            for (uint8_t row = 0; row < 8; row++) {
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	77fb      	strb	r3, [r7, #31]
 8003d1e:	e032      	b.n	8003d86 <MAX72_Scroll_Process+0x192>
                uint8_t carry = 0;
 8003d20:	2300      	movs	r3, #0
 8003d22:	77bb      	strb	r3, [r7, #30]
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003d24:	2303      	movs	r3, #3
 8003d26:	61bb      	str	r3, [r7, #24]
 8003d28:	e027      	b.n	8003d7a <MAX72_Scroll_Process+0x186>
                    uint8_t next_carry = frame[row][d] & 0x01;
 8003d2a:	7ffb      	ldrb	r3, [r7, #31]
 8003d2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	441a      	add	r2, r3
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	4413      	add	r3, r2
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	73bb      	strb	r3, [r7, #14]
                    frame[row][d] = (frame[row][d] >> 1) | (carry << 7);
 8003d3e:	7ffb      	ldrb	r3, [r7, #31]
 8003d40:	4a3a      	ldr	r2, [pc, #232]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	441a      	add	r2, r3
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	4413      	add	r3, r2
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	085b      	lsrs	r3, r3, #1
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	b25a      	sxtb	r2, r3
 8003d52:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003d56:	01db      	lsls	r3, r3, #7
 8003d58:	b25b      	sxtb	r3, r3
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	b25a      	sxtb	r2, r3
 8003d5e:	7ffb      	ldrb	r3, [r7, #31]
 8003d60:	b2d1      	uxtb	r1, r2
 8003d62:	4a32      	ldr	r2, [pc, #200]	@ (8003e2c <MAX72_Scroll_Process+0x238>)
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	441a      	add	r2, r3
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	701a      	strb	r2, [r3, #0]
                    carry = next_carry;
 8003d70:	7bbb      	ldrb	r3, [r7, #14]
 8003d72:	77bb      	strb	r3, [r7, #30]
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	61bb      	str	r3, [r7, #24]
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	dad4      	bge.n	8003d2a <MAX72_Scroll_Process+0x136>
            for (uint8_t row = 0; row < 8; row++) {
 8003d80:	7ffb      	ldrb	r3, [r7, #31]
 8003d82:	3301      	adds	r3, #1
 8003d84:	77fb      	strb	r3, [r7, #31]
 8003d86:	7ffb      	ldrb	r3, [r7, #31]
 8003d88:	2b07      	cmp	r3, #7
 8003d8a:	d9c9      	bls.n	8003d20 <MAX72_Scroll_Process+0x12c>
                }
            }

            scroll_state.spacing_counter++;
 8003d8c:	4b25      	ldr	r3, [pc, #148]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d8e:	7a9b      	ldrb	r3, [r3, #10]
 8003d90:	3301      	adds	r3, #1
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	4b23      	ldr	r3, [pc, #140]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d96:	729a      	strb	r2, [r3, #10]

            // Finito lo spacing?
            if (scroll_state.spacing_counter >= CHAR_SPACING) {
 8003d98:	4b22      	ldr	r3, [pc, #136]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003d9a:	7a9b      	ldrb	r3, [r3, #10]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 80ae 	beq.w	8003efe <MAX72_Scroll_Process+0x30a>
                scroll_state.spacing_counter = 0;
 8003da2:	4b20      	ldr	r3, [pc, #128]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	729a      	strb	r2, [r3, #10]

                // CAMBIATO: Passa al carattere successivo (incrementa invece di decrementare)
                scroll_state.current_char_idx++;
 8003da8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	3301      	adds	r3, #1
 8003dae:	4a1d      	ldr	r2, [pc, #116]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003db0:	6053      	str	r3, [r2, #4]
                if (scroll_state.current_char_idx >= strlen(scroll_state.text)) {
 8003db2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	461c      	mov	r4, r3
 8003db8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fc fa87 	bl	80002d0 <strlen>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	429c      	cmp	r4, r3
 8003dc6:	d306      	bcc.n	8003dd6 <MAX72_Scroll_Process+0x1e2>
                    // Finiti tutti i caratteri, passa al padding finale
                    scroll_state.state = 2;
 8003dc8:	4b16      	ldr	r3, [pc, #88]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dca:	2202      	movs	r2, #2
 8003dcc:	731a      	strb	r2, [r3, #12]
                    scroll_state.padding_counter = 0;
 8003dce:	4b15      	ldr	r3, [pc, #84]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	72da      	strb	r2, [r3, #11]
                	                         scroll_state.text[scroll_state.current_char_idx] > '~') ?
                	                         ' ' : scroll_state.text[scroll_state.current_char_idx];
                    scroll_state.state = 0;
                }
            }
            break;
 8003dd4:	e093      	b.n	8003efe <MAX72_Scroll_Process+0x30a>
                	scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003dd6:	4b13      	ldr	r3, [pc, #76]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003ddc:	6852      	ldr	r2, [r2, #4]
 8003dde:	4413      	add	r3, r2
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	2b1f      	cmp	r3, #31
 8003de4:	d90e      	bls.n	8003e04 <MAX72_Scroll_Process+0x210>
                	                         scroll_state.text[scroll_state.current_char_idx] > '~') ?
 8003de6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a0e      	ldr	r2, [pc, #56]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dec:	6852      	ldr	r2, [r2, #4]
 8003dee:	4413      	add	r3, r2
 8003df0:	781b      	ldrb	r3, [r3, #0]
                	scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003df2:	2b7e      	cmp	r3, #126	@ 0x7e
 8003df4:	d806      	bhi.n	8003e04 <MAX72_Scroll_Process+0x210>
                	                         ' ' : scroll_state.text[scroll_state.current_char_idx];
 8003df6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003dfc:	6852      	ldr	r2, [r2, #4]
 8003dfe:	4413      	add	r3, r2
                	scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	e000      	b.n	8003e06 <MAX72_Scroll_Process+0x212>
 8003e04:	2320      	movs	r3, #32
 8003e06:	4a07      	ldr	r2, [pc, #28]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003e08:	7213      	strb	r3, [r2, #8]
                    scroll_state.state = 0;
 8003e0a:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <MAX72_Scroll_Process+0x230>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	731a      	strb	r2, [r3, #12]
            break;
 8003e10:	e075      	b.n	8003efe <MAX72_Scroll_Process+0x30a>
        }

        case 2: // Padding finale
        {
            // CAMBIATO: Shift di uno spazio vuoto verso destra
            for (uint8_t row = 0; row < 8; row++) {
 8003e12:	2300      	movs	r3, #0
 8003e14:	75fb      	strb	r3, [r7, #23]
 8003e16:	e039      	b.n	8003e8c <MAX72_Scroll_Process+0x298>
                uint8_t carry = 0;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	75bb      	strb	r3, [r7, #22]
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	e02e      	b.n	8003e80 <MAX72_Scroll_Process+0x28c>
 8003e22:	bf00      	nop
 8003e24:	20000b10 	.word	0x20000b10
 8003e28:	20000008 	.word	0x20000008
 8003e2c:	20000af0 	.word	0x20000af0
                    uint8_t next_carry = frame[row][d] & 0x01;
 8003e30:	7dfb      	ldrb	r3, [r7, #23]
 8003e32:	4a38      	ldr	r2, [pc, #224]	@ (8003f14 <MAX72_Scroll_Process+0x320>)
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	441a      	add	r2, r3
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	73fb      	strb	r3, [r7, #15]
                    frame[row][d] = (frame[row][d] >> 1) | (carry << 7);
 8003e44:	7dfb      	ldrb	r3, [r7, #23]
 8003e46:	4a33      	ldr	r2, [pc, #204]	@ (8003f14 <MAX72_Scroll_Process+0x320>)
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	441a      	add	r2, r3
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4413      	add	r3, r2
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	b25a      	sxtb	r2, r3
 8003e58:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003e5c:	01db      	lsls	r3, r3, #7
 8003e5e:	b25b      	sxtb	r3, r3
 8003e60:	4313      	orrs	r3, r2
 8003e62:	b25a      	sxtb	r2, r3
 8003e64:	7dfb      	ldrb	r3, [r7, #23]
 8003e66:	b2d1      	uxtb	r1, r2
 8003e68:	4a2a      	ldr	r2, [pc, #168]	@ (8003f14 <MAX72_Scroll_Process+0x320>)
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	441a      	add	r2, r3
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	4413      	add	r3, r2
 8003e72:	460a      	mov	r2, r1
 8003e74:	701a      	strb	r2, [r3, #0]
                    carry = next_carry;
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	75bb      	strb	r3, [r7, #22]
                for (int d = DEV_NUM - 1; d >= 0; d--) {
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	dad4      	bge.n	8003e30 <MAX72_Scroll_Process+0x23c>
            for (uint8_t row = 0; row < 8; row++) {
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	75fb      	strb	r3, [r7, #23]
 8003e8c:	7dfb      	ldrb	r3, [r7, #23]
 8003e8e:	2b07      	cmp	r3, #7
 8003e90:	d9c2      	bls.n	8003e18 <MAX72_Scroll_Process+0x224>
                }
            }

            scroll_state.padding_counter++;
 8003e92:	4b21      	ldr	r3, [pc, #132]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003e94:	7adb      	ldrb	r3, [r3, #11]
 8003e96:	3301      	adds	r3, #1
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003e9c:	72da      	strb	r2, [r3, #11]

            // Finito il padding? (GLYPH_WIDTH + CHAR_SPACING)
            if (scroll_state.padding_counter >= (GLYPH_WIDTH + CHAR_SPACING)) {
 8003e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ea0:	7adb      	ldrb	r3, [r3, #11]
 8003ea2:	2b05      	cmp	r3, #5
 8003ea4:	d92d      	bls.n	8003f02 <MAX72_Scroll_Process+0x30e>
                // CAMBIATO: Ricomincia dal primo carattere (indice 0)
                scroll_state.current_char_idx = 0;
 8003ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	605a      	str	r2, [r3, #4]
                scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003eac:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a19      	ldr	r2, [pc, #100]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003eb2:	6852      	ldr	r2, [r2, #4]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b1f      	cmp	r3, #31
 8003eba:	d90e      	bls.n	8003eda <MAX72_Scroll_Process+0x2e6>
						scroll_state.text[scroll_state.current_char_idx] > '~') ?
 8003ebc:	4b16      	ldr	r3, [pc, #88]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a15      	ldr	r2, [pc, #84]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ec2:	6852      	ldr	r2, [r2, #4]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	781b      	ldrb	r3, [r3, #0]
                scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003ec8:	2b7e      	cmp	r3, #126	@ 0x7e
 8003eca:	d806      	bhi.n	8003eda <MAX72_Scroll_Process+0x2e6>
						' ' : scroll_state.text[scroll_state.current_char_idx];
 8003ecc:	4b12      	ldr	r3, [pc, #72]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a11      	ldr	r2, [pc, #68]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ed2:	6852      	ldr	r2, [r2, #4]
 8003ed4:	4413      	add	r3, r2
                scroll_state.current_char = (scroll_state.text[scroll_state.current_char_idx] < ' ' ||
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	e000      	b.n	8003edc <MAX72_Scroll_Process+0x2e8>
 8003eda:	2320      	movs	r3, #32
 8003edc:	4a0e      	ldr	r2, [pc, #56]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ede:	7213      	strb	r3, [r2, #8]
                scroll_state.current_col = 0;
 8003ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	725a      	strb	r2, [r3, #9]
                scroll_state.spacing_counter = 0;
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	729a      	strb	r2, [r3, #10]
                scroll_state.padding_counter = 0;
 8003eec:	4b0a      	ldr	r3, [pc, #40]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	72da      	strb	r2, [r3, #11]
                scroll_state.state = 0;
 8003ef2:	4b09      	ldr	r3, [pc, #36]	@ (8003f18 <MAX72_Scroll_Process+0x324>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	731a      	strb	r2, [r3, #12]
            }
            break;
 8003ef8:	e003      	b.n	8003f02 <MAX72_Scroll_Process+0x30e>
            break;
 8003efa:	bf00      	nop
 8003efc:	e002      	b.n	8003f04 <MAX72_Scroll_Process+0x310>
            break;
 8003efe:	bf00      	nop
 8003f00:	e000      	b.n	8003f04 <MAX72_Scroll_Process+0x310>
            break;
 8003f02:	bf00      	nop
        }
    }

    // Aggiorna il display
    MAX72_SendFrame();
 8003f04:	f7ff fdd2 	bl	8003aac <MAX72_SendFrame>
 8003f08:	e000      	b.n	8003f0c <MAX72_Scroll_Process+0x318>
    if (!scroll_state.enabled || !scroll_state.text) return;
 8003f0a:	bf00      	nop
}
 8003f0c:	372c      	adds	r7, #44	@ 0x2c
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd90      	pop	{r4, r7, pc}
 8003f12:	bf00      	nop
 8003f14:	20000af0 	.word	0x20000af0
 8003f18:	20000b10 	.word	0x20000b10

08003f1c <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8003f1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003f20:	f7fd fe5c 	bl	8001bdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f24:	480c      	ldr	r0, [pc, #48]	@ (8003f58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f26:	490d      	ldr	r1, [pc, #52]	@ (8003f5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f28:	4a0d      	ldr	r2, [pc, #52]	@ (8003f60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f2c:	e002      	b.n	8003f34 <LoopCopyDataInit>

08003f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f32:	3304      	adds	r3, #4

08003f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f38:	d3f9      	bcc.n	8003f2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f3c:	4c0a      	ldr	r4, [pc, #40]	@ (8003f68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f40:	e001      	b.n	8003f46 <LoopFillZerobss>

08003f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f44:	3204      	adds	r2, #4

08003f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f48:	d3fb      	bcc.n	8003f42 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003f4a:	f006 f865 	bl	800a018 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f4e:	f7fd fb0d 	bl	800156c <main>
  bx  lr    
 8003f52:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8003f54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f5c:	20000590 	.word	0x20000590
  ldr r2, =_sidata
 8003f60:	0800c62c 	.word	0x0800c62c
  ldr r2, =_sbss
 8003f64:	20000590 	.word	0x20000590
  ldr r4, =_ebss
 8003f68:	20000c70 	.word	0x20000c70

08003f6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f6c:	e7fe      	b.n	8003f6c <ADC_IRQHandler>
	...

08003f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f74:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb0 <HAL_Init+0x40>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a0d      	ldr	r2, [pc, #52]	@ (8003fb0 <HAL_Init+0x40>)
 8003f7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f80:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <HAL_Init+0x40>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb0 <HAL_Init+0x40>)
 8003f86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f8c:	4b08      	ldr	r3, [pc, #32]	@ (8003fb0 <HAL_Init+0x40>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a07      	ldr	r2, [pc, #28]	@ (8003fb0 <HAL_Init+0x40>)
 8003f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f98:	2003      	movs	r0, #3
 8003f9a:	f000 fd5f 	bl	8004a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	f000 f808 	bl	8003fb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fa4:	f7fd fccc 	bl	8001940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40023c00 	.word	0x40023c00

08003fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fbc:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <HAL_InitTick+0x54>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	4b12      	ldr	r3, [pc, #72]	@ (800400c <HAL_InitTick+0x58>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 fd77 	bl	8004ac6 <HAL_SYSTICK_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e00e      	b.n	8004000 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2b0f      	cmp	r3, #15
 8003fe6:	d80a      	bhi.n	8003ffe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fe8:	2200      	movs	r2, #0
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ff0:	f000 fd3f 	bl	8004a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ff4:	4a06      	ldr	r2, [pc, #24]	@ (8004010 <HAL_InitTick+0x5c>)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e000      	b.n	8004000 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	20000004 	.word	0x20000004
 800400c:	200003c4 	.word	0x200003c4
 8004010:	200003c0 	.word	0x200003c0

08004014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004018:	4b06      	ldr	r3, [pc, #24]	@ (8004034 <HAL_IncTick+0x20>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	461a      	mov	r2, r3
 800401e:	4b06      	ldr	r3, [pc, #24]	@ (8004038 <HAL_IncTick+0x24>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4413      	add	r3, r2
 8004024:	4a04      	ldr	r2, [pc, #16]	@ (8004038 <HAL_IncTick+0x24>)
 8004026:	6013      	str	r3, [r2, #0]
}
 8004028:	bf00      	nop
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	200003c4 	.word	0x200003c4
 8004038:	20000b20 	.word	0x20000b20

0800403c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  return uwTick;
 8004040:	4b03      	ldr	r3, [pc, #12]	@ (8004050 <HAL_GetTick+0x14>)
 8004042:	681b      	ldr	r3, [r3, #0]
}
 8004044:	4618      	mov	r0, r3
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	20000b20 	.word	0x20000b20

08004054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800405c:	f7ff ffee 	bl	800403c <HAL_GetTick>
 8004060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800406c:	d005      	beq.n	800407a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800406e:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <HAL_Delay+0x44>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	461a      	mov	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4413      	add	r3, r2
 8004078:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800407a:	bf00      	nop
 800407c:	f7ff ffde 	bl	800403c <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	429a      	cmp	r2, r3
 800408a:	d8f7      	bhi.n	800407c <HAL_Delay+0x28>
  {
  }
}
 800408c:	bf00      	nop
 800408e:	bf00      	nop
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	200003c4 	.word	0x200003c4

0800409c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e033      	b.n	800411a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d109      	bne.n	80040ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fc fffc 	bl	80010b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d118      	bne.n	800410c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80040e2:	f023 0302 	bic.w	r3, r3, #2
 80040e6:	f043 0202 	orr.w	r2, r3, #2
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fae8 	bl	80046c4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f023 0303 	bic.w	r3, r3, #3
 8004102:	f043 0201 	orr.w	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	641a      	str	r2, [r3, #64]	@ 0x40
 800410a:	e001      	b.n	8004110 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004118:	7bfb      	ldrb	r3, [r7, #15]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004136:	2b01      	cmp	r3, #1
 8004138:	d101      	bne.n	800413e <HAL_ADC_Start+0x1a>
 800413a:	2302      	movs	r3, #2
 800413c:	e0b2      	b.n	80042a4 <HAL_ADC_Start+0x180>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b01      	cmp	r3, #1
 8004152:	d018      	beq.n	8004186 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f042 0201 	orr.w	r2, r2, #1
 8004162:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004164:	4b52      	ldr	r3, [pc, #328]	@ (80042b0 <HAL_ADC_Start+0x18c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a52      	ldr	r2, [pc, #328]	@ (80042b4 <HAL_ADC_Start+0x190>)
 800416a:	fba2 2303 	umull	r2, r3, r2, r3
 800416e:	0c9a      	lsrs	r2, r3, #18
 8004170:	4613      	mov	r3, r2
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	4413      	add	r3, r2
 8004176:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004178:	e002      	b.n	8004180 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	3b01      	subs	r3, #1
 800417e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f9      	bne.n	800417a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b01      	cmp	r3, #1
 8004192:	d17a      	bne.n	800428a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800419c:	f023 0301 	bic.w	r3, r3, #1
 80041a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d007      	beq.n	80041c6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80041be:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041d2:	d106      	bne.n	80041e2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d8:	f023 0206 	bic.w	r2, r3, #6
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	645a      	str	r2, [r3, #68]	@ 0x44
 80041e0:	e002      	b.n	80041e8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041f0:	4b31      	ldr	r3, [pc, #196]	@ (80042b8 <HAL_ADC_Start+0x194>)
 80041f2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80041fc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f003 031f 	and.w	r3, r3, #31
 8004206:	2b00      	cmp	r3, #0
 8004208:	d12a      	bne.n	8004260 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a2b      	ldr	r2, [pc, #172]	@ (80042bc <HAL_ADC_Start+0x198>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d015      	beq.n	8004240 <HAL_ADC_Start+0x11c>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a29      	ldr	r2, [pc, #164]	@ (80042c0 <HAL_ADC_Start+0x19c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d105      	bne.n	800422a <HAL_ADC_Start+0x106>
 800421e:	4b26      	ldr	r3, [pc, #152]	@ (80042b8 <HAL_ADC_Start+0x194>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f003 031f 	and.w	r3, r3, #31
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00a      	beq.n	8004240 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a25      	ldr	r2, [pc, #148]	@ (80042c4 <HAL_ADC_Start+0x1a0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d136      	bne.n	80042a2 <HAL_ADC_Start+0x17e>
 8004234:	4b20      	ldr	r3, [pc, #128]	@ (80042b8 <HAL_ADC_Start+0x194>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 0310 	and.w	r3, r3, #16
 800423c:	2b00      	cmp	r3, #0
 800423e:	d130      	bne.n	80042a2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d129      	bne.n	80042a2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800425c:	609a      	str	r2, [r3, #8]
 800425e:	e020      	b.n	80042a2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a15      	ldr	r2, [pc, #84]	@ (80042bc <HAL_ADC_Start+0x198>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d11b      	bne.n	80042a2 <HAL_ADC_Start+0x17e>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d114      	bne.n	80042a2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004286:	609a      	str	r2, [r3, #8]
 8004288:	e00b      	b.n	80042a2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	f043 0210 	orr.w	r2, r3, #16
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429a:	f043 0201 	orr.w	r2, r3, #1
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	20000004 	.word	0x20000004
 80042b4:	431bde83 	.word	0x431bde83
 80042b8:	40012300 	.word	0x40012300
 80042bc:	40012000 	.word	0x40012000
 80042c0:	40012100 	.word	0x40012100
 80042c4:	40012200 	.word	0x40012200

080042c8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d101      	bne.n	80042de <HAL_ADC_Stop+0x16>
 80042da:	2302      	movs	r3, #2
 80042dc:	e021      	b.n	8004322 <HAL_ADC_Stop+0x5a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689a      	ldr	r2, [r3, #8]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0201 	bic.w	r2, r2, #1
 80042f4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	d109      	bne.n	8004318 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004308:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	f043 0201 	orr.w	r2, r3, #1
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	370c      	adds	r7, #12
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b084      	sub	sp, #16
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
 8004336:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800434a:	d113      	bne.n	8004374 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800435a:	d10b      	bne.n	8004374 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e063      	b.n	800443c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004374:	f7ff fe62 	bl	800403c <HAL_GetTick>
 8004378:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800437a:	e021      	b.n	80043c0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004382:	d01d      	beq.n	80043c0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d007      	beq.n	800439a <HAL_ADC_PollForConversion+0x6c>
 800438a:	f7ff fe57 	bl	800403c <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d212      	bcs.n	80043c0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d00b      	beq.n	80043c0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ac:	f043 0204 	orr.w	r2, r3, #4
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e03d      	b.n	800443c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0302 	and.w	r3, r3, #2
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d1d6      	bne.n	800437c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f06f 0212 	mvn.w	r2, #18
 80043d6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d123      	bne.n	800443a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d11f      	bne.n	800443a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004400:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004404:	2b00      	cmp	r3, #0
 8004406:	d006      	beq.n	8004416 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004412:	2b00      	cmp	r3, #0
 8004414:	d111      	bne.n	800443a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004426:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d105      	bne.n	800443a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	f043 0201 	orr.w	r2, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004452:	4618      	mov	r0, r3
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
	...

08004460 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800446a:	2300      	movs	r3, #0
 800446c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_ADC_ConfigChannel+0x1c>
 8004478:	2302      	movs	r3, #2
 800447a:	e113      	b.n	80046a4 <HAL_ADC_ConfigChannel+0x244>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b09      	cmp	r3, #9
 800448a:	d925      	bls.n	80044d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68d9      	ldr	r1, [r3, #12]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	b29b      	uxth	r3, r3
 8004498:	461a      	mov	r2, r3
 800449a:	4613      	mov	r3, r2
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	4413      	add	r3, r2
 80044a0:	3b1e      	subs	r3, #30
 80044a2:	2207      	movs	r2, #7
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	43da      	mvns	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	400a      	ands	r2, r1
 80044b0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68d9      	ldr	r1, [r3, #12]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	4618      	mov	r0, r3
 80044c4:	4603      	mov	r3, r0
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	4403      	add	r3, r0
 80044ca:	3b1e      	subs	r3, #30
 80044cc:	409a      	lsls	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	60da      	str	r2, [r3, #12]
 80044d6:	e022      	b.n	800451e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6919      	ldr	r1, [r3, #16]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	461a      	mov	r2, r3
 80044e6:	4613      	mov	r3, r2
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4413      	add	r3, r2
 80044ec:	2207      	movs	r2, #7
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	43da      	mvns	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	400a      	ands	r2, r1
 80044fa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6919      	ldr	r1, [r3, #16]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	b29b      	uxth	r3, r3
 800450c:	4618      	mov	r0, r3
 800450e:	4603      	mov	r3, r0
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	4403      	add	r3, r0
 8004514:	409a      	lsls	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	2b06      	cmp	r3, #6
 8004524:	d824      	bhi.n	8004570 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	3b05      	subs	r3, #5
 8004538:	221f      	movs	r2, #31
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43da      	mvns	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	400a      	ands	r2, r1
 8004546:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	b29b      	uxth	r3, r3
 8004554:	4618      	mov	r0, r3
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	3b05      	subs	r3, #5
 8004562:	fa00 f203 	lsl.w	r2, r0, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	635a      	str	r2, [r3, #52]	@ 0x34
 800456e:	e04c      	b.n	800460a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2b0c      	cmp	r3, #12
 8004576:	d824      	bhi.n	80045c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	3b23      	subs	r3, #35	@ 0x23
 800458a:	221f      	movs	r2, #31
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	43da      	mvns	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	400a      	ands	r2, r1
 8004598:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	4618      	mov	r0, r3
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	3b23      	subs	r3, #35	@ 0x23
 80045b4:	fa00 f203 	lsl.w	r2, r0, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	631a      	str	r2, [r3, #48]	@ 0x30
 80045c0:	e023      	b.n	800460a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	4613      	mov	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4413      	add	r3, r2
 80045d2:	3b41      	subs	r3, #65	@ 0x41
 80045d4:	221f      	movs	r2, #31
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43da      	mvns	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	400a      	ands	r2, r1
 80045e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	4618      	mov	r0, r3
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	4613      	mov	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	3b41      	subs	r3, #65	@ 0x41
 80045fe:	fa00 f203 	lsl.w	r2, r0, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	430a      	orrs	r2, r1
 8004608:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800460a:	4b29      	ldr	r3, [pc, #164]	@ (80046b0 <HAL_ADC_ConfigChannel+0x250>)
 800460c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a28      	ldr	r2, [pc, #160]	@ (80046b4 <HAL_ADC_ConfigChannel+0x254>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d10f      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x1d8>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b12      	cmp	r3, #18
 800461e:	d10b      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1d      	ldr	r2, [pc, #116]	@ (80046b4 <HAL_ADC_ConfigChannel+0x254>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d12b      	bne.n	800469a <HAL_ADC_ConfigChannel+0x23a>
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1c      	ldr	r2, [pc, #112]	@ (80046b8 <HAL_ADC_ConfigChannel+0x258>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d003      	beq.n	8004654 <HAL_ADC_ConfigChannel+0x1f4>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b11      	cmp	r3, #17
 8004652:	d122      	bne.n	800469a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a11      	ldr	r2, [pc, #68]	@ (80046b8 <HAL_ADC_ConfigChannel+0x258>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d111      	bne.n	800469a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004676:	4b11      	ldr	r3, [pc, #68]	@ (80046bc <HAL_ADC_ConfigChannel+0x25c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a11      	ldr	r2, [pc, #68]	@ (80046c0 <HAL_ADC_ConfigChannel+0x260>)
 800467c:	fba2 2303 	umull	r2, r3, r2, r3
 8004680:	0c9a      	lsrs	r2, r3, #18
 8004682:	4613      	mov	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800468c:	e002      	b.n	8004694 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	3b01      	subs	r3, #1
 8004692:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f9      	bne.n	800468e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3714      	adds	r7, #20
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	40012300 	.word	0x40012300
 80046b4:	40012000 	.word	0x40012000
 80046b8:	10000012 	.word	0x10000012
 80046bc:	20000004 	.word	0x20000004
 80046c0:	431bde83 	.word	0x431bde83

080046c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046cc:	4b79      	ldr	r3, [pc, #484]	@ (80048b4 <ADC_Init+0x1f0>)
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	431a      	orrs	r2, r3
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6859      	ldr	r1, [r3, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	021a      	lsls	r2, r3, #8
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800471c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6859      	ldr	r1, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800473e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6899      	ldr	r1, [r3, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	430a      	orrs	r2, r1
 8004750:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004756:	4a58      	ldr	r2, [pc, #352]	@ (80048b8 <ADC_Init+0x1f4>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d022      	beq.n	80047a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800476a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6899      	ldr	r1, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800478c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	6899      	ldr	r1, [r3, #8]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	609a      	str	r2, [r3, #8]
 80047a0:	e00f      	b.n	80047c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80047b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80047c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 0202 	bic.w	r2, r2, #2
 80047d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	6899      	ldr	r1, [r3, #8]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	7e1b      	ldrb	r3, [r3, #24]
 80047dc:	005a      	lsls	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	430a      	orrs	r2, r1
 80047e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01b      	beq.n	8004828 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800480e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6859      	ldr	r1, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481a:	3b01      	subs	r3, #1
 800481c:	035a      	lsls	r2, r3, #13
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
 8004826:	e007      	b.n	8004838 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004836:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004846:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	3b01      	subs	r3, #1
 8004854:	051a      	lsls	r2, r3, #20
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800486c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	6899      	ldr	r1, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800487a:	025a      	lsls	r2, r3, #9
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004892:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6899      	ldr	r1, [r3, #8]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	029a      	lsls	r2, r3, #10
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
}
 80048a8:	bf00      	nop
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	40012300 	.word	0x40012300
 80048b8:	0f000001 	.word	0x0f000001

080048bc <__NVIC_SetPriorityGrouping>:
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004900 <__NVIC_SetPriorityGrouping+0x44>)
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048d8:	4013      	ands	r3, r2
 80048da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ee:	4a04      	ldr	r2, [pc, #16]	@ (8004900 <__NVIC_SetPriorityGrouping+0x44>)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	60d3      	str	r3, [r2, #12]
}
 80048f4:	bf00      	nop
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr
 8004900:	e000ed00 	.word	0xe000ed00

08004904 <__NVIC_GetPriorityGrouping>:
{
 8004904:	b480      	push	{r7}
 8004906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004908:	4b04      	ldr	r3, [pc, #16]	@ (800491c <__NVIC_GetPriorityGrouping+0x18>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	0a1b      	lsrs	r3, r3, #8
 800490e:	f003 0307 	and.w	r3, r3, #7
}
 8004912:	4618      	mov	r0, r3
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000ed00 	.word	0xe000ed00

08004920 <__NVIC_EnableIRQ>:
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800492a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492e:	2b00      	cmp	r3, #0
 8004930:	db0b      	blt.n	800494a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	f003 021f 	and.w	r2, r3, #31
 8004938:	4907      	ldr	r1, [pc, #28]	@ (8004958 <__NVIC_EnableIRQ+0x38>)
 800493a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2001      	movs	r0, #1
 8004942:	fa00 f202 	lsl.w	r2, r0, r2
 8004946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	e000e100 	.word	0xe000e100

0800495c <__NVIC_SetPriority>:
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	4603      	mov	r3, r0
 8004964:	6039      	str	r1, [r7, #0]
 8004966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800496c:	2b00      	cmp	r3, #0
 800496e:	db0a      	blt.n	8004986 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	b2da      	uxtb	r2, r3
 8004974:	490c      	ldr	r1, [pc, #48]	@ (80049a8 <__NVIC_SetPriority+0x4c>)
 8004976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497a:	0112      	lsls	r2, r2, #4
 800497c:	b2d2      	uxtb	r2, r2
 800497e:	440b      	add	r3, r1
 8004980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004984:	e00a      	b.n	800499c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	b2da      	uxtb	r2, r3
 800498a:	4908      	ldr	r1, [pc, #32]	@ (80049ac <__NVIC_SetPriority+0x50>)
 800498c:	79fb      	ldrb	r3, [r7, #7]
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	3b04      	subs	r3, #4
 8004994:	0112      	lsls	r2, r2, #4
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	440b      	add	r3, r1
 800499a:	761a      	strb	r2, [r3, #24]
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	e000e100 	.word	0xe000e100
 80049ac:	e000ed00 	.word	0xe000ed00

080049b0 <NVIC_EncodePriority>:
{
 80049b0:	b480      	push	{r7}
 80049b2:	b089      	sub	sp, #36	@ 0x24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	f1c3 0307 	rsb	r3, r3, #7
 80049ca:	2b04      	cmp	r3, #4
 80049cc:	bf28      	it	cs
 80049ce:	2304      	movcs	r3, #4
 80049d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	3304      	adds	r3, #4
 80049d6:	2b06      	cmp	r3, #6
 80049d8:	d902      	bls.n	80049e0 <NVIC_EncodePriority+0x30>
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	3b03      	subs	r3, #3
 80049de:	e000      	b.n	80049e2 <NVIC_EncodePriority+0x32>
 80049e0:	2300      	movs	r3, #0
 80049e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	fa02 f303 	lsl.w	r3, r2, r3
 80049ee:	43da      	mvns	r2, r3
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	401a      	ands	r2, r3
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004a02:	43d9      	mvns	r1, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a08:	4313      	orrs	r3, r2
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3724      	adds	r7, #36	@ 0x24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <SysTick_Config>:
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a28:	d301      	bcc.n	8004a2e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e00f      	b.n	8004a4e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004a58 <SysTick_Config+0x40>)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a36:	210f      	movs	r1, #15
 8004a38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a3c:	f7ff ff8e 	bl	800495c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a40:	4b05      	ldr	r3, [pc, #20]	@ (8004a58 <SysTick_Config+0x40>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a46:	4b04      	ldr	r3, [pc, #16]	@ (8004a58 <SysTick_Config+0x40>)
 8004a48:	2207      	movs	r2, #7
 8004a4a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	e000e010 	.word	0xe000e010

08004a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff ff29 	bl	80048bc <__NVIC_SetPriorityGrouping>
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b086      	sub	sp, #24
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4603      	mov	r3, r0
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a84:	f7ff ff3e 	bl	8004904 <__NVIC_GetPriorityGrouping>
 8004a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	6978      	ldr	r0, [r7, #20]
 8004a90:	f7ff ff8e 	bl	80049b0 <NVIC_EncodePriority>
 8004a94:	4602      	mov	r2, r0
 8004a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff ff5d 	bl	800495c <__NVIC_SetPriority>
}
 8004aa2:	bf00      	nop
 8004aa4:	3718      	adds	r7, #24
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b082      	sub	sp, #8
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff ff31 	bl	8004920 <__NVIC_EnableIRQ>
}
 8004abe:	bf00      	nop
 8004ac0:	3708      	adds	r7, #8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b082      	sub	sp, #8
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7ff ffa2 	bl	8004a18 <SysTick_Config>
 8004ad4:	4603      	mov	r3, r0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
	...

08004ae0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004aec:	f7ff faa6 	bl	800403c <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e099      	b.n	8004c30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0201 	bic.w	r2, r2, #1
 8004b1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b1c:	e00f      	b.n	8004b3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b1e:	f7ff fa8d 	bl	800403c <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b05      	cmp	r3, #5
 8004b2a:	d908      	bls.n	8004b3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2203      	movs	r2, #3
 8004b36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e078      	b.n	8004c30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e8      	bne.n	8004b1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4b38      	ldr	r3, [pc, #224]	@ (8004c38 <HAL_DMA_Init+0x158>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d107      	bne.n	8004ba8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0307 	bic.w	r3, r3, #7
 8004bbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d117      	bne.n	8004c02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00e      	beq.n	8004c02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fafb 	bl	80051e0 <DMA_CheckFifoParam>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2240      	movs	r2, #64	@ 0x40
 8004bf4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e016      	b.n	8004c30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fab2 	bl	8005174 <DMA_CalcBaseAndBitshift>
 8004c10:	4603      	mov	r3, r0
 8004c12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c18:	223f      	movs	r2, #63	@ 0x3f
 8004c1a:	409a      	lsls	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	f010803f 	.word	0xf010803f

08004c3c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e050      	b.n	8004cf0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d101      	bne.n	8004c5e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e048      	b.n	8004cf0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0201 	bic.w	r2, r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2200      	movs	r2, #0
 8004c74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2200      	movs	r2, #0
 8004c84:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2200      	movs	r2, #0
 8004c94:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2221      	movs	r2, #33	@ 0x21
 8004c9c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fa68 	bl	8005174 <DMA_CalcBaseAndBitshift>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cd0:	223f      	movs	r2, #63	@ 0x3f
 8004cd2:	409a      	lsls	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
 8004d04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_DMA_Start_IT+0x26>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e040      	b.n	8004da0 <HAL_DMA_Start_IT+0xa8>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d12f      	bne.n	8004d92 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2202      	movs	r2, #2
 8004d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	68b9      	ldr	r1, [r7, #8]
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f000 f9e6 	bl	8005118 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d50:	223f      	movs	r2, #63	@ 0x3f
 8004d52:	409a      	lsls	r2, r3
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0216 	orr.w	r2, r2, #22
 8004d66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d007      	beq.n	8004d80 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0208 	orr.w	r2, r2, #8
 8004d7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f042 0201 	orr.w	r2, r2, #1
 8004d8e:	601a      	str	r2, [r3, #0]
 8004d90:	e005      	b.n	8004d9e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3718      	adds	r7, #24
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d004      	beq.n	8004dc6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2280      	movs	r2, #128	@ 0x80
 8004dc0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e00c      	b.n	8004de0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2205      	movs	r2, #5
 8004dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0201 	bic.w	r2, r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004df8:	4b8e      	ldr	r3, [pc, #568]	@ (8005034 <HAL_DMA_IRQHandler+0x248>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a8e      	ldr	r2, [pc, #568]	@ (8005038 <HAL_DMA_IRQHandler+0x24c>)
 8004dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004e02:	0a9b      	lsrs	r3, r3, #10
 8004e04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e16:	2208      	movs	r2, #8
 8004e18:	409a      	lsls	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d01a      	beq.n	8004e58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d013      	beq.n	8004e58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0204 	bic.w	r2, r2, #4
 8004e3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e44:	2208      	movs	r2, #8
 8004e46:	409a      	lsls	r2, r3
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e50:	f043 0201 	orr.w	r2, r3, #1
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	409a      	lsls	r2, r3
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	4013      	ands	r3, r2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d012      	beq.n	8004e8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00b      	beq.n	8004e8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	409a      	lsls	r2, r3
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e86:	f043 0202 	orr.w	r2, r3, #2
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e92:	2204      	movs	r2, #4
 8004e94:	409a      	lsls	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d012      	beq.n	8004ec4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00b      	beq.n	8004ec4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb0:	2204      	movs	r2, #4
 8004eb2:	409a      	lsls	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebc:	f043 0204 	orr.w	r2, r3, #4
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ec8:	2210      	movs	r2, #16
 8004eca:	409a      	lsls	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d043      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d03c      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee6:	2210      	movs	r2, #16
 8004ee8:	409a      	lsls	r2, r3
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d018      	beq.n	8004f2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d108      	bne.n	8004f1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d024      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	4798      	blx	r3
 8004f1a:	e01f      	b.n	8004f5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d01b      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	4798      	blx	r3
 8004f2c:	e016      	b.n	8004f5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d107      	bne.n	8004f4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0208 	bic.w	r2, r2, #8
 8004f4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d003      	beq.n	8004f5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f60:	2220      	movs	r2, #32
 8004f62:	409a      	lsls	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 808f 	beq.w	800508c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0310 	and.w	r3, r3, #16
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 8087 	beq.w	800508c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f82:	2220      	movs	r2, #32
 8004f84:	409a      	lsls	r2, r3
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b05      	cmp	r3, #5
 8004f94:	d136      	bne.n	8005004 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0216 	bic.w	r2, r2, #22
 8004fa4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695a      	ldr	r2, [r3, #20]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d103      	bne.n	8004fc6 <HAL_DMA_IRQHandler+0x1da>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d007      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f022 0208 	bic.w	r2, r2, #8
 8004fd4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fda:	223f      	movs	r2, #63	@ 0x3f
 8004fdc:	409a      	lsls	r2, r3
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d07e      	beq.n	80050f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	4798      	blx	r3
        }
        return;
 8005002:	e079      	b.n	80050f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d01d      	beq.n	800504e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10d      	bne.n	800503c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005024:	2b00      	cmp	r3, #0
 8005026:	d031      	beq.n	800508c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	4798      	blx	r3
 8005030:	e02c      	b.n	800508c <HAL_DMA_IRQHandler+0x2a0>
 8005032:	bf00      	nop
 8005034:	20000004 	.word	0x20000004
 8005038:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005040:	2b00      	cmp	r3, #0
 8005042:	d023      	beq.n	800508c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	4798      	blx	r3
 800504c:	e01e      	b.n	800508c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10f      	bne.n	800507c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f022 0210 	bic.w	r2, r2, #16
 800506a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005090:	2b00      	cmp	r3, #0
 8005092:	d032      	beq.n	80050fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b00      	cmp	r3, #0
 800509e:	d022      	beq.n	80050e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2205      	movs	r2, #5
 80050a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0201 	bic.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	3301      	adds	r3, #1
 80050bc:	60bb      	str	r3, [r7, #8]
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d307      	bcc.n	80050d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0301 	and.w	r3, r3, #1
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1f2      	bne.n	80050b8 <HAL_DMA_IRQHandler+0x2cc>
 80050d2:	e000      	b.n	80050d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80050d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d005      	beq.n	80050fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	4798      	blx	r3
 80050f6:	e000      	b.n	80050fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80050f8:	bf00      	nop
    }
  }
}
 80050fa:	3718      	adds	r7, #24
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800510c:	4618      	mov	r0, r3
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	607a      	str	r2, [r7, #4]
 8005124:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005134:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2b40      	cmp	r3, #64	@ 0x40
 8005144:	d108      	bne.n	8005158 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005156:	e007      	b.n	8005168 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	60da      	str	r2, [r3, #12]
}
 8005168:	bf00      	nop
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	b2db      	uxtb	r3, r3
 8005182:	3b10      	subs	r3, #16
 8005184:	4a14      	ldr	r2, [pc, #80]	@ (80051d8 <DMA_CalcBaseAndBitshift+0x64>)
 8005186:	fba2 2303 	umull	r2, r3, r2, r3
 800518a:	091b      	lsrs	r3, r3, #4
 800518c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800518e:	4a13      	ldr	r2, [pc, #76]	@ (80051dc <DMA_CalcBaseAndBitshift+0x68>)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	4413      	add	r3, r2
 8005194:	781b      	ldrb	r3, [r3, #0]
 8005196:	461a      	mov	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2b03      	cmp	r3, #3
 80051a0:	d909      	bls.n	80051b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80051aa:	f023 0303 	bic.w	r3, r3, #3
 80051ae:	1d1a      	adds	r2, r3, #4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80051b4:	e007      	b.n	80051c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80051be:	f023 0303 	bic.w	r3, r3, #3
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	aaaaaaab 	.word	0xaaaaaaab
 80051dc:	0800c29c 	.word	0x0800c29c

080051e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d11f      	bne.n	800523a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	2b03      	cmp	r3, #3
 80051fe:	d856      	bhi.n	80052ae <DMA_CheckFifoParam+0xce>
 8005200:	a201      	add	r2, pc, #4	@ (adr r2, 8005208 <DMA_CheckFifoParam+0x28>)
 8005202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005206:	bf00      	nop
 8005208:	08005219 	.word	0x08005219
 800520c:	0800522b 	.word	0x0800522b
 8005210:	08005219 	.word	0x08005219
 8005214:	080052af 	.word	0x080052af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d046      	beq.n	80052b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005228:	e043      	b.n	80052b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005232:	d140      	bne.n	80052b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005238:	e03d      	b.n	80052b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005242:	d121      	bne.n	8005288 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	2b03      	cmp	r3, #3
 8005248:	d837      	bhi.n	80052ba <DMA_CheckFifoParam+0xda>
 800524a:	a201      	add	r2, pc, #4	@ (adr r2, 8005250 <DMA_CheckFifoParam+0x70>)
 800524c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005250:	08005261 	.word	0x08005261
 8005254:	08005267 	.word	0x08005267
 8005258:	08005261 	.word	0x08005261
 800525c:	08005279 	.word	0x08005279
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
      break;
 8005264:	e030      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d025      	beq.n	80052be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005276:	e022      	b.n	80052be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005280:	d11f      	bne.n	80052c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005286:	e01c      	b.n	80052c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b02      	cmp	r3, #2
 800528c:	d903      	bls.n	8005296 <DMA_CheckFifoParam+0xb6>
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	2b03      	cmp	r3, #3
 8005292:	d003      	beq.n	800529c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005294:	e018      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	73fb      	strb	r3, [r7, #15]
      break;
 800529a:	e015      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00e      	beq.n	80052c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	73fb      	strb	r3, [r7, #15]
      break;
 80052ac:	e00b      	b.n	80052c6 <DMA_CheckFifoParam+0xe6>
      break;
 80052ae:	bf00      	nop
 80052b0:	e00a      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;
 80052b2:	bf00      	nop
 80052b4:	e008      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;
 80052b6:	bf00      	nop
 80052b8:	e006      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;
 80052ba:	bf00      	nop
 80052bc:	e004      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;
 80052be:	bf00      	nop
 80052c0:	e002      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80052c2:	bf00      	nop
 80052c4:	e000      	b.n	80052c8 <DMA_CheckFifoParam+0xe8>
      break;
 80052c6:	bf00      	nop
    }
  } 
  
  return status; 
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop

080052d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052d8:	b480      	push	{r7}
 80052da:	b089      	sub	sp, #36	@ 0x24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80052ea:	2300      	movs	r3, #0
 80052ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
 80052f2:	e165      	b.n	80055c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80052f4:	2201      	movs	r2, #1
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	697a      	ldr	r2, [r7, #20]
 8005304:	4013      	ands	r3, r2
 8005306:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	429a      	cmp	r2, r3
 800530e:	f040 8154 	bne.w	80055ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	2b01      	cmp	r3, #1
 800531c:	d005      	beq.n	800532a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005326:	2b02      	cmp	r3, #2
 8005328:	d130      	bne.n	800538c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	2203      	movs	r2, #3
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	43db      	mvns	r3, r3
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	4013      	ands	r3, r2
 8005340:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	fa02 f303 	lsl.w	r3, r2, r3
 800534e:	69ba      	ldr	r2, [r7, #24]
 8005350:	4313      	orrs	r3, r2
 8005352:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005360:	2201      	movs	r2, #1
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	fa02 f303 	lsl.w	r3, r2, r3
 8005368:	43db      	mvns	r3, r3
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	4013      	ands	r3, r2
 800536e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	091b      	lsrs	r3, r3, #4
 8005376:	f003 0201 	and.w	r2, r3, #1
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	fa02 f303 	lsl.w	r3, r2, r3
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	4313      	orrs	r3, r2
 8005384:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	f003 0303 	and.w	r3, r3, #3
 8005394:	2b03      	cmp	r3, #3
 8005396:	d017      	beq.n	80053c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	005b      	lsls	r3, r3, #1
 80053a2:	2203      	movs	r2, #3
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	43db      	mvns	r3, r3
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	4013      	ands	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	fa02 f303 	lsl.w	r3, r2, r3
 80053bc:	69ba      	ldr	r2, [r7, #24]
 80053be:	4313      	orrs	r3, r2
 80053c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f003 0303 	and.w	r3, r3, #3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d123      	bne.n	800541c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	08da      	lsrs	r2, r3, #3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3208      	adds	r2, #8
 80053dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	f003 0307 	and.w	r3, r3, #7
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	220f      	movs	r2, #15
 80053ec:	fa02 f303 	lsl.w	r3, r2, r3
 80053f0:	43db      	mvns	r3, r3
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	4013      	ands	r3, r2
 80053f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	691a      	ldr	r2, [r3, #16]
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	69ba      	ldr	r2, [r7, #24]
 800540a:	4313      	orrs	r3, r2
 800540c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	08da      	lsrs	r2, r3, #3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	3208      	adds	r2, #8
 8005416:	69b9      	ldr	r1, [r7, #24]
 8005418:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	2203      	movs	r2, #3
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	43db      	mvns	r3, r3
 800542e:	69ba      	ldr	r2, [r7, #24]
 8005430:	4013      	ands	r3, r2
 8005432:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f003 0203 	and.w	r2, r3, #3
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	005b      	lsls	r3, r3, #1
 8005440:	fa02 f303 	lsl.w	r3, r2, r3
 8005444:	69ba      	ldr	r2, [r7, #24]
 8005446:	4313      	orrs	r3, r2
 8005448:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80ae 	beq.w	80055ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
 8005462:	4b5d      	ldr	r3, [pc, #372]	@ (80055d8 <HAL_GPIO_Init+0x300>)
 8005464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005466:	4a5c      	ldr	r2, [pc, #368]	@ (80055d8 <HAL_GPIO_Init+0x300>)
 8005468:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800546c:	6453      	str	r3, [r2, #68]	@ 0x44
 800546e:	4b5a      	ldr	r3, [pc, #360]	@ (80055d8 <HAL_GPIO_Init+0x300>)
 8005470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005472:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800547a:	4a58      	ldr	r2, [pc, #352]	@ (80055dc <HAL_GPIO_Init+0x304>)
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	089b      	lsrs	r3, r3, #2
 8005480:	3302      	adds	r3, #2
 8005482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005486:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	220f      	movs	r2, #15
 8005492:	fa02 f303 	lsl.w	r3, r2, r3
 8005496:	43db      	mvns	r3, r3
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	4013      	ands	r3, r2
 800549c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a4f      	ldr	r2, [pc, #316]	@ (80055e0 <HAL_GPIO_Init+0x308>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d025      	beq.n	80054f2 <HAL_GPIO_Init+0x21a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a4e      	ldr	r2, [pc, #312]	@ (80055e4 <HAL_GPIO_Init+0x30c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d01f      	beq.n	80054ee <HAL_GPIO_Init+0x216>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a4d      	ldr	r2, [pc, #308]	@ (80055e8 <HAL_GPIO_Init+0x310>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d019      	beq.n	80054ea <HAL_GPIO_Init+0x212>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a4c      	ldr	r2, [pc, #304]	@ (80055ec <HAL_GPIO_Init+0x314>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d013      	beq.n	80054e6 <HAL_GPIO_Init+0x20e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a4b      	ldr	r2, [pc, #300]	@ (80055f0 <HAL_GPIO_Init+0x318>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d00d      	beq.n	80054e2 <HAL_GPIO_Init+0x20a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a4a      	ldr	r2, [pc, #296]	@ (80055f4 <HAL_GPIO_Init+0x31c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d007      	beq.n	80054de <HAL_GPIO_Init+0x206>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a49      	ldr	r2, [pc, #292]	@ (80055f8 <HAL_GPIO_Init+0x320>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d101      	bne.n	80054da <HAL_GPIO_Init+0x202>
 80054d6:	2306      	movs	r3, #6
 80054d8:	e00c      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054da:	2307      	movs	r3, #7
 80054dc:	e00a      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054de:	2305      	movs	r3, #5
 80054e0:	e008      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054e2:	2304      	movs	r3, #4
 80054e4:	e006      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054e6:	2303      	movs	r3, #3
 80054e8:	e004      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054ea:	2302      	movs	r3, #2
 80054ec:	e002      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e000      	b.n	80054f4 <HAL_GPIO_Init+0x21c>
 80054f2:	2300      	movs	r3, #0
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	f002 0203 	and.w	r2, r2, #3
 80054fa:	0092      	lsls	r2, r2, #2
 80054fc:	4093      	lsls	r3, r2
 80054fe:	69ba      	ldr	r2, [r7, #24]
 8005500:	4313      	orrs	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005504:	4935      	ldr	r1, [pc, #212]	@ (80055dc <HAL_GPIO_Init+0x304>)
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	089b      	lsrs	r3, r3, #2
 800550a:	3302      	adds	r3, #2
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005512:	4b3a      	ldr	r3, [pc, #232]	@ (80055fc <HAL_GPIO_Init+0x324>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	43db      	mvns	r3, r3
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	4013      	ands	r3, r2
 8005520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800552e:	69ba      	ldr	r2, [r7, #24]
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005536:	4a31      	ldr	r2, [pc, #196]	@ (80055fc <HAL_GPIO_Init+0x324>)
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800553c:	4b2f      	ldr	r3, [pc, #188]	@ (80055fc <HAL_GPIO_Init+0x324>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	43db      	mvns	r3, r3
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	4013      	ands	r3, r2
 800554a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005558:	69ba      	ldr	r2, [r7, #24]
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005560:	4a26      	ldr	r2, [pc, #152]	@ (80055fc <HAL_GPIO_Init+0x324>)
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005566:	4b25      	ldr	r3, [pc, #148]	@ (80055fc <HAL_GPIO_Init+0x324>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	43db      	mvns	r3, r3
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	4013      	ands	r3, r2
 8005574:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800558a:	4a1c      	ldr	r2, [pc, #112]	@ (80055fc <HAL_GPIO_Init+0x324>)
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005590:	4b1a      	ldr	r3, [pc, #104]	@ (80055fc <HAL_GPIO_Init+0x324>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	43db      	mvns	r3, r3
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4013      	ands	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d003      	beq.n	80055b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80055b4:	4a11      	ldr	r2, [pc, #68]	@ (80055fc <HAL_GPIO_Init+0x324>)
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	3301      	adds	r3, #1
 80055be:	61fb      	str	r3, [r7, #28]
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	2b0f      	cmp	r3, #15
 80055c4:	f67f ae96 	bls.w	80052f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	3724      	adds	r7, #36	@ 0x24
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	40023800 	.word	0x40023800
 80055dc:	40013800 	.word	0x40013800
 80055e0:	40020000 	.word	0x40020000
 80055e4:	40020400 	.word	0x40020400
 80055e8:	40020800 	.word	0x40020800
 80055ec:	40020c00 	.word	0x40020c00
 80055f0:	40021000 	.word	0x40021000
 80055f4:	40021400 	.word	0x40021400
 80055f8:	40021800 	.word	0x40021800
 80055fc:	40013c00 	.word	0x40013c00

08005600 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800560a:	2300      	movs	r3, #0
 800560c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800560e:	2300      	movs	r3, #0
 8005610:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005612:	2300      	movs	r3, #0
 8005614:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005616:	2300      	movs	r3, #0
 8005618:	617b      	str	r3, [r7, #20]
 800561a:	e0c7      	b.n	80057ac <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800561c:	2201      	movs	r2, #1
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	fa02 f303 	lsl.w	r3, r2, r3
 8005624:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	4013      	ands	r3, r2
 800562c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	429a      	cmp	r2, r3
 8005634:	f040 80b7 	bne.w	80057a6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005638:	4a62      	ldr	r2, [pc, #392]	@ (80057c4 <HAL_GPIO_DeInit+0x1c4>)
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	089b      	lsrs	r3, r3, #2
 800563e:	3302      	adds	r3, #2
 8005640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005644:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 0303 	and.w	r3, r3, #3
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	220f      	movs	r2, #15
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	4013      	ands	r3, r2
 8005658:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a5a      	ldr	r2, [pc, #360]	@ (80057c8 <HAL_GPIO_DeInit+0x1c8>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d025      	beq.n	80056ae <HAL_GPIO_DeInit+0xae>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a59      	ldr	r2, [pc, #356]	@ (80057cc <HAL_GPIO_DeInit+0x1cc>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d01f      	beq.n	80056aa <HAL_GPIO_DeInit+0xaa>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a58      	ldr	r2, [pc, #352]	@ (80057d0 <HAL_GPIO_DeInit+0x1d0>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d019      	beq.n	80056a6 <HAL_GPIO_DeInit+0xa6>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a57      	ldr	r2, [pc, #348]	@ (80057d4 <HAL_GPIO_DeInit+0x1d4>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d013      	beq.n	80056a2 <HAL_GPIO_DeInit+0xa2>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a56      	ldr	r2, [pc, #344]	@ (80057d8 <HAL_GPIO_DeInit+0x1d8>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d00d      	beq.n	800569e <HAL_GPIO_DeInit+0x9e>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a55      	ldr	r2, [pc, #340]	@ (80057dc <HAL_GPIO_DeInit+0x1dc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d007      	beq.n	800569a <HAL_GPIO_DeInit+0x9a>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a54      	ldr	r2, [pc, #336]	@ (80057e0 <HAL_GPIO_DeInit+0x1e0>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d101      	bne.n	8005696 <HAL_GPIO_DeInit+0x96>
 8005692:	2306      	movs	r3, #6
 8005694:	e00c      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 8005696:	2307      	movs	r3, #7
 8005698:	e00a      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 800569a:	2305      	movs	r3, #5
 800569c:	e008      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 800569e:	2304      	movs	r3, #4
 80056a0:	e006      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 80056a2:	2303      	movs	r3, #3
 80056a4:	e004      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 80056a6:	2302      	movs	r3, #2
 80056a8:	e002      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 80056aa:	2301      	movs	r3, #1
 80056ac:	e000      	b.n	80056b0 <HAL_GPIO_DeInit+0xb0>
 80056ae:	2300      	movs	r3, #0
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	f002 0203 	and.w	r2, r2, #3
 80056b6:	0092      	lsls	r2, r2, #2
 80056b8:	4093      	lsls	r3, r2
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d132      	bne.n	8005726 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80056c0:	4b48      	ldr	r3, [pc, #288]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	43db      	mvns	r3, r3
 80056c8:	4946      	ldr	r1, [pc, #280]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80056ce:	4b45      	ldr	r3, [pc, #276]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	43db      	mvns	r3, r3
 80056d6:	4943      	ldr	r1, [pc, #268]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056d8:	4013      	ands	r3, r2
 80056da:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80056dc:	4b41      	ldr	r3, [pc, #260]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056de:	68da      	ldr	r2, [r3, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	43db      	mvns	r3, r3
 80056e4:	493f      	ldr	r1, [pc, #252]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056e6:	4013      	ands	r3, r2
 80056e8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80056ea:	4b3e      	ldr	r3, [pc, #248]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	43db      	mvns	r3, r3
 80056f2:	493c      	ldr	r1, [pc, #240]	@ (80057e4 <HAL_GPIO_DeInit+0x1e4>)
 80056f4:	4013      	ands	r3, r2
 80056f6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	220f      	movs	r2, #15
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005708:	4a2e      	ldr	r2, [pc, #184]	@ (80057c4 <HAL_GPIO_DeInit+0x1c4>)
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	3302      	adds	r3, #2
 8005710:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	43da      	mvns	r2, r3
 8005718:	482a      	ldr	r0, [pc, #168]	@ (80057c4 <HAL_GPIO_DeInit+0x1c4>)
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	089b      	lsrs	r3, r3, #2
 800571e:	400a      	ands	r2, r1
 8005720:	3302      	adds	r3, #2
 8005722:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	005b      	lsls	r3, r3, #1
 800572e:	2103      	movs	r1, #3
 8005730:	fa01 f303 	lsl.w	r3, r1, r3
 8005734:	43db      	mvns	r3, r3
 8005736:	401a      	ands	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	08da      	lsrs	r2, r3, #3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	3208      	adds	r2, #8
 8005744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	220f      	movs	r2, #15
 8005752:	fa02 f303 	lsl.w	r3, r2, r3
 8005756:	43db      	mvns	r3, r3
 8005758:	697a      	ldr	r2, [r7, #20]
 800575a:	08d2      	lsrs	r2, r2, #3
 800575c:	4019      	ands	r1, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3208      	adds	r2, #8
 8005762:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	005b      	lsls	r3, r3, #1
 800576e:	2103      	movs	r1, #3
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	43db      	mvns	r3, r3
 8005776:	401a      	ands	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	2101      	movs	r1, #1
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	fa01 f303 	lsl.w	r3, r1, r3
 8005788:	43db      	mvns	r3, r3
 800578a:	401a      	ands	r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	2103      	movs	r1, #3
 800579a:	fa01 f303 	lsl.w	r3, r1, r3
 800579e:	43db      	mvns	r3, r3
 80057a0:	401a      	ands	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	3301      	adds	r3, #1
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	2b0f      	cmp	r3, #15
 80057b0:	f67f af34 	bls.w	800561c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40013800 	.word	0x40013800
 80057c8:	40020000 	.word	0x40020000
 80057cc:	40020400 	.word	0x40020400
 80057d0:	40020800 	.word	0x40020800
 80057d4:	40020c00 	.word	0x40020c00
 80057d8:	40021000 	.word	0x40021000
 80057dc:	40021400 	.word	0x40021400
 80057e0:	40021800 	.word	0x40021800
 80057e4:	40013c00 	.word	0x40013c00

080057e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	807b      	strh	r3, [r7, #2]
 80057f4:	4613      	mov	r3, r2
 80057f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057f8:	787b      	ldrb	r3, [r7, #1]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057fe:	887a      	ldrh	r2, [r7, #2]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005804:	e003      	b.n	800580e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005806:	887b      	ldrh	r3, [r7, #2]
 8005808:	041a      	lsls	r2, r3, #16
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	619a      	str	r2, [r3, #24]
}
 800580e:	bf00      	nop
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800581a:	b480      	push	{r7}
 800581c:	b085      	sub	sp, #20
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	460b      	mov	r3, r1
 8005824:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800582c:	887a      	ldrh	r2, [r7, #2]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	4013      	ands	r3, r2
 8005832:	041a      	lsls	r2, r3, #16
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	43d9      	mvns	r1, r3
 8005838:	887b      	ldrh	r3, [r7, #2]
 800583a:	400b      	ands	r3, r1
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	619a      	str	r2, [r3, #24]
}
 8005842:	bf00      	nop
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	4603      	mov	r3, r0
 8005858:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800585a:	4b08      	ldr	r3, [pc, #32]	@ (800587c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800585c:	695a      	ldr	r2, [r3, #20]
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	4013      	ands	r3, r2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d006      	beq.n	8005874 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005866:	4a05      	ldr	r2, [pc, #20]	@ (800587c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005868:	88fb      	ldrh	r3, [r7, #6]
 800586a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800586c:	88fb      	ldrh	r3, [r7, #6]
 800586e:	4618      	mov	r0, r3
 8005870:	f7fb ff92 	bl	8001798 <HAL_GPIO_EXTI_Callback>
  }
}
 8005874:	bf00      	nop
 8005876:	3708      	adds	r7, #8
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	40013c00 	.word	0x40013c00

08005880 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e12b      	b.n	8005aea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7fb fd96 	bl	80013d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2224      	movs	r2, #36	@ 0x24
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058e4:	f001 fbe6 	bl	80070b4 <HAL_RCC_GetPCLK1Freq>
 80058e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	4a81      	ldr	r2, [pc, #516]	@ (8005af4 <HAL_I2C_Init+0x274>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d807      	bhi.n	8005904 <HAL_I2C_Init+0x84>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4a80      	ldr	r2, [pc, #512]	@ (8005af8 <HAL_I2C_Init+0x278>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	bf94      	ite	ls
 80058fc:	2301      	movls	r3, #1
 80058fe:	2300      	movhi	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	e006      	b.n	8005912 <HAL_I2C_Init+0x92>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	4a7d      	ldr	r2, [pc, #500]	@ (8005afc <HAL_I2C_Init+0x27c>)
 8005908:	4293      	cmp	r3, r2
 800590a:	bf94      	ite	ls
 800590c:	2301      	movls	r3, #1
 800590e:	2300      	movhi	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e0e7      	b.n	8005aea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4a78      	ldr	r2, [pc, #480]	@ (8005b00 <HAL_I2C_Init+0x280>)
 800591e:	fba2 2303 	umull	r2, r3, r2, r3
 8005922:	0c9b      	lsrs	r3, r3, #18
 8005924:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	430a      	orrs	r2, r1
 8005938:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	4a6a      	ldr	r2, [pc, #424]	@ (8005af4 <HAL_I2C_Init+0x274>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d802      	bhi.n	8005954 <HAL_I2C_Init+0xd4>
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	3301      	adds	r3, #1
 8005952:	e009      	b.n	8005968 <HAL_I2C_Init+0xe8>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800595a:	fb02 f303 	mul.w	r3, r2, r3
 800595e:	4a69      	ldr	r2, [pc, #420]	@ (8005b04 <HAL_I2C_Init+0x284>)
 8005960:	fba2 2303 	umull	r2, r3, r2, r3
 8005964:	099b      	lsrs	r3, r3, #6
 8005966:	3301      	adds	r3, #1
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	430b      	orrs	r3, r1
 800596e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800597a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	495c      	ldr	r1, [pc, #368]	@ (8005af4 <HAL_I2C_Init+0x274>)
 8005984:	428b      	cmp	r3, r1
 8005986:	d819      	bhi.n	80059bc <HAL_I2C_Init+0x13c>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	1e59      	subs	r1, r3, #1
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	fbb1 f3f3 	udiv	r3, r1, r3
 8005996:	1c59      	adds	r1, r3, #1
 8005998:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800599c:	400b      	ands	r3, r1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00a      	beq.n	80059b8 <HAL_I2C_Init+0x138>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	1e59      	subs	r1, r3, #1
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80059b0:	3301      	adds	r3, #1
 80059b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059b6:	e051      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 80059b8:	2304      	movs	r3, #4
 80059ba:	e04f      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d111      	bne.n	80059e8 <HAL_I2C_Init+0x168>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	1e58      	subs	r0, r3, #1
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6859      	ldr	r1, [r3, #4]
 80059cc:	460b      	mov	r3, r1
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	440b      	add	r3, r1
 80059d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80059d6:	3301      	adds	r3, #1
 80059d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059dc:	2b00      	cmp	r3, #0
 80059de:	bf0c      	ite	eq
 80059e0:	2301      	moveq	r3, #1
 80059e2:	2300      	movne	r3, #0
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	e012      	b.n	8005a0e <HAL_I2C_Init+0x18e>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1e58      	subs	r0, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6859      	ldr	r1, [r3, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	0099      	lsls	r1, r3, #2
 80059f8:	440b      	add	r3, r1
 80059fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80059fe:	3301      	adds	r3, #1
 8005a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	bf0c      	ite	eq
 8005a08:	2301      	moveq	r3, #1
 8005a0a:	2300      	movne	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <HAL_I2C_Init+0x196>
 8005a12:	2301      	movs	r3, #1
 8005a14:	e022      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10e      	bne.n	8005a3c <HAL_I2C_Init+0x1bc>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	1e58      	subs	r0, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6859      	ldr	r1, [r3, #4]
 8005a26:	460b      	mov	r3, r1
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	440b      	add	r3, r1
 8005a2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a30:	3301      	adds	r3, #1
 8005a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a3a:	e00f      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	1e58      	subs	r0, r3, #1
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6859      	ldr	r1, [r3, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	0099      	lsls	r1, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a52:	3301      	adds	r3, #1
 8005a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a5c:	6879      	ldr	r1, [r7, #4]
 8005a5e:	6809      	ldr	r1, [r1, #0]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69da      	ldr	r2, [r3, #28]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005a8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6911      	ldr	r1, [r2, #16]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68d2      	ldr	r2, [r2, #12]
 8005a96:	4311      	orrs	r1, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	695a      	ldr	r2, [r3, #20]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	000186a0 	.word	0x000186a0
 8005af8:	001e847f 	.word	0x001e847f
 8005afc:	003d08ff 	.word	0x003d08ff
 8005b00:	431bde83 	.word	0x431bde83
 8005b04:	10624dd3 	.word	0x10624dd3

08005b08 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e021      	b.n	8005b5e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2224      	movs	r2, #36	@ 0x24
 8005b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 0201 	bic.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fb fcca 	bl	80014cc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3708      	adds	r7, #8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b088      	sub	sp, #32
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	4608      	mov	r0, r1
 8005b72:	4611      	mov	r1, r2
 8005b74:	461a      	mov	r2, r3
 8005b76:	4603      	mov	r3, r0
 8005b78:	817b      	strh	r3, [r7, #10]
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	813b      	strh	r3, [r7, #8]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b82:	f7fe fa5b 	bl	800403c <HAL_GetTick>
 8005b86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	f040 80d9 	bne.w	8005d48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	2319      	movs	r3, #25
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	496d      	ldr	r1, [pc, #436]	@ (8005d54 <HAL_I2C_Mem_Write+0x1ec>)
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 ff5f 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005bac:	2302      	movs	r3, #2
 8005bae:	e0cc      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d101      	bne.n	8005bbe <HAL_I2C_Mem_Write+0x56>
 8005bba:	2302      	movs	r3, #2
 8005bbc:	e0c5      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d007      	beq.n	8005be4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bf2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2221      	movs	r2, #33	@ 0x21
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2240      	movs	r2, #64	@ 0x40
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4a4d      	ldr	r2, [pc, #308]	@ (8005d58 <HAL_I2C_Mem_Write+0x1f0>)
 8005c24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c26:	88f8      	ldrh	r0, [r7, #6]
 8005c28:	893a      	ldrh	r2, [r7, #8]
 8005c2a:	8979      	ldrh	r1, [r7, #10]
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	4603      	mov	r3, r0
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f000 fc7a 	bl	8006530 <I2C_RequestMemoryWrite>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d052      	beq.n	8005ce8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e081      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f001 f824 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00d      	beq.n	8005c72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	d107      	bne.n	8005c6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e06b      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c76:	781a      	ldrb	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b04      	cmp	r3, #4
 8005cae:	d11b      	bne.n	8005ce8 <HAL_I2C_Mem_Write+0x180>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d017      	beq.n	8005ce8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	781a      	ldrb	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1aa      	bne.n	8005c46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f001 f817 	bl	8006d28 <I2C_WaitOnBTFFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00d      	beq.n	8005d1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d04:	2b04      	cmp	r3, #4
 8005d06:	d107      	bne.n	8005d18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e016      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d44:	2300      	movs	r3, #0
 8005d46:	e000      	b.n	8005d4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d48:	2302      	movs	r3, #2
  }
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3718      	adds	r7, #24
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	00100002 	.word	0x00100002
 8005d58:	ffff0000 	.word	0xffff0000

08005d5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b08c      	sub	sp, #48	@ 0x30
 8005d60:	af02      	add	r7, sp, #8
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	4608      	mov	r0, r1
 8005d66:	4611      	mov	r1, r2
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	817b      	strh	r3, [r7, #10]
 8005d6e:	460b      	mov	r3, r1
 8005d70:	813b      	strh	r3, [r7, #8]
 8005d72:	4613      	mov	r3, r2
 8005d74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d76:	f7fe f961 	bl	800403c <HAL_GetTick>
 8005d7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b20      	cmp	r3, #32
 8005d86:	f040 8214 	bne.w	80061b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	2319      	movs	r3, #25
 8005d90:	2201      	movs	r2, #1
 8005d92:	497b      	ldr	r1, [pc, #492]	@ (8005f80 <HAL_I2C_Mem_Read+0x224>)
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 fe65 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d001      	beq.n	8005da4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005da0:	2302      	movs	r3, #2
 8005da2:	e207      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d101      	bne.n	8005db2 <HAL_I2C_Mem_Read+0x56>
 8005dae:	2302      	movs	r3, #2
 8005db0:	e200      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d007      	beq.n	8005dd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0201 	orr.w	r2, r2, #1
 8005dd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005de6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2222      	movs	r2, #34	@ 0x22
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2240      	movs	r2, #64	@ 0x40
 8005df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	4a5b      	ldr	r2, [pc, #364]	@ (8005f84 <HAL_I2C_Mem_Read+0x228>)
 8005e18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e1a:	88f8      	ldrh	r0, [r7, #6]
 8005e1c:	893a      	ldrh	r2, [r7, #8]
 8005e1e:	8979      	ldrh	r1, [r7, #10]
 8005e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e22:	9301      	str	r3, [sp, #4]
 8005e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	4603      	mov	r3, r0
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 fc16 	bl	800665c <I2C_RequestMemoryRead>
 8005e30:	4603      	mov	r3, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e1bc      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d113      	bne.n	8005e6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e42:	2300      	movs	r3, #0
 8005e44:	623b      	str	r3, [r7, #32]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	623b      	str	r3, [r7, #32]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	623b      	str	r3, [r7, #32]
 8005e56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e66:	601a      	str	r2, [r3, #0]
 8005e68:	e190      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d11b      	bne.n	8005eaa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e82:	2300      	movs	r3, #0
 8005e84:	61fb      	str	r3, [r7, #28]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	61fb      	str	r3, [r7, #28]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	61fb      	str	r3, [r7, #28]
 8005e96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	e170      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d11b      	bne.n	8005eea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ec0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ed0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	61bb      	str	r3, [r7, #24]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	61bb      	str	r3, [r7, #24]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	e150      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eea:	2300      	movs	r3, #0
 8005eec:	617b      	str	r3, [r7, #20]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	617b      	str	r3, [r7, #20]
 8005efe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f00:	e144      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f06:	2b03      	cmp	r3, #3
 8005f08:	f200 80f1 	bhi.w	80060ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d123      	bne.n	8005f5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 ff4d 	bl	8006db8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e145      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	691a      	ldr	r2, [r3, #16]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f32:	b2d2      	uxtb	r2, r2
 8005f34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3a:	1c5a      	adds	r2, r3, #1
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f44:	3b01      	subs	r3, #1
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	3b01      	subs	r3, #1
 8005f54:	b29a      	uxth	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f5a:	e117      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d14e      	bne.n	8006002 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	9300      	str	r3, [sp, #0]
 8005f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	4906      	ldr	r1, [pc, #24]	@ (8005f88 <HAL_I2C_Mem_Read+0x22c>)
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 fd78 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d008      	beq.n	8005f8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e11a      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
 8005f7e:	bf00      	nop
 8005f80:	00100002 	.word	0x00100002
 8005f84:	ffff0000 	.word	0xffff0000
 8005f88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	691a      	ldr	r2, [r3, #16]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa6:	b2d2      	uxtb	r2, r2
 8005fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29a      	uxth	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fea:	3b01      	subs	r3, #1
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006000:	e0c4      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006008:	2200      	movs	r2, #0
 800600a:	496c      	ldr	r1, [pc, #432]	@ (80061bc <HAL_I2C_Mem_Read+0x460>)
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 fd29 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e0cb      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800602a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691a      	ldr	r2, [r3, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006036:	b2d2      	uxtb	r2, r2
 8006038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006048:	3b01      	subs	r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29a      	uxth	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800605e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006064:	2200      	movs	r2, #0
 8006066:	4955      	ldr	r1, [pc, #340]	@ (80061bc <HAL_I2C_Mem_Read+0x460>)
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f000 fcfb 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d001      	beq.n	8006078 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e09d      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006086:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	691a      	ldr	r2, [r3, #16]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006092:	b2d2      	uxtb	r2, r2
 8006094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060a4:	3b01      	subs	r3, #1
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	3b01      	subs	r3, #1
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b01      	subs	r3, #1
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80060ec:	e04e      	b.n	800618c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 fe60 	bl	8006db8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e058      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	691a      	ldr	r2, [r3, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006114:	1c5a      	adds	r2, r3, #1
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800611e:	3b01      	subs	r3, #1
 8006120:	b29a      	uxth	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800612a:	b29b      	uxth	r3, r3
 800612c:	3b01      	subs	r3, #1
 800612e:	b29a      	uxth	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	f003 0304 	and.w	r3, r3, #4
 800613e:	2b04      	cmp	r3, #4
 8006140:	d124      	bne.n	800618c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006146:	2b03      	cmp	r3, #3
 8006148:	d107      	bne.n	800615a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006158:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	691a      	ldr	r2, [r3, #16]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006164:	b2d2      	uxtb	r2, r2
 8006166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006182:	b29b      	uxth	r3, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006190:	2b00      	cmp	r3, #0
 8006192:	f47f aeb6 	bne.w	8005f02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2220      	movs	r2, #32
 800619a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061ae:	2300      	movs	r3, #0
 80061b0:	e000      	b.n	80061b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80061b2:	2302      	movs	r3, #2
  }
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3728      	adds	r7, #40	@ 0x28
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	00010004 	.word	0x00010004

080061c0 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b08c      	sub	sp, #48	@ 0x30
 80061c4:	af02      	add	r7, sp, #8
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	4608      	mov	r0, r1
 80061ca:	4611      	mov	r1, r2
 80061cc:	461a      	mov	r2, r3
 80061ce:	4603      	mov	r3, r0
 80061d0:	817b      	strh	r3, [r7, #10]
 80061d2:	460b      	mov	r3, r1
 80061d4:	813b      	strh	r3, [r7, #8]
 80061d6:	4613      	mov	r3, r2
 80061d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061da:	f7fd ff2f 	bl	800403c <HAL_GetTick>
 80061de:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	f040 8172 	bne.w	80064d6 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80061f2:	4b93      	ldr	r3, [pc, #588]	@ (8006440 <HAL_I2C_Mem_Read_DMA+0x280>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	08db      	lsrs	r3, r3, #3
 80061f8:	4a92      	ldr	r2, [pc, #584]	@ (8006444 <HAL_I2C_Mem_Read_DMA+0x284>)
 80061fa:	fba2 2303 	umull	r2, r3, r2, r3
 80061fe:	0a1a      	lsrs	r2, r3, #8
 8006200:	4613      	mov	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	4413      	add	r3, r2
 8006206:	009a      	lsls	r2, r3, #2
 8006208:	4413      	add	r3, r2
 800620a:	61fb      	str	r3, [r7, #28]
    do
    {
    	count--;
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	3b01      	subs	r3, #1
 8006210:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d112      	bne.n	800623e <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2220      	movs	r2, #32
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	f043 0220 	orr.w	r2, r3, #32
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800623a:	2302      	movs	r3, #2
 800623c:	e14c      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b02      	cmp	r3, #2
 800624a:	d0df      	beq.n	800620c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006252:	2b01      	cmp	r3, #1
 8006254:	d101      	bne.n	800625a <HAL_I2C_Mem_Read_DMA+0x9a>
 8006256:	2302      	movs	r3, #2
 8006258:	e13e      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b01      	cmp	r3, #1
 800626e:	d007      	beq.n	8006280 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f042 0201 	orr.w	r2, r2, #1
 800627e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800628e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2222      	movs	r2, #34	@ 0x22
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2240      	movs	r2, #64	@ 0x40
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80062b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4a62      	ldr	r2, [pc, #392]	@ (8006448 <HAL_I2C_Mem_Read_DMA+0x288>)
 80062c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80062c2:	897a      	ldrh	r2, [r7, #10]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80062c8:	893a      	ldrh	r2, [r7, #8]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80062ce:	88fa      	ldrh	r2, [r7, #6]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062de:	2b00      	cmp	r3, #0
 80062e0:	f000 80cc 	beq.w	800647c <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d02d      	beq.n	8006348 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f0:	4a56      	ldr	r2, [pc, #344]	@ (800644c <HAL_I2C_Mem_Read_DMA+0x28c>)
 80062f2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f8:	4a55      	ldr	r2, [pc, #340]	@ (8006450 <HAL_I2C_Mem_Read_DMA+0x290>)
 80062fa:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006300:	2200      	movs	r2, #0
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006308:	2200      	movs	r2, #0
 800630a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006310:	2200      	movs	r2, #0
 8006312:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006318:	2200      	movs	r2, #0
 800631a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3310      	adds	r3, #16
 8006326:	4619      	mov	r1, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632c:	461a      	mov	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006332:	f7fe fce1 	bl	8004cf8 <HAL_DMA_Start_IT>
 8006336:	4603      	mov	r3, r0
 8006338:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800633c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006340:	2b00      	cmp	r3, #0
 8006342:	f040 8087 	bne.w	8006454 <HAL_I2C_Mem_Read_DMA+0x294>
 8006346:	e013      	b.n	8006370 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2220      	movs	r2, #32
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e0b3      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8006370:	88f8      	ldrh	r0, [r7, #6]
 8006372:	893a      	ldrh	r2, [r7, #8]
 8006374:	8979      	ldrh	r1, [r7, #10]
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	9301      	str	r3, [sp, #4]
 800637a:	2323      	movs	r3, #35	@ 0x23
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	4603      	mov	r3, r0
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f000 f96b 	bl	800665c <I2C_RequestMemoryRead>
 8006386:	4603      	mov	r3, r0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d023      	beq.n	80063d4 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006390:	4618      	mov	r0, r3
 8006392:	f7fe fd09 	bl	8004da8 <HAL_DMA_Abort_IT>
 8006396:	4603      	mov	r3, r0
 8006398:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a0:	2200      	movs	r2, #0
 80063a2:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063b2:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 0201 	bic.w	r2, r2, #1
 80063ce:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e081      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d108      	bne.n	80063ee <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ea:	601a      	str	r2, [r3, #0]
 80063ec:	e007      	b.n	80063fe <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	685a      	ldr	r2, [r3, #4]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80063fc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063fe:	2300      	movs	r3, #0
 8006400:	61bb      	str	r3, [r7, #24]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	61bb      	str	r3, [r7, #24]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	61bb      	str	r3, [r7, #24]
 8006412:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800642a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800643a:	605a      	str	r2, [r3, #4]
 800643c:	e049      	b.n	80064d2 <HAL_I2C_Mem_Read_DMA+0x312>
 800643e:	bf00      	nop
 8006440:	20000004 	.word	0x20000004
 8006444:	14f8b589 	.word	0x14f8b589
 8006448:	ffff0000 	.word	0xffff0000
 800644c:	0800682d 	.word	0x0800682d
 8006450:	080069eb 	.word	0x080069eb
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006468:	f043 0210 	orr.w	r2, r3, #16
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e02d      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800647c:	88f8      	ldrh	r0, [r7, #6]
 800647e:	893a      	ldrh	r2, [r7, #8]
 8006480:	8979      	ldrh	r1, [r7, #10]
 8006482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	2323      	movs	r3, #35	@ 0x23
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	4603      	mov	r3, r0
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 f8e5 	bl	800665c <I2C_RequestMemoryRead>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e01d      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800649c:	2300      	movs	r3, #0
 800649e:	617b      	str	r3, [r7, #20]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	617b      	str	r3, [r7, #20]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064c0:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2220      	movs	r2, #32
 80064c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 80064d2:	2300      	movs	r3, #0
 80064d4:	e000      	b.n	80064d8 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 80064d6:	2302      	movs	r3, #2
  }
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3728      	adds	r7, #40	@ 0x28
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80064e8:	bf00      	nop
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b088      	sub	sp, #32
 8006534:	af02      	add	r7, sp, #8
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	4608      	mov	r0, r1
 800653a:	4611      	mov	r1, r2
 800653c:	461a      	mov	r2, r3
 800653e:	4603      	mov	r3, r0
 8006540:	817b      	strh	r3, [r7, #10]
 8006542:	460b      	mov	r3, r1
 8006544:	813b      	strh	r3, [r7, #8]
 8006546:	4613      	mov	r3, r2
 8006548:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006558:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	2200      	movs	r2, #0
 8006562:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006566:	68f8      	ldr	r0, [r7, #12]
 8006568:	f000 fa7c 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00d      	beq.n	800658e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800657c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006580:	d103      	bne.n	800658a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006588:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e05f      	b.n	800664e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800658e:	897b      	ldrh	r3, [r7, #10]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	461a      	mov	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800659c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800659e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a0:	6a3a      	ldr	r2, [r7, #32]
 80065a2:	492d      	ldr	r1, [pc, #180]	@ (8006658 <I2C_RequestMemoryWrite+0x128>)
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 fad7 	bl	8006b58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e04c      	b.n	800664e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065b4:	2300      	movs	r3, #0
 80065b6:	617b      	str	r3, [r7, #20]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065cc:	6a39      	ldr	r1, [r7, #32]
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f000 fb62 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00d      	beq.n	80065f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065de:	2b04      	cmp	r3, #4
 80065e0:	d107      	bne.n	80065f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e02b      	b.n	800664e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065f6:	88fb      	ldrh	r3, [r7, #6]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d105      	bne.n	8006608 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065fc:	893b      	ldrh	r3, [r7, #8]
 80065fe:	b2da      	uxtb	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	611a      	str	r2, [r3, #16]
 8006606:	e021      	b.n	800664c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006608:	893b      	ldrh	r3, [r7, #8]
 800660a:	0a1b      	lsrs	r3, r3, #8
 800660c:	b29b      	uxth	r3, r3
 800660e:	b2da      	uxtb	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006618:	6a39      	ldr	r1, [r7, #32]
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f000 fb3c 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00d      	beq.n	8006642 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662a:	2b04      	cmp	r3, #4
 800662c:	d107      	bne.n	800663e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800663c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e005      	b.n	800664e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006642:	893b      	ldrh	r3, [r7, #8]
 8006644:	b2da      	uxtb	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	00010002 	.word	0x00010002

0800665c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b088      	sub	sp, #32
 8006660:	af02      	add	r7, sp, #8
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	4608      	mov	r0, r1
 8006666:	4611      	mov	r1, r2
 8006668:	461a      	mov	r2, r3
 800666a:	4603      	mov	r3, r0
 800666c:	817b      	strh	r3, [r7, #10]
 800666e:	460b      	mov	r3, r1
 8006670:	813b      	strh	r3, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006684:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006694:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006698:	9300      	str	r3, [sp, #0]
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	2200      	movs	r2, #0
 800669e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f9de 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00d      	beq.n	80066ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066bc:	d103      	bne.n	80066c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e0aa      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066ca:	897b      	ldrh	r3, [r7, #10]
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80066d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	6a3a      	ldr	r2, [r7, #32]
 80066de:	4952      	ldr	r1, [pc, #328]	@ (8006828 <I2C_RequestMemoryRead+0x1cc>)
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fa39 	bl	8006b58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e097      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066f0:	2300      	movs	r3, #0
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	617b      	str	r3, [r7, #20]
 8006704:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006708:	6a39      	ldr	r1, [r7, #32]
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f000 fac4 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00d      	beq.n	8006732 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800671a:	2b04      	cmp	r3, #4
 800671c:	d107      	bne.n	800672e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800672c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e076      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006732:	88fb      	ldrh	r3, [r7, #6]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d105      	bne.n	8006744 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006738:	893b      	ldrh	r3, [r7, #8]
 800673a:	b2da      	uxtb	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	611a      	str	r2, [r3, #16]
 8006742:	e021      	b.n	8006788 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006744:	893b      	ldrh	r3, [r7, #8]
 8006746:	0a1b      	lsrs	r3, r3, #8
 8006748:	b29b      	uxth	r3, r3
 800674a:	b2da      	uxtb	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006754:	6a39      	ldr	r1, [r7, #32]
 8006756:	68f8      	ldr	r0, [r7, #12]
 8006758:	f000 fa9e 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00d      	beq.n	800677e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006766:	2b04      	cmp	r3, #4
 8006768:	d107      	bne.n	800677a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006778:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e050      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800677e:	893b      	ldrh	r3, [r7, #8]
 8006780:	b2da      	uxtb	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678a:	6a39      	ldr	r1, [r7, #32]
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 fa83 	bl	8006c98 <I2C_WaitOnTXEFlagUntilTimeout>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d00d      	beq.n	80067b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679c:	2b04      	cmp	r3, #4
 800679e:	d107      	bne.n	80067b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e035      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80067c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	6a3b      	ldr	r3, [r7, #32]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 f947 	bl	8006a64 <I2C_WaitOnFlagUntilTimeout>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00d      	beq.n	80067f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ea:	d103      	bne.n	80067f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e013      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80067f8:	897b      	ldrh	r3, [r7, #10]
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	f043 0301 	orr.w	r3, r3, #1
 8006800:	b2da      	uxtb	r2, r3
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680a:	6a3a      	ldr	r2, [r7, #32]
 800680c:	4906      	ldr	r1, [pc, #24]	@ (8006828 <I2C_RequestMemoryRead+0x1cc>)
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f000 f9a2 	bl	8006b58 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e000      	b.n	8006820 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3718      	adds	r7, #24
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	00010002 	.word	0x00010002

0800682c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006838:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006840:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006848:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800685e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800686c:	2200      	movs	r2, #0
 800686e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006874:	2b00      	cmp	r3, #0
 8006876:	d003      	beq.n	8006880 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687c:	2200      	movs	r2, #0
 800687e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8006880:	7cfb      	ldrb	r3, [r7, #19]
 8006882:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006886:	2b21      	cmp	r3, #33	@ 0x21
 8006888:	d007      	beq.n	800689a <I2C_DMAXferCplt+0x6e>
 800688a:	7cfb      	ldrb	r3, [r7, #19]
 800688c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8006890:	2b22      	cmp	r3, #34	@ 0x22
 8006892:	d131      	bne.n	80068f8 <I2C_DMAXferCplt+0xcc>
 8006894:	7cbb      	ldrb	r3, [r7, #18]
 8006896:	2b20      	cmp	r3, #32
 8006898:	d12e      	bne.n	80068f8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685a      	ldr	r2, [r3, #4]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068a8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2200      	movs	r2, #0
 80068ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80068b0:	7cfb      	ldrb	r3, [r7, #19]
 80068b2:	2b29      	cmp	r3, #41	@ 0x29
 80068b4:	d10a      	bne.n	80068cc <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	2221      	movs	r2, #33	@ 0x21
 80068ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	2228      	movs	r2, #40	@ 0x28
 80068c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80068c4:	6978      	ldr	r0, [r7, #20]
 80068c6:	f7ff fe15 	bl	80064f4 <HAL_I2C_SlaveTxCpltCallback>
 80068ca:	e00c      	b.n	80068e6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80068cc:	7cfb      	ldrb	r3, [r7, #19]
 80068ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80068d0:	d109      	bne.n	80068e6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2222      	movs	r2, #34	@ 0x22
 80068d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	2228      	movs	r2, #40	@ 0x28
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80068e0:	6978      	ldr	r0, [r7, #20]
 80068e2:	f7ff fe11 	bl	8006508 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80068f4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80068f6:	e074      	b.n	80069e2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b00      	cmp	r3, #0
 8006902:	d06e      	beq.n	80069e2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006908:	b29b      	uxth	r3, r3
 800690a:	2b01      	cmp	r3, #1
 800690c:	d107      	bne.n	800691e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800691c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800692c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006934:	d009      	beq.n	800694a <I2C_DMAXferCplt+0x11e>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b08      	cmp	r3, #8
 800693a:	d006      	beq.n	800694a <I2C_DMAXferCplt+0x11e>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006942:	d002      	beq.n	800694a <I2C_DMAXferCplt+0x11e>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2b20      	cmp	r3, #32
 8006948:	d107      	bne.n	800695a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006958:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006968:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006978:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	2200      	movs	r2, #0
 800697e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8006988:	6978      	ldr	r0, [r7, #20]
 800698a:	f7ff fdc7 	bl	800651c <HAL_I2C_ErrorCallback>
}
 800698e:	e028      	b.n	80069e2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	d10a      	bne.n	80069ba <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	2200      	movs	r2, #0
 80069b0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80069b2:	6978      	ldr	r0, [r7, #20]
 80069b4:	f7fa fefe 	bl	80017b4 <HAL_I2C_MemRxCpltCallback>
}
 80069b8:	e013      	b.n	80069e2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b08      	cmp	r3, #8
 80069c6:	d002      	beq.n	80069ce <I2C_DMAXferCplt+0x1a2>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b20      	cmp	r3, #32
 80069cc:	d103      	bne.n	80069d6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2200      	movs	r2, #0
 80069d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80069d4:	e002      	b.n	80069dc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2212      	movs	r2, #18
 80069da:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80069dc:	6978      	ldr	r0, [r7, #20]
 80069de:	f7ff fd7f 	bl	80064e0 <HAL_I2C_MasterRxCpltCallback>
}
 80069e2:	bf00      	nop
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a04:	2200      	movs	r2, #0
 8006a06:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d003      	beq.n	8006a18 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a14:	2200      	movs	r2, #0
 8006a16:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7fe fb71 	bl	8005100 <HAL_DMA_GetError>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d01b      	beq.n	8006a5c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a32:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4e:	f043 0210 	orr.w	r2, r3, #16
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f7ff fd60 	bl	800651c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006a5c:	bf00      	nop
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	4613      	mov	r3, r2
 8006a72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a74:	e048      	b.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a7c:	d044      	beq.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a7e:	f7fd fadd 	bl	800403c <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d302      	bcc.n	8006a94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d139      	bne.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	0c1b      	lsrs	r3, r3, #16
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d10d      	bne.n	8006aba <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	695b      	ldr	r3, [r3, #20]
 8006aa4:	43da      	mvns	r2, r3
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	bf0c      	ite	eq
 8006ab0:	2301      	moveq	r3, #1
 8006ab2:	2300      	movne	r3, #0
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	e00c      	b.n	8006ad4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	43da      	mvns	r2, r3
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	bf0c      	ite	eq
 8006acc:	2301      	moveq	r3, #1
 8006ace:	2300      	movne	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	79fb      	ldrb	r3, [r7, #7]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d116      	bne.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af4:	f043 0220 	orr.w	r2, r3, #32
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	e023      	b.n	8006b50 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	0c1b      	lsrs	r3, r3, #16
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d10d      	bne.n	8006b2e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	695b      	ldr	r3, [r3, #20]
 8006b18:	43da      	mvns	r2, r3
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	bf0c      	ite	eq
 8006b24:	2301      	moveq	r3, #1
 8006b26:	2300      	movne	r3, #0
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	e00c      	b.n	8006b48 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	43da      	mvns	r2, r3
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	bf0c      	ite	eq
 8006b40:	2301      	moveq	r3, #1
 8006b42:	2300      	movne	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	461a      	mov	r2, r3
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d093      	beq.n	8006a76 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b66:	e071      	b.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b76:	d123      	bne.n	8006bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b86:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bac:	f043 0204 	orr.w	r2, r3, #4
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e067      	b.n	8006c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bc6:	d041      	beq.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bc8:	f7fd fa38 	bl	800403c <HAL_GetTick>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d302      	bcc.n	8006bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d136      	bne.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	0c1b      	lsrs	r3, r3, #16
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d10c      	bne.n	8006c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	43da      	mvns	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	bf14      	ite	ne
 8006bfa:	2301      	movne	r3, #1
 8006bfc:	2300      	moveq	r3, #0
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	e00b      	b.n	8006c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	43da      	mvns	r2, r3
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	bf14      	ite	ne
 8006c14:	2301      	movne	r3, #1
 8006c16:	2300      	moveq	r3, #0
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d016      	beq.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2220      	movs	r2, #32
 8006c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c38:	f043 0220 	orr.w	r2, r3, #32
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e021      	b.n	8006c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	0c1b      	lsrs	r3, r3, #16
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d10c      	bne.n	8006c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	695b      	ldr	r3, [r3, #20]
 8006c5c:	43da      	mvns	r2, r3
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	4013      	ands	r3, r2
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	bf14      	ite	ne
 8006c68:	2301      	movne	r3, #1
 8006c6a:	2300      	moveq	r3, #0
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	e00b      	b.n	8006c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	43da      	mvns	r2, r3
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	bf14      	ite	ne
 8006c82:	2301      	movne	r3, #1
 8006c84:	2300      	moveq	r3, #0
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f47f af6d 	bne.w	8006b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ca4:	e034      	b.n	8006d10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 f8e3 	bl	8006e72 <I2C_IsAcknowledgeFailed>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e034      	b.n	8006d20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cbc:	d028      	beq.n	8006d10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cbe:	f7fd f9bd 	bl	800403c <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d302      	bcc.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d11d      	bne.n	8006d10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cde:	2b80      	cmp	r3, #128	@ 0x80
 8006ce0:	d016      	beq.n	8006d10 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2220      	movs	r2, #32
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfc:	f043 0220 	orr.w	r2, r3, #32
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e007      	b.n	8006d20 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d1a:	2b80      	cmp	r3, #128	@ 0x80
 8006d1c:	d1c3      	bne.n	8006ca6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d34:	e034      	b.n	8006da0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f000 f89b 	bl	8006e72 <I2C_IsAcknowledgeFailed>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e034      	b.n	8006db0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d4c:	d028      	beq.n	8006da0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d4e:	f7fd f975 	bl	800403c <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d302      	bcc.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d11d      	bne.n	8006da0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d016      	beq.n	8006da0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2220      	movs	r2, #32
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	f043 0220 	orr.w	r2, r3, #32
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e007      	b.n	8006db0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	f003 0304 	and.w	r3, r3, #4
 8006daa:	2b04      	cmp	r3, #4
 8006dac:	d1c3      	bne.n	8006d36 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3710      	adds	r7, #16
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006dc4:	e049      	b.n	8006e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	695b      	ldr	r3, [r3, #20]
 8006dcc:	f003 0310 	and.w	r3, r3, #16
 8006dd0:	2b10      	cmp	r3, #16
 8006dd2:	d119      	bne.n	8006e08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f06f 0210 	mvn.w	r2, #16
 8006ddc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2220      	movs	r2, #32
 8006de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e030      	b.n	8006e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e08:	f7fd f918 	bl	800403c <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d302      	bcc.n	8006e1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d11d      	bne.n	8006e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e28:	2b40      	cmp	r3, #64	@ 0x40
 8006e2a:	d016      	beq.n	8006e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	f043 0220 	orr.w	r2, r3, #32
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e007      	b.n	8006e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e64:	2b40      	cmp	r3, #64	@ 0x40
 8006e66:	d1ae      	bne.n	8006dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e88:	d11b      	bne.n	8006ec2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eae:	f043 0204 	orr.w	r2, r3, #4
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e000      	b.n	8006ec4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d101      	bne.n	8006ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e0cc      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ee4:	4b68      	ldr	r3, [pc, #416]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d90c      	bls.n	8006f0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ef2:	4b65      	ldr	r3, [pc, #404]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8006ef4:	683a      	ldr	r2, [r7, #0]
 8006ef6:	b2d2      	uxtb	r2, r2
 8006ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006efa:	4b63      	ldr	r3, [pc, #396]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d001      	beq.n	8006f0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e0b8      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d020      	beq.n	8006f5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 0304 	and.w	r3, r3, #4
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d005      	beq.n	8006f30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f24:	4b59      	ldr	r3, [pc, #356]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	4a58      	ldr	r2, [pc, #352]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006f2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0308 	and.w	r3, r3, #8
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d005      	beq.n	8006f48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f3c:	4b53      	ldr	r3, [pc, #332]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	4a52      	ldr	r2, [pc, #328]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006f46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f48:	4b50      	ldr	r3, [pc, #320]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	494d      	ldr	r1, [pc, #308]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f56:	4313      	orrs	r3, r2
 8006f58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0301 	and.w	r3, r3, #1
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d044      	beq.n	8006ff0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d107      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6e:	4b47      	ldr	r3, [pc, #284]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d119      	bne.n	8006fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e07f      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d003      	beq.n	8006f8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f8a:	2b03      	cmp	r3, #3
 8006f8c:	d107      	bne.n	8006f9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f8e:	4b3f      	ldr	r3, [pc, #252]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d109      	bne.n	8006fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e06f      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d101      	bne.n	8006fae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e067      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006fae:	4b37      	ldr	r3, [pc, #220]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f023 0203 	bic.w	r2, r3, #3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	4934      	ldr	r1, [pc, #208]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fc0:	f7fd f83c 	bl	800403c <HAL_GetTick>
 8006fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fc6:	e00a      	b.n	8006fde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fc8:	f7fd f838 	bl	800403c <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d901      	bls.n	8006fde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e04f      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fde:	4b2b      	ldr	r3, [pc, #172]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 020c 	and.w	r2, r3, #12
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d1eb      	bne.n	8006fc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ff0:	4b25      	ldr	r3, [pc, #148]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 030f 	and.w	r3, r3, #15
 8006ff8:	683a      	ldr	r2, [r7, #0]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d20c      	bcs.n	8007018 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ffe:	4b22      	ldr	r3, [pc, #136]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8007000:	683a      	ldr	r2, [r7, #0]
 8007002:	b2d2      	uxtb	r2, r2
 8007004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007006:	4b20      	ldr	r3, [pc, #128]	@ (8007088 <HAL_RCC_ClockConfig+0x1b8>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 030f 	and.w	r3, r3, #15
 800700e:	683a      	ldr	r2, [r7, #0]
 8007010:	429a      	cmp	r2, r3
 8007012:	d001      	beq.n	8007018 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e032      	b.n	800707e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d008      	beq.n	8007036 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007024:	4b19      	ldr	r3, [pc, #100]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	4916      	ldr	r1, [pc, #88]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8007032:	4313      	orrs	r3, r2
 8007034:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 0308 	and.w	r3, r3, #8
 800703e:	2b00      	cmp	r3, #0
 8007040:	d009      	beq.n	8007056 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007042:	4b12      	ldr	r3, [pc, #72]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	490e      	ldr	r1, [pc, #56]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 8007052:	4313      	orrs	r3, r2
 8007054:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007056:	f000 f855 	bl	8007104 <HAL_RCC_GetSysClockFreq>
 800705a:	4602      	mov	r2, r0
 800705c:	4b0b      	ldr	r3, [pc, #44]	@ (800708c <HAL_RCC_ClockConfig+0x1bc>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	091b      	lsrs	r3, r3, #4
 8007062:	f003 030f 	and.w	r3, r3, #15
 8007066:	490a      	ldr	r1, [pc, #40]	@ (8007090 <HAL_RCC_ClockConfig+0x1c0>)
 8007068:	5ccb      	ldrb	r3, [r1, r3]
 800706a:	fa22 f303 	lsr.w	r3, r2, r3
 800706e:	4a09      	ldr	r2, [pc, #36]	@ (8007094 <HAL_RCC_ClockConfig+0x1c4>)
 8007070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007072:	4b09      	ldr	r3, [pc, #36]	@ (8007098 <HAL_RCC_ClockConfig+0x1c8>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f7fc ff9c 	bl	8003fb4 <HAL_InitTick>

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3710      	adds	r7, #16
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	40023c00 	.word	0x40023c00
 800708c:	40023800 	.word	0x40023800
 8007090:	0800c278 	.word	0x0800c278
 8007094:	20000004 	.word	0x20000004
 8007098:	200003c0 	.word	0x200003c0

0800709c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070a0:	4b03      	ldr	r3, [pc, #12]	@ (80070b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80070a2:	681b      	ldr	r3, [r3, #0]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	20000004 	.word	0x20000004

080070b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070b8:	f7ff fff0 	bl	800709c <HAL_RCC_GetHCLKFreq>
 80070bc:	4602      	mov	r2, r0
 80070be:	4b05      	ldr	r3, [pc, #20]	@ (80070d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	0a9b      	lsrs	r3, r3, #10
 80070c4:	f003 0307 	and.w	r3, r3, #7
 80070c8:	4903      	ldr	r1, [pc, #12]	@ (80070d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ca:	5ccb      	ldrb	r3, [r1, r3]
 80070cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	40023800 	.word	0x40023800
 80070d8:	0800c288 	.word	0x0800c288

080070dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80070e0:	f7ff ffdc 	bl	800709c <HAL_RCC_GetHCLKFreq>
 80070e4:	4602      	mov	r2, r0
 80070e6:	4b05      	ldr	r3, [pc, #20]	@ (80070fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	0b5b      	lsrs	r3, r3, #13
 80070ec:	f003 0307 	and.w	r3, r3, #7
 80070f0:	4903      	ldr	r1, [pc, #12]	@ (8007100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070f2:	5ccb      	ldrb	r3, [r1, r3]
 80070f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	40023800 	.word	0x40023800
 8007100:	0800c288 	.word	0x0800c288

08007104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007104:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007108:	b0ae      	sub	sp, #184	@ 0xb8
 800710a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800710c:	2300      	movs	r3, #0
 800710e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007118:	2300      	movs	r3, #0
 800711a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800712a:	4bcb      	ldr	r3, [pc, #812]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 030c 	and.w	r3, r3, #12
 8007132:	2b0c      	cmp	r3, #12
 8007134:	f200 8206 	bhi.w	8007544 <HAL_RCC_GetSysClockFreq+0x440>
 8007138:	a201      	add	r2, pc, #4	@ (adr r2, 8007140 <HAL_RCC_GetSysClockFreq+0x3c>)
 800713a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713e:	bf00      	nop
 8007140:	08007175 	.word	0x08007175
 8007144:	08007545 	.word	0x08007545
 8007148:	08007545 	.word	0x08007545
 800714c:	08007545 	.word	0x08007545
 8007150:	0800717d 	.word	0x0800717d
 8007154:	08007545 	.word	0x08007545
 8007158:	08007545 	.word	0x08007545
 800715c:	08007545 	.word	0x08007545
 8007160:	08007185 	.word	0x08007185
 8007164:	08007545 	.word	0x08007545
 8007168:	08007545 	.word	0x08007545
 800716c:	08007545 	.word	0x08007545
 8007170:	08007375 	.word	0x08007375
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007174:	4bb9      	ldr	r3, [pc, #740]	@ (800745c <HAL_RCC_GetSysClockFreq+0x358>)
 8007176:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800717a:	e1e7      	b.n	800754c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800717c:	4bb8      	ldr	r3, [pc, #736]	@ (8007460 <HAL_RCC_GetSysClockFreq+0x35c>)
 800717e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007182:	e1e3      	b.n	800754c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007184:	4bb4      	ldr	r3, [pc, #720]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800718c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007190:	4bb1      	ldr	r3, [pc, #708]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d071      	beq.n	8007280 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800719c:	4bae      	ldr	r3, [pc, #696]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	099b      	lsrs	r3, r3, #6
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071a8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80071ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80071b8:	2300      	movs	r3, #0
 80071ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80071be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80071c2:	4622      	mov	r2, r4
 80071c4:	462b      	mov	r3, r5
 80071c6:	f04f 0000 	mov.w	r0, #0
 80071ca:	f04f 0100 	mov.w	r1, #0
 80071ce:	0159      	lsls	r1, r3, #5
 80071d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071d4:	0150      	lsls	r0, r2, #5
 80071d6:	4602      	mov	r2, r0
 80071d8:	460b      	mov	r3, r1
 80071da:	4621      	mov	r1, r4
 80071dc:	1a51      	subs	r1, r2, r1
 80071de:	6439      	str	r1, [r7, #64]	@ 0x40
 80071e0:	4629      	mov	r1, r5
 80071e2:	eb63 0301 	sbc.w	r3, r3, r1
 80071e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80071e8:	f04f 0200 	mov.w	r2, #0
 80071ec:	f04f 0300 	mov.w	r3, #0
 80071f0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80071f4:	4649      	mov	r1, r9
 80071f6:	018b      	lsls	r3, r1, #6
 80071f8:	4641      	mov	r1, r8
 80071fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80071fe:	4641      	mov	r1, r8
 8007200:	018a      	lsls	r2, r1, #6
 8007202:	4641      	mov	r1, r8
 8007204:	1a51      	subs	r1, r2, r1
 8007206:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007208:	4649      	mov	r1, r9
 800720a:	eb63 0301 	sbc.w	r3, r3, r1
 800720e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007210:	f04f 0200 	mov.w	r2, #0
 8007214:	f04f 0300 	mov.w	r3, #0
 8007218:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800721c:	4649      	mov	r1, r9
 800721e:	00cb      	lsls	r3, r1, #3
 8007220:	4641      	mov	r1, r8
 8007222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007226:	4641      	mov	r1, r8
 8007228:	00ca      	lsls	r2, r1, #3
 800722a:	4610      	mov	r0, r2
 800722c:	4619      	mov	r1, r3
 800722e:	4603      	mov	r3, r0
 8007230:	4622      	mov	r2, r4
 8007232:	189b      	adds	r3, r3, r2
 8007234:	633b      	str	r3, [r7, #48]	@ 0x30
 8007236:	462b      	mov	r3, r5
 8007238:	460a      	mov	r2, r1
 800723a:	eb42 0303 	adc.w	r3, r2, r3
 800723e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007240:	f04f 0200 	mov.w	r2, #0
 8007244:	f04f 0300 	mov.w	r3, #0
 8007248:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800724c:	4629      	mov	r1, r5
 800724e:	024b      	lsls	r3, r1, #9
 8007250:	4621      	mov	r1, r4
 8007252:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007256:	4621      	mov	r1, r4
 8007258:	024a      	lsls	r2, r1, #9
 800725a:	4610      	mov	r0, r2
 800725c:	4619      	mov	r1, r3
 800725e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007262:	2200      	movs	r2, #0
 8007264:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007268:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800726c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007270:	f7f9 fd3a 	bl	8000ce8 <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4613      	mov	r3, r2
 800727a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800727e:	e067      	b.n	8007350 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007280:	4b75      	ldr	r3, [pc, #468]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	099b      	lsrs	r3, r3, #6
 8007286:	2200      	movs	r2, #0
 8007288:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800728c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007290:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007298:	67bb      	str	r3, [r7, #120]	@ 0x78
 800729a:	2300      	movs	r3, #0
 800729c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800729e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80072a2:	4622      	mov	r2, r4
 80072a4:	462b      	mov	r3, r5
 80072a6:	f04f 0000 	mov.w	r0, #0
 80072aa:	f04f 0100 	mov.w	r1, #0
 80072ae:	0159      	lsls	r1, r3, #5
 80072b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80072b4:	0150      	lsls	r0, r2, #5
 80072b6:	4602      	mov	r2, r0
 80072b8:	460b      	mov	r3, r1
 80072ba:	4621      	mov	r1, r4
 80072bc:	1a51      	subs	r1, r2, r1
 80072be:	62b9      	str	r1, [r7, #40]	@ 0x28
 80072c0:	4629      	mov	r1, r5
 80072c2:	eb63 0301 	sbc.w	r3, r3, r1
 80072c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072c8:	f04f 0200 	mov.w	r2, #0
 80072cc:	f04f 0300 	mov.w	r3, #0
 80072d0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80072d4:	4649      	mov	r1, r9
 80072d6:	018b      	lsls	r3, r1, #6
 80072d8:	4641      	mov	r1, r8
 80072da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80072de:	4641      	mov	r1, r8
 80072e0:	018a      	lsls	r2, r1, #6
 80072e2:	4641      	mov	r1, r8
 80072e4:	ebb2 0a01 	subs.w	sl, r2, r1
 80072e8:	4649      	mov	r1, r9
 80072ea:	eb63 0b01 	sbc.w	fp, r3, r1
 80072ee:	f04f 0200 	mov.w	r2, #0
 80072f2:	f04f 0300 	mov.w	r3, #0
 80072f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072fa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007302:	4692      	mov	sl, r2
 8007304:	469b      	mov	fp, r3
 8007306:	4623      	mov	r3, r4
 8007308:	eb1a 0303 	adds.w	r3, sl, r3
 800730c:	623b      	str	r3, [r7, #32]
 800730e:	462b      	mov	r3, r5
 8007310:	eb4b 0303 	adc.w	r3, fp, r3
 8007314:	627b      	str	r3, [r7, #36]	@ 0x24
 8007316:	f04f 0200 	mov.w	r2, #0
 800731a:	f04f 0300 	mov.w	r3, #0
 800731e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007322:	4629      	mov	r1, r5
 8007324:	028b      	lsls	r3, r1, #10
 8007326:	4621      	mov	r1, r4
 8007328:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800732c:	4621      	mov	r1, r4
 800732e:	028a      	lsls	r2, r1, #10
 8007330:	4610      	mov	r0, r2
 8007332:	4619      	mov	r1, r3
 8007334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007338:	2200      	movs	r2, #0
 800733a:	673b      	str	r3, [r7, #112]	@ 0x70
 800733c:	677a      	str	r2, [r7, #116]	@ 0x74
 800733e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007342:	f7f9 fcd1 	bl	8000ce8 <__aeabi_uldivmod>
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	4613      	mov	r3, r2
 800734c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007350:	4b41      	ldr	r3, [pc, #260]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	0c1b      	lsrs	r3, r3, #16
 8007356:	f003 0303 	and.w	r3, r3, #3
 800735a:	3301      	adds	r3, #1
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007362:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007366:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800736a:	fbb2 f3f3 	udiv	r3, r2, r3
 800736e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007372:	e0eb      	b.n	800754c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007374:	4b38      	ldr	r3, [pc, #224]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800737c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007380:	4b35      	ldr	r3, [pc, #212]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d06b      	beq.n	8007464 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800738c:	4b32      	ldr	r3, [pc, #200]	@ (8007458 <HAL_RCC_GetSysClockFreq+0x354>)
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	099b      	lsrs	r3, r3, #6
 8007392:	2200      	movs	r2, #0
 8007394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007396:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007398:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800739a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800739e:	663b      	str	r3, [r7, #96]	@ 0x60
 80073a0:	2300      	movs	r3, #0
 80073a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80073a4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80073a8:	4622      	mov	r2, r4
 80073aa:	462b      	mov	r3, r5
 80073ac:	f04f 0000 	mov.w	r0, #0
 80073b0:	f04f 0100 	mov.w	r1, #0
 80073b4:	0159      	lsls	r1, r3, #5
 80073b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073ba:	0150      	lsls	r0, r2, #5
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	4621      	mov	r1, r4
 80073c2:	1a51      	subs	r1, r2, r1
 80073c4:	61b9      	str	r1, [r7, #24]
 80073c6:	4629      	mov	r1, r5
 80073c8:	eb63 0301 	sbc.w	r3, r3, r1
 80073cc:	61fb      	str	r3, [r7, #28]
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80073da:	4659      	mov	r1, fp
 80073dc:	018b      	lsls	r3, r1, #6
 80073de:	4651      	mov	r1, sl
 80073e0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073e4:	4651      	mov	r1, sl
 80073e6:	018a      	lsls	r2, r1, #6
 80073e8:	4651      	mov	r1, sl
 80073ea:	ebb2 0801 	subs.w	r8, r2, r1
 80073ee:	4659      	mov	r1, fp
 80073f0:	eb63 0901 	sbc.w	r9, r3, r1
 80073f4:	f04f 0200 	mov.w	r2, #0
 80073f8:	f04f 0300 	mov.w	r3, #0
 80073fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007400:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007404:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007408:	4690      	mov	r8, r2
 800740a:	4699      	mov	r9, r3
 800740c:	4623      	mov	r3, r4
 800740e:	eb18 0303 	adds.w	r3, r8, r3
 8007412:	613b      	str	r3, [r7, #16]
 8007414:	462b      	mov	r3, r5
 8007416:	eb49 0303 	adc.w	r3, r9, r3
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	f04f 0200 	mov.w	r2, #0
 8007420:	f04f 0300 	mov.w	r3, #0
 8007424:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007428:	4629      	mov	r1, r5
 800742a:	024b      	lsls	r3, r1, #9
 800742c:	4621      	mov	r1, r4
 800742e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007432:	4621      	mov	r1, r4
 8007434:	024a      	lsls	r2, r1, #9
 8007436:	4610      	mov	r0, r2
 8007438:	4619      	mov	r1, r3
 800743a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800743e:	2200      	movs	r2, #0
 8007440:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007442:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007444:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007448:	f7f9 fc4e 	bl	8000ce8 <__aeabi_uldivmod>
 800744c:	4602      	mov	r2, r0
 800744e:	460b      	mov	r3, r1
 8007450:	4613      	mov	r3, r2
 8007452:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007456:	e065      	b.n	8007524 <HAL_RCC_GetSysClockFreq+0x420>
 8007458:	40023800 	.word	0x40023800
 800745c:	00f42400 	.word	0x00f42400
 8007460:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007464:	4b3d      	ldr	r3, [pc, #244]	@ (800755c <HAL_RCC_GetSysClockFreq+0x458>)
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	099b      	lsrs	r3, r3, #6
 800746a:	2200      	movs	r2, #0
 800746c:	4618      	mov	r0, r3
 800746e:	4611      	mov	r1, r2
 8007470:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007474:	653b      	str	r3, [r7, #80]	@ 0x50
 8007476:	2300      	movs	r3, #0
 8007478:	657b      	str	r3, [r7, #84]	@ 0x54
 800747a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800747e:	4642      	mov	r2, r8
 8007480:	464b      	mov	r3, r9
 8007482:	f04f 0000 	mov.w	r0, #0
 8007486:	f04f 0100 	mov.w	r1, #0
 800748a:	0159      	lsls	r1, r3, #5
 800748c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007490:	0150      	lsls	r0, r2, #5
 8007492:	4602      	mov	r2, r0
 8007494:	460b      	mov	r3, r1
 8007496:	4641      	mov	r1, r8
 8007498:	1a51      	subs	r1, r2, r1
 800749a:	60b9      	str	r1, [r7, #8]
 800749c:	4649      	mov	r1, r9
 800749e:	eb63 0301 	sbc.w	r3, r3, r1
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	f04f 0200 	mov.w	r2, #0
 80074a8:	f04f 0300 	mov.w	r3, #0
 80074ac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80074b0:	4659      	mov	r1, fp
 80074b2:	018b      	lsls	r3, r1, #6
 80074b4:	4651      	mov	r1, sl
 80074b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80074ba:	4651      	mov	r1, sl
 80074bc:	018a      	lsls	r2, r1, #6
 80074be:	4651      	mov	r1, sl
 80074c0:	1a54      	subs	r4, r2, r1
 80074c2:	4659      	mov	r1, fp
 80074c4:	eb63 0501 	sbc.w	r5, r3, r1
 80074c8:	f04f 0200 	mov.w	r2, #0
 80074cc:	f04f 0300 	mov.w	r3, #0
 80074d0:	00eb      	lsls	r3, r5, #3
 80074d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074d6:	00e2      	lsls	r2, r4, #3
 80074d8:	4614      	mov	r4, r2
 80074da:	461d      	mov	r5, r3
 80074dc:	4643      	mov	r3, r8
 80074de:	18e3      	adds	r3, r4, r3
 80074e0:	603b      	str	r3, [r7, #0]
 80074e2:	464b      	mov	r3, r9
 80074e4:	eb45 0303 	adc.w	r3, r5, r3
 80074e8:	607b      	str	r3, [r7, #4]
 80074ea:	f04f 0200 	mov.w	r2, #0
 80074ee:	f04f 0300 	mov.w	r3, #0
 80074f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074f6:	4629      	mov	r1, r5
 80074f8:	028b      	lsls	r3, r1, #10
 80074fa:	4621      	mov	r1, r4
 80074fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007500:	4621      	mov	r1, r4
 8007502:	028a      	lsls	r2, r1, #10
 8007504:	4610      	mov	r0, r2
 8007506:	4619      	mov	r1, r3
 8007508:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800750c:	2200      	movs	r2, #0
 800750e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007510:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007512:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007516:	f7f9 fbe7 	bl	8000ce8 <__aeabi_uldivmod>
 800751a:	4602      	mov	r2, r0
 800751c:	460b      	mov	r3, r1
 800751e:	4613      	mov	r3, r2
 8007520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007524:	4b0d      	ldr	r3, [pc, #52]	@ (800755c <HAL_RCC_GetSysClockFreq+0x458>)
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	0f1b      	lsrs	r3, r3, #28
 800752a:	f003 0307 	and.w	r3, r3, #7
 800752e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007532:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007536:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800753a:	fbb2 f3f3 	udiv	r3, r2, r3
 800753e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007542:	e003      	b.n	800754c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007544:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007546:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800754a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800754c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007550:	4618      	mov	r0, r3
 8007552:	37b8      	adds	r7, #184	@ 0xb8
 8007554:	46bd      	mov	sp, r7
 8007556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800755a:	bf00      	nop
 800755c:	40023800 	.word	0x40023800
 8007560:	00f42400 	.word	0x00f42400

08007564 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e28d      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0301 	and.w	r3, r3, #1
 800757e:	2b00      	cmp	r3, #0
 8007580:	f000 8083 	beq.w	800768a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007584:	4b94      	ldr	r3, [pc, #592]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f003 030c 	and.w	r3, r3, #12
 800758c:	2b04      	cmp	r3, #4
 800758e:	d019      	beq.n	80075c4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007590:	4b91      	ldr	r3, [pc, #580]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	f003 030c 	and.w	r3, r3, #12
        || \
 8007598:	2b08      	cmp	r3, #8
 800759a:	d106      	bne.n	80075aa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800759c:	4b8e      	ldr	r3, [pc, #568]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075a8:	d00c      	beq.n	80075c4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075aa:	4b8b      	ldr	r3, [pc, #556]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80075b2:	2b0c      	cmp	r3, #12
 80075b4:	d112      	bne.n	80075dc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075b6:	4b88      	ldr	r3, [pc, #544]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075c2:	d10b      	bne.n	80075dc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075c4:	4b84      	ldr	r3, [pc, #528]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d05b      	beq.n	8007688 <HAL_RCC_OscConfig+0x124>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d157      	bne.n	8007688 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e25a      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075e4:	d106      	bne.n	80075f4 <HAL_RCC_OscConfig+0x90>
 80075e6:	4b7c      	ldr	r3, [pc, #496]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a7b      	ldr	r2, [pc, #492]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80075ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075f0:	6013      	str	r3, [r2, #0]
 80075f2:	e01d      	b.n	8007630 <HAL_RCC_OscConfig+0xcc>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80075fc:	d10c      	bne.n	8007618 <HAL_RCC_OscConfig+0xb4>
 80075fe:	4b76      	ldr	r3, [pc, #472]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a75      	ldr	r2, [pc, #468]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	4b73      	ldr	r3, [pc, #460]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a72      	ldr	r2, [pc, #456]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	e00b      	b.n	8007630 <HAL_RCC_OscConfig+0xcc>
 8007618:	4b6f      	ldr	r3, [pc, #444]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a6e      	ldr	r2, [pc, #440]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800761e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	4b6c      	ldr	r3, [pc, #432]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a6b      	ldr	r2, [pc, #428]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800762a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800762e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d013      	beq.n	8007660 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007638:	f7fc fd00 	bl	800403c <HAL_GetTick>
 800763c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007640:	f7fc fcfc 	bl	800403c <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b64      	cmp	r3, #100	@ 0x64
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e21f      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007652:	4b61      	ldr	r3, [pc, #388]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0f0      	beq.n	8007640 <HAL_RCC_OscConfig+0xdc>
 800765e:	e014      	b.n	800768a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007660:	f7fc fcec 	bl	800403c <HAL_GetTick>
 8007664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007666:	e008      	b.n	800767a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007668:	f7fc fce8 	bl	800403c <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	2b64      	cmp	r3, #100	@ 0x64
 8007674:	d901      	bls.n	800767a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e20b      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800767a:	4b57      	ldr	r3, [pc, #348]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1f0      	bne.n	8007668 <HAL_RCC_OscConfig+0x104>
 8007686:	e000      	b.n	800768a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0302 	and.w	r3, r3, #2
 8007692:	2b00      	cmp	r3, #0
 8007694:	d06f      	beq.n	8007776 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007696:	4b50      	ldr	r3, [pc, #320]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f003 030c 	and.w	r3, r3, #12
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d017      	beq.n	80076d2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80076a2:	4b4d      	ldr	r3, [pc, #308]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f003 030c 	and.w	r3, r3, #12
        || \
 80076aa:	2b08      	cmp	r3, #8
 80076ac:	d105      	bne.n	80076ba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80076ae:	4b4a      	ldr	r3, [pc, #296]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00b      	beq.n	80076d2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076ba:	4b47      	ldr	r3, [pc, #284]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80076c2:	2b0c      	cmp	r3, #12
 80076c4:	d11c      	bne.n	8007700 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076c6:	4b44      	ldr	r3, [pc, #272]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d116      	bne.n	8007700 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076d2:	4b41      	ldr	r3, [pc, #260]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d005      	beq.n	80076ea <HAL_RCC_OscConfig+0x186>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d001      	beq.n	80076ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e1d3      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076ea:	4b3b      	ldr	r3, [pc, #236]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	00db      	lsls	r3, r3, #3
 80076f8:	4937      	ldr	r1, [pc, #220]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076fe:	e03a      	b.n	8007776 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d020      	beq.n	800774a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007708:	4b34      	ldr	r3, [pc, #208]	@ (80077dc <HAL_RCC_OscConfig+0x278>)
 800770a:	2201      	movs	r2, #1
 800770c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800770e:	f7fc fc95 	bl	800403c <HAL_GetTick>
 8007712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007714:	e008      	b.n	8007728 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007716:	f7fc fc91 	bl	800403c <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d901      	bls.n	8007728 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e1b4      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007728:	4b2b      	ldr	r3, [pc, #172]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0f0      	beq.n	8007716 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007734:	4b28      	ldr	r3, [pc, #160]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	00db      	lsls	r3, r3, #3
 8007742:	4925      	ldr	r1, [pc, #148]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 8007744:	4313      	orrs	r3, r2
 8007746:	600b      	str	r3, [r1, #0]
 8007748:	e015      	b.n	8007776 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800774a:	4b24      	ldr	r3, [pc, #144]	@ (80077dc <HAL_RCC_OscConfig+0x278>)
 800774c:	2200      	movs	r2, #0
 800774e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007750:	f7fc fc74 	bl	800403c <HAL_GetTick>
 8007754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007756:	e008      	b.n	800776a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007758:	f7fc fc70 	bl	800403c <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d901      	bls.n	800776a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e193      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800776a:	4b1b      	ldr	r3, [pc, #108]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f0      	bne.n	8007758 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0308 	and.w	r3, r3, #8
 800777e:	2b00      	cmp	r3, #0
 8007780:	d036      	beq.n	80077f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	695b      	ldr	r3, [r3, #20]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d016      	beq.n	80077b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800778a:	4b15      	ldr	r3, [pc, #84]	@ (80077e0 <HAL_RCC_OscConfig+0x27c>)
 800778c:	2201      	movs	r2, #1
 800778e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007790:	f7fc fc54 	bl	800403c <HAL_GetTick>
 8007794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007796:	e008      	b.n	80077aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007798:	f7fc fc50 	bl	800403c <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d901      	bls.n	80077aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e173      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077aa:	4b0b      	ldr	r3, [pc, #44]	@ (80077d8 <HAL_RCC_OscConfig+0x274>)
 80077ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0f0      	beq.n	8007798 <HAL_RCC_OscConfig+0x234>
 80077b6:	e01b      	b.n	80077f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077b8:	4b09      	ldr	r3, [pc, #36]	@ (80077e0 <HAL_RCC_OscConfig+0x27c>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077be:	f7fc fc3d 	bl	800403c <HAL_GetTick>
 80077c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077c4:	e00e      	b.n	80077e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077c6:	f7fc fc39 	bl	800403c <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d907      	bls.n	80077e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e15c      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
 80077d8:	40023800 	.word	0x40023800
 80077dc:	42470000 	.word	0x42470000
 80077e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077e4:	4b8a      	ldr	r3, [pc, #552]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80077e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077e8:	f003 0302 	and.w	r3, r3, #2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1ea      	bne.n	80077c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 8097 	beq.w	800792c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077fe:	2300      	movs	r3, #0
 8007800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007802:	4b83      	ldr	r3, [pc, #524]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10f      	bne.n	800782e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800780e:	2300      	movs	r3, #0
 8007810:	60bb      	str	r3, [r7, #8]
 8007812:	4b7f      	ldr	r3, [pc, #508]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007816:	4a7e      	ldr	r2, [pc, #504]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800781c:	6413      	str	r3, [r2, #64]	@ 0x40
 800781e:	4b7c      	ldr	r3, [pc, #496]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007826:	60bb      	str	r3, [r7, #8]
 8007828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800782a:	2301      	movs	r3, #1
 800782c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800782e:	4b79      	ldr	r3, [pc, #484]	@ (8007a14 <HAL_RCC_OscConfig+0x4b0>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007836:	2b00      	cmp	r3, #0
 8007838:	d118      	bne.n	800786c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800783a:	4b76      	ldr	r3, [pc, #472]	@ (8007a14 <HAL_RCC_OscConfig+0x4b0>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a75      	ldr	r2, [pc, #468]	@ (8007a14 <HAL_RCC_OscConfig+0x4b0>)
 8007840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007846:	f7fc fbf9 	bl	800403c <HAL_GetTick>
 800784a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800784c:	e008      	b.n	8007860 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800784e:	f7fc fbf5 	bl	800403c <HAL_GetTick>
 8007852:	4602      	mov	r2, r0
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	2b02      	cmp	r3, #2
 800785a:	d901      	bls.n	8007860 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e118      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007860:	4b6c      	ldr	r3, [pc, #432]	@ (8007a14 <HAL_RCC_OscConfig+0x4b0>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0f0      	beq.n	800784e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d106      	bne.n	8007882 <HAL_RCC_OscConfig+0x31e>
 8007874:	4b66      	ldr	r3, [pc, #408]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007878:	4a65      	ldr	r2, [pc, #404]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 800787a:	f043 0301 	orr.w	r3, r3, #1
 800787e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007880:	e01c      	b.n	80078bc <HAL_RCC_OscConfig+0x358>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	2b05      	cmp	r3, #5
 8007888:	d10c      	bne.n	80078a4 <HAL_RCC_OscConfig+0x340>
 800788a:	4b61      	ldr	r3, [pc, #388]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 800788c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800788e:	4a60      	ldr	r2, [pc, #384]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007890:	f043 0304 	orr.w	r3, r3, #4
 8007894:	6713      	str	r3, [r2, #112]	@ 0x70
 8007896:	4b5e      	ldr	r3, [pc, #376]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800789a:	4a5d      	ldr	r2, [pc, #372]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 800789c:	f043 0301 	orr.w	r3, r3, #1
 80078a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80078a2:	e00b      	b.n	80078bc <HAL_RCC_OscConfig+0x358>
 80078a4:	4b5a      	ldr	r3, [pc, #360]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80078a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078a8:	4a59      	ldr	r2, [pc, #356]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80078aa:	f023 0301 	bic.w	r3, r3, #1
 80078ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80078b0:	4b57      	ldr	r3, [pc, #348]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80078b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b4:	4a56      	ldr	r2, [pc, #344]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80078b6:	f023 0304 	bic.w	r3, r3, #4
 80078ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d015      	beq.n	80078f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c4:	f7fc fbba 	bl	800403c <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078ca:	e00a      	b.n	80078e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078cc:	f7fc fbb6 	bl	800403c <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078da:	4293      	cmp	r3, r2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e0d7      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078e2:	4b4b      	ldr	r3, [pc, #300]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d0ee      	beq.n	80078cc <HAL_RCC_OscConfig+0x368>
 80078ee:	e014      	b.n	800791a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078f0:	f7fc fba4 	bl	800403c <HAL_GetTick>
 80078f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078f6:	e00a      	b.n	800790e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078f8:	f7fc fba0 	bl	800403c <HAL_GetTick>
 80078fc:	4602      	mov	r2, r0
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	1ad3      	subs	r3, r2, r3
 8007902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007906:	4293      	cmp	r3, r2
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e0c1      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800790e:	4b40      	ldr	r3, [pc, #256]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007912:	f003 0302 	and.w	r3, r3, #2
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1ee      	bne.n	80078f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800791a:	7dfb      	ldrb	r3, [r7, #23]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d105      	bne.n	800792c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007920:	4b3b      	ldr	r3, [pc, #236]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007924:	4a3a      	ldr	r2, [pc, #232]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800792a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	699b      	ldr	r3, [r3, #24]
 8007930:	2b00      	cmp	r3, #0
 8007932:	f000 80ad 	beq.w	8007a90 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007936:	4b36      	ldr	r3, [pc, #216]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f003 030c 	and.w	r3, r3, #12
 800793e:	2b08      	cmp	r3, #8
 8007940:	d060      	beq.n	8007a04 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	2b02      	cmp	r3, #2
 8007948:	d145      	bne.n	80079d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800794a:	4b33      	ldr	r3, [pc, #204]	@ (8007a18 <HAL_RCC_OscConfig+0x4b4>)
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007950:	f7fc fb74 	bl	800403c <HAL_GetTick>
 8007954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007956:	e008      	b.n	800796a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007958:	f7fc fb70 	bl	800403c <HAL_GetTick>
 800795c:	4602      	mov	r2, r0
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	1ad3      	subs	r3, r2, r3
 8007962:	2b02      	cmp	r3, #2
 8007964:	d901      	bls.n	800796a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e093      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800796a:	4b29      	ldr	r3, [pc, #164]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1f0      	bne.n	8007958 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	69da      	ldr	r2, [r3, #28]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007984:	019b      	lsls	r3, r3, #6
 8007986:	431a      	orrs	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798c:	085b      	lsrs	r3, r3, #1
 800798e:	3b01      	subs	r3, #1
 8007990:	041b      	lsls	r3, r3, #16
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007998:	061b      	lsls	r3, r3, #24
 800799a:	431a      	orrs	r2, r3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a0:	071b      	lsls	r3, r3, #28
 80079a2:	491b      	ldr	r1, [pc, #108]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007a18 <HAL_RCC_OscConfig+0x4b4>)
 80079aa:	2201      	movs	r2, #1
 80079ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079ae:	f7fc fb45 	bl	800403c <HAL_GetTick>
 80079b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079b4:	e008      	b.n	80079c8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079b6:	f7fc fb41 	bl	800403c <HAL_GetTick>
 80079ba:	4602      	mov	r2, r0
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	1ad3      	subs	r3, r2, r3
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d901      	bls.n	80079c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e064      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079c8:	4b11      	ldr	r3, [pc, #68]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0f0      	beq.n	80079b6 <HAL_RCC_OscConfig+0x452>
 80079d4:	e05c      	b.n	8007a90 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079d6:	4b10      	ldr	r3, [pc, #64]	@ (8007a18 <HAL_RCC_OscConfig+0x4b4>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079dc:	f7fc fb2e 	bl	800403c <HAL_GetTick>
 80079e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079e2:	e008      	b.n	80079f6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079e4:	f7fc fb2a 	bl	800403c <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e04d      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079f6:	4b06      	ldr	r3, [pc, #24]	@ (8007a10 <HAL_RCC_OscConfig+0x4ac>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1f0      	bne.n	80079e4 <HAL_RCC_OscConfig+0x480>
 8007a02:	e045      	b.n	8007a90 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d107      	bne.n	8007a1c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e040      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
 8007a10:	40023800 	.word	0x40023800
 8007a14:	40007000 	.word	0x40007000
 8007a18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8007a9c <HAL_RCC_OscConfig+0x538>)
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d030      	beq.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d129      	bne.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d122      	bne.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007a52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d119      	bne.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a62:	085b      	lsrs	r3, r3, #1
 8007a64:	3b01      	subs	r3, #1
 8007a66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d10f      	bne.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d107      	bne.n	8007a8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a86:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d001      	beq.n	8007a90 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e000      	b.n	8007a92 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3718      	adds	r7, #24
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	40023800 	.word	0x40023800

08007aa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e07b      	b.n	8007baa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d108      	bne.n	8007acc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ac2:	d009      	beq.n	8007ad8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	61da      	str	r2, [r3, #28]
 8007aca:	e005      	b.n	8007ad8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7f9 febc 	bl	8001870 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2202      	movs	r2, #2
 8007afc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007b20:	431a      	orrs	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b2a:	431a      	orrs	r2, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	431a      	orrs	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	431a      	orrs	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b48:	431a      	orrs	r2, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b52:	431a      	orrs	r2, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a1b      	ldr	r3, [r3, #32]
 8007b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5c:	ea42 0103 	orr.w	r1, r2, r3
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	430a      	orrs	r2, r1
 8007b6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	0c1b      	lsrs	r3, r3, #16
 8007b76:	f003 0104 	and.w	r1, r3, #4
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7e:	f003 0210 	and.w	r2, r3, #16
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	69da      	ldr	r2, [r3, #28]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b088      	sub	sp, #32
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	60f8      	str	r0, [r7, #12]
 8007bba:	60b9      	str	r1, [r7, #8]
 8007bbc:	603b      	str	r3, [r7, #0]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bc2:	f7fc fa3b 	bl	800403c <HAL_GetTick>
 8007bc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007bc8:	88fb      	ldrh	r3, [r7, #6]
 8007bca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d001      	beq.n	8007bdc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007bd8:	2302      	movs	r3, #2
 8007bda:	e12a      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <HAL_SPI_Transmit+0x36>
 8007be2:	88fb      	ldrh	r3, [r7, #6]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d101      	bne.n	8007bec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	e122      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d101      	bne.n	8007bfa <HAL_SPI_Transmit+0x48>
 8007bf6:	2302      	movs	r3, #2
 8007bf8:	e11b      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2203      	movs	r2, #3
 8007c06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	88fa      	ldrh	r2, [r7, #6]
 8007c1a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	88fa      	ldrh	r2, [r7, #6]
 8007c20:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c48:	d10f      	bne.n	8007c6a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c74:	2b40      	cmp	r3, #64	@ 0x40
 8007c76:	d007      	beq.n	8007c88 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c90:	d152      	bne.n	8007d38 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d002      	beq.n	8007ca0 <HAL_SPI_Transmit+0xee>
 8007c9a:	8b7b      	ldrh	r3, [r7, #26]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d145      	bne.n	8007d2c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ca4:	881a      	ldrh	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cb0:	1c9a      	adds	r2, r3, #2
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b29a      	uxth	r2, r3
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007cc4:	e032      	b.n	8007d2c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f003 0302 	and.w	r3, r3, #2
 8007cd0:	2b02      	cmp	r3, #2
 8007cd2:	d112      	bne.n	8007cfa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd8:	881a      	ldrh	r2, [r3, #0]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ce4:	1c9a      	adds	r2, r3, #2
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007cf8:	e018      	b.n	8007d2c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cfa:	f7fc f99f 	bl	800403c <HAL_GetTick>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	1ad3      	subs	r3, r2, r3
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d803      	bhi.n	8007d12 <HAL_SPI_Transmit+0x160>
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d10:	d102      	bne.n	8007d18 <HAL_SPI_Transmit+0x166>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d109      	bne.n	8007d2c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	e082      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1c7      	bne.n	8007cc6 <HAL_SPI_Transmit+0x114>
 8007d36:	e053      	b.n	8007de0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d002      	beq.n	8007d46 <HAL_SPI_Transmit+0x194>
 8007d40:	8b7b      	ldrh	r3, [r7, #26]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d147      	bne.n	8007dd6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	330c      	adds	r3, #12
 8007d50:	7812      	ldrb	r2, [r2, #0]
 8007d52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	3b01      	subs	r3, #1
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007d6c:	e033      	b.n	8007dd6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f003 0302 	and.w	r3, r3, #2
 8007d78:	2b02      	cmp	r3, #2
 8007d7a:	d113      	bne.n	8007da4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	330c      	adds	r3, #12
 8007d86:	7812      	ldrb	r2, [r2, #0]
 8007d88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d8e:	1c5a      	adds	r2, r3, #1
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007da2:	e018      	b.n	8007dd6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007da4:	f7fc f94a 	bl	800403c <HAL_GetTick>
 8007da8:	4602      	mov	r2, r0
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d803      	bhi.n	8007dbc <HAL_SPI_Transmit+0x20a>
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007dba:	d102      	bne.n	8007dc2 <HAL_SPI_Transmit+0x210>
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d109      	bne.n	8007dd6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	e02d      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1c6      	bne.n	8007d6e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007de0:	69fa      	ldr	r2, [r7, #28]
 8007de2:	6839      	ldr	r1, [r7, #0]
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f000 f8b1 	bl	8007f4c <SPI_EndRxTxTransaction>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d002      	beq.n	8007df6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2220      	movs	r2, #32
 8007df4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10a      	bne.n	8007e14 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dfe:	2300      	movs	r3, #0
 8007e00:	617b      	str	r3, [r7, #20]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	617b      	str	r3, [r7, #20]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	617b      	str	r3, [r7, #20]
 8007e12:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d001      	beq.n	8007e30 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e000      	b.n	8007e32 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007e30:	2300      	movs	r3, #0
  }
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3720      	adds	r7, #32
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
	...

08007e3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b088      	sub	sp, #32
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	603b      	str	r3, [r7, #0]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e4c:	f7fc f8f6 	bl	800403c <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e54:	1a9b      	subs	r3, r3, r2
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	4413      	add	r3, r2
 8007e5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e5c:	f7fc f8ee 	bl	800403c <HAL_GetTick>
 8007e60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e62:	4b39      	ldr	r3, [pc, #228]	@ (8007f48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	015b      	lsls	r3, r3, #5
 8007e68:	0d1b      	lsrs	r3, r3, #20
 8007e6a:	69fa      	ldr	r2, [r7, #28]
 8007e6c:	fb02 f303 	mul.w	r3, r2, r3
 8007e70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e72:	e055      	b.n	8007f20 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e7a:	d051      	beq.n	8007f20 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e7c:	f7fc f8de 	bl	800403c <HAL_GetTick>
 8007e80:	4602      	mov	r2, r0
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	1ad3      	subs	r3, r2, r3
 8007e86:	69fa      	ldr	r2, [r7, #28]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d902      	bls.n	8007e92 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d13d      	bne.n	8007f0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	685a      	ldr	r2, [r3, #4]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ea0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eaa:	d111      	bne.n	8007ed0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eb4:	d004      	beq.n	8007ec0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ebe:	d107      	bne.n	8007ed0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ece:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ed8:	d10f      	bne.n	8007efa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ee8:	601a      	str	r2, [r3, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ef8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e018      	b.n	8007f40 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d102      	bne.n	8007f1a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007f14:	2300      	movs	r3, #0
 8007f16:	61fb      	str	r3, [r7, #28]
 8007f18:	e002      	b.n	8007f20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689a      	ldr	r2, [r3, #8]
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	4013      	ands	r3, r2
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	bf0c      	ite	eq
 8007f30:	2301      	moveq	r3, #1
 8007f32:	2300      	movne	r3, #0
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	461a      	mov	r2, r3
 8007f38:	79fb      	ldrb	r3, [r7, #7]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d19a      	bne.n	8007e74 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3720      	adds	r7, #32
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	20000004 	.word	0x20000004

08007f4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b088      	sub	sp, #32
 8007f50:	af02      	add	r7, sp, #8
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	2102      	movs	r1, #2
 8007f62:	68f8      	ldr	r0, [r7, #12]
 8007f64:	f7ff ff6a 	bl	8007e3c <SPI_WaitFlagStateUntilTimeout>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d007      	beq.n	8007f7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f72:	f043 0220 	orr.w	r2, r3, #32
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e032      	b.n	8007fe4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8007fec <SPI_EndRxTxTransaction+0xa0>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a1b      	ldr	r2, [pc, #108]	@ (8007ff0 <SPI_EndRxTxTransaction+0xa4>)
 8007f84:	fba2 2303 	umull	r2, r3, r2, r3
 8007f88:	0d5b      	lsrs	r3, r3, #21
 8007f8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f8e:	fb02 f303 	mul.w	r3, r2, r3
 8007f92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f9c:	d112      	bne.n	8007fc4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	9300      	str	r3, [sp, #0]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	2180      	movs	r1, #128	@ 0x80
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f7ff ff47 	bl	8007e3c <SPI_WaitFlagStateUntilTimeout>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d016      	beq.n	8007fe2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fb8:	f043 0220 	orr.w	r2, r3, #32
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fc0:	2303      	movs	r3, #3
 8007fc2:	e00f      	b.n	8007fe4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fda:	2b80      	cmp	r3, #128	@ 0x80
 8007fdc:	d0f2      	beq.n	8007fc4 <SPI_EndRxTxTransaction+0x78>
 8007fde:	e000      	b.n	8007fe2 <SPI_EndRxTxTransaction+0x96>
        break;
 8007fe0:	bf00      	nop
  }

  return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3718      	adds	r7, #24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	20000004 	.word	0x20000004
 8007ff0:	165e9f81 	.word	0x165e9f81

08007ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e041      	b.n	800808a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b00      	cmp	r3, #0
 8008010:	d106      	bne.n	8008020 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fa f88e 	bl	800213c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681a      	ldr	r2, [r3, #0]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3304      	adds	r3, #4
 8008030:	4619      	mov	r1, r3
 8008032:	4610      	mov	r0, r2
 8008034:	f000 fcc4 	bl	80089c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3708      	adds	r7, #8
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d001      	beq.n	80080ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e04e      	b.n	800814a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2202      	movs	r2, #2
 80080b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68da      	ldr	r2, [r3, #12]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f042 0201 	orr.w	r2, r2, #1
 80080c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a23      	ldr	r2, [pc, #140]	@ (8008158 <HAL_TIM_Base_Start_IT+0xc4>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d022      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d6:	d01d      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a1f      	ldr	r2, [pc, #124]	@ (800815c <HAL_TIM_Base_Start_IT+0xc8>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d018      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a1e      	ldr	r2, [pc, #120]	@ (8008160 <HAL_TIM_Base_Start_IT+0xcc>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d013      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008164 <HAL_TIM_Base_Start_IT+0xd0>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d00e      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008168 <HAL_TIM_Base_Start_IT+0xd4>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d009      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a19      	ldr	r2, [pc, #100]	@ (800816c <HAL_TIM_Base_Start_IT+0xd8>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d004      	beq.n	8008114 <HAL_TIM_Base_Start_IT+0x80>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a18      	ldr	r2, [pc, #96]	@ (8008170 <HAL_TIM_Base_Start_IT+0xdc>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d111      	bne.n	8008138 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	f003 0307 	and.w	r3, r3, #7
 800811e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b06      	cmp	r3, #6
 8008124:	d010      	beq.n	8008148 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f042 0201 	orr.w	r2, r2, #1
 8008134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008136:	e007      	b.n	8008148 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f042 0201 	orr.w	r2, r2, #1
 8008146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	40010000 	.word	0x40010000
 800815c:	40000400 	.word	0x40000400
 8008160:	40000800 	.word	0x40000800
 8008164:	40000c00 	.word	0x40000c00
 8008168:	40010400 	.word	0x40010400
 800816c:	40014000 	.word	0x40014000
 8008170:	40001800 	.word	0x40001800

08008174 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	e041      	b.n	800820a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800818c:	b2db      	uxtb	r3, r3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d106      	bne.n	80081a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7f9 ff1a 	bl	8001fd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2202      	movs	r2, #2
 80081a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	3304      	adds	r3, #4
 80081b0:	4619      	mov	r1, r3
 80081b2:	4610      	mov	r0, r2
 80081b4:	f000 fc04 	bl	80089c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
	...

08008214 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d109      	bne.n	8008238 <HAL_TIM_PWM_Start+0x24>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b01      	cmp	r3, #1
 800822e:	bf14      	ite	ne
 8008230:	2301      	movne	r3, #1
 8008232:	2300      	moveq	r3, #0
 8008234:	b2db      	uxtb	r3, r3
 8008236:	e022      	b.n	800827e <HAL_TIM_PWM_Start+0x6a>
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	2b04      	cmp	r3, #4
 800823c:	d109      	bne.n	8008252 <HAL_TIM_PWM_Start+0x3e>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008244:	b2db      	uxtb	r3, r3
 8008246:	2b01      	cmp	r3, #1
 8008248:	bf14      	ite	ne
 800824a:	2301      	movne	r3, #1
 800824c:	2300      	moveq	r3, #0
 800824e:	b2db      	uxtb	r3, r3
 8008250:	e015      	b.n	800827e <HAL_TIM_PWM_Start+0x6a>
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	2b08      	cmp	r3, #8
 8008256:	d109      	bne.n	800826c <HAL_TIM_PWM_Start+0x58>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b01      	cmp	r3, #1
 8008262:	bf14      	ite	ne
 8008264:	2301      	movne	r3, #1
 8008266:	2300      	moveq	r3, #0
 8008268:	b2db      	uxtb	r3, r3
 800826a:	e008      	b.n	800827e <HAL_TIM_PWM_Start+0x6a>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b01      	cmp	r3, #1
 8008276:	bf14      	ite	ne
 8008278:	2301      	movne	r3, #1
 800827a:	2300      	moveq	r3, #0
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e07c      	b.n	8008380 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d104      	bne.n	8008296 <HAL_TIM_PWM_Start+0x82>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2202      	movs	r2, #2
 8008290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008294:	e013      	b.n	80082be <HAL_TIM_PWM_Start+0xaa>
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	2b04      	cmp	r3, #4
 800829a:	d104      	bne.n	80082a6 <HAL_TIM_PWM_Start+0x92>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2202      	movs	r2, #2
 80082a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80082a4:	e00b      	b.n	80082be <HAL_TIM_PWM_Start+0xaa>
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	2b08      	cmp	r3, #8
 80082aa:	d104      	bne.n	80082b6 <HAL_TIM_PWM_Start+0xa2>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2202      	movs	r2, #2
 80082b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082b4:	e003      	b.n	80082be <HAL_TIM_PWM_Start+0xaa>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2202      	movs	r2, #2
 80082ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2201      	movs	r2, #1
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f000 fdd0 	bl	8008e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008388 <HAL_TIM_PWM_Start+0x174>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d004      	beq.n	80082e0 <HAL_TIM_PWM_Start+0xcc>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a2c      	ldr	r2, [pc, #176]	@ (800838c <HAL_TIM_PWM_Start+0x178>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d101      	bne.n	80082e4 <HAL_TIM_PWM_Start+0xd0>
 80082e0:	2301      	movs	r3, #1
 80082e2:	e000      	b.n	80082e6 <HAL_TIM_PWM_Start+0xd2>
 80082e4:	2300      	movs	r3, #0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d007      	beq.n	80082fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a22      	ldr	r2, [pc, #136]	@ (8008388 <HAL_TIM_PWM_Start+0x174>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d022      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800830c:	d01d      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a1f      	ldr	r2, [pc, #124]	@ (8008390 <HAL_TIM_PWM_Start+0x17c>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d018      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a1d      	ldr	r2, [pc, #116]	@ (8008394 <HAL_TIM_PWM_Start+0x180>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d013      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a1c      	ldr	r2, [pc, #112]	@ (8008398 <HAL_TIM_PWM_Start+0x184>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d00e      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a16      	ldr	r2, [pc, #88]	@ (800838c <HAL_TIM_PWM_Start+0x178>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d009      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a18      	ldr	r2, [pc, #96]	@ (800839c <HAL_TIM_PWM_Start+0x188>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d004      	beq.n	800834a <HAL_TIM_PWM_Start+0x136>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a16      	ldr	r2, [pc, #88]	@ (80083a0 <HAL_TIM_PWM_Start+0x18c>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d111      	bne.n	800836e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2b06      	cmp	r3, #6
 800835a:	d010      	beq.n	800837e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f042 0201 	orr.w	r2, r2, #1
 800836a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800836c:	e007      	b.n	800837e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f042 0201 	orr.w	r2, r2, #1
 800837c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3710      	adds	r7, #16
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	40010000 	.word	0x40010000
 800838c:	40010400 	.word	0x40010400
 8008390:	40000400 	.word	0x40000400
 8008394:	40000800 	.word	0x40000800
 8008398:	40000c00 	.word	0x40000c00
 800839c:	40014000 	.word	0x40014000
 80083a0:	40001800 	.word	0x40001800

080083a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d101      	bne.n	80083b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e097      	b.n	80084e8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d106      	bne.n	80083d2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7f9 fe37 	bl	8002040 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2202      	movs	r2, #2
 80083d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	6812      	ldr	r2, [r2, #0]
 80083e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083e8:	f023 0307 	bic.w	r3, r3, #7
 80083ec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3304      	adds	r3, #4
 80083f6:	4619      	mov	r1, r3
 80083f8:	4610      	mov	r0, r2
 80083fa:	f000 fae1 	bl	80089c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	699b      	ldr	r3, [r3, #24]
 800840c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6a1b      	ldr	r3, [r3, #32]
 8008414:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	4313      	orrs	r3, r2
 800841e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008426:	f023 0303 	bic.w	r3, r3, #3
 800842a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	689a      	ldr	r2, [r3, #8]
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	699b      	ldr	r3, [r3, #24]
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	4313      	orrs	r3, r2
 8008438:	693a      	ldr	r2, [r7, #16]
 800843a:	4313      	orrs	r3, r2
 800843c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008444:	f023 030c 	bic.w	r3, r3, #12
 8008448:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008450:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008454:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	68da      	ldr	r2, [r3, #12]
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	69db      	ldr	r3, [r3, #28]
 800845e:	021b      	lsls	r3, r3, #8
 8008460:	4313      	orrs	r3, r2
 8008462:	693a      	ldr	r2, [r7, #16]
 8008464:	4313      	orrs	r3, r2
 8008466:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	011a      	lsls	r2, r3, #4
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	6a1b      	ldr	r3, [r3, #32]
 8008472:	031b      	lsls	r3, r3, #12
 8008474:	4313      	orrs	r3, r2
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	4313      	orrs	r3, r2
 800847a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008482:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800848a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	011b      	lsls	r3, r3, #4
 8008496:	4313      	orrs	r3, r2
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	697a      	ldr	r2, [r7, #20]
 80084a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2201      	movs	r2, #1
 80084ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3718      	adds	r7, #24
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008500:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008508:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008510:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008518:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d110      	bne.n	8008542 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008520:	7bfb      	ldrb	r3, [r7, #15]
 8008522:	2b01      	cmp	r3, #1
 8008524:	d102      	bne.n	800852c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008526:	7b7b      	ldrb	r3, [r7, #13]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d001      	beq.n	8008530 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e069      	b.n	8008604 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2202      	movs	r2, #2
 8008534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2202      	movs	r2, #2
 800853c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008540:	e031      	b.n	80085a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	2b04      	cmp	r3, #4
 8008546:	d110      	bne.n	800856a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008548:	7bbb      	ldrb	r3, [r7, #14]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d102      	bne.n	8008554 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800854e:	7b3b      	ldrb	r3, [r7, #12]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d001      	beq.n	8008558 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e055      	b.n	8008604 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2202      	movs	r2, #2
 800855c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008568:	e01d      	b.n	80085a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800856a:	7bfb      	ldrb	r3, [r7, #15]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d108      	bne.n	8008582 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008570:	7bbb      	ldrb	r3, [r7, #14]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d105      	bne.n	8008582 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008576:	7b7b      	ldrb	r3, [r7, #13]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d102      	bne.n	8008582 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800857c:	7b3b      	ldrb	r3, [r7, #12]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d001      	beq.n	8008586 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e03e      	b.n	8008604 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2202      	movs	r2, #2
 800858a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2202      	movs	r2, #2
 8008592:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2202      	movs	r2, #2
 800859a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2202      	movs	r2, #2
 80085a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d003      	beq.n	80085b4 <HAL_TIM_Encoder_Start+0xc4>
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	2b04      	cmp	r3, #4
 80085b0:	d008      	beq.n	80085c4 <HAL_TIM_Encoder_Start+0xd4>
 80085b2:	e00f      	b.n	80085d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2201      	movs	r2, #1
 80085ba:	2100      	movs	r1, #0
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 fc55 	bl	8008e6c <TIM_CCxChannelCmd>
      break;
 80085c2:	e016      	b.n	80085f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2201      	movs	r2, #1
 80085ca:	2104      	movs	r1, #4
 80085cc:	4618      	mov	r0, r3
 80085ce:	f000 fc4d 	bl	8008e6c <TIM_CCxChannelCmd>
      break;
 80085d2:	e00e      	b.n	80085f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2201      	movs	r2, #1
 80085da:	2100      	movs	r1, #0
 80085dc:	4618      	mov	r0, r3
 80085de:	f000 fc45 	bl	8008e6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2201      	movs	r2, #1
 80085e8:	2104      	movs	r1, #4
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 fc3e 	bl	8008e6c <TIM_CCxChannelCmd>
      break;
 80085f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f042 0201 	orr.w	r2, r2, #1
 8008600:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b00      	cmp	r3, #0
 800862c:	d020      	beq.n	8008670 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f003 0302 	and.w	r3, r3, #2
 8008634:	2b00      	cmp	r3, #0
 8008636:	d01b      	beq.n	8008670 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f06f 0202 	mvn.w	r2, #2
 8008640:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2201      	movs	r2, #1
 8008646:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	f003 0303 	and.w	r3, r3, #3
 8008652:	2b00      	cmp	r3, #0
 8008654:	d003      	beq.n	800865e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 f994 	bl	8008984 <HAL_TIM_IC_CaptureCallback>
 800865c:	e005      	b.n	800866a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f986 	bl	8008970 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f997 	bl	8008998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f003 0304 	and.w	r3, r3, #4
 8008676:	2b00      	cmp	r3, #0
 8008678:	d020      	beq.n	80086bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b00      	cmp	r3, #0
 8008682:	d01b      	beq.n	80086bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f06f 0204 	mvn.w	r2, #4
 800868c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2202      	movs	r2, #2
 8008692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f96e 	bl	8008984 <HAL_TIM_IC_CaptureCallback>
 80086a8:	e005      	b.n	80086b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f960 	bl	8008970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f971 	bl	8008998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	f003 0308 	and.w	r3, r3, #8
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d020      	beq.n	8008708 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f003 0308 	and.w	r3, r3, #8
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d01b      	beq.n	8008708 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f06f 0208 	mvn.w	r2, #8
 80086d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2204      	movs	r2, #4
 80086de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	f003 0303 	and.w	r3, r3, #3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d003      	beq.n	80086f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f948 	bl	8008984 <HAL_TIM_IC_CaptureCallback>
 80086f4:	e005      	b.n	8008702 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f93a 	bl	8008970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 f94b 	bl	8008998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	f003 0310 	and.w	r3, r3, #16
 800870e:	2b00      	cmp	r3, #0
 8008710:	d020      	beq.n	8008754 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f003 0310 	and.w	r3, r3, #16
 8008718:	2b00      	cmp	r3, #0
 800871a:	d01b      	beq.n	8008754 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0210 	mvn.w	r2, #16
 8008724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2208      	movs	r2, #8
 800872a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008736:	2b00      	cmp	r3, #0
 8008738:	d003      	beq.n	8008742 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 f922 	bl	8008984 <HAL_TIM_IC_CaptureCallback>
 8008740:	e005      	b.n	800874e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f914 	bl	8008970 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f925 	bl	8008998 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	f003 0301 	and.w	r3, r3, #1
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00c      	beq.n	8008778 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f003 0301 	and.w	r3, r3, #1
 8008764:	2b00      	cmp	r3, #0
 8008766:	d007      	beq.n	8008778 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f06f 0201 	mvn.w	r2, #1
 8008770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7f8 ffd2 	bl	800171c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00c      	beq.n	800879c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008788:	2b00      	cmp	r3, #0
 800878a:	d007      	beq.n	800879c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fc14 	bl	8008fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00c      	beq.n	80087c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d007      	beq.n	80087c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80087b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 f8f6 	bl	80089ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	f003 0320 	and.w	r3, r3, #32
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00c      	beq.n	80087e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f003 0320 	and.w	r3, r3, #32
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d007      	beq.n	80087e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f06f 0220 	mvn.w	r2, #32
 80087dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 fbe6 	bl	8008fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087e4:	bf00      	nop
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b086      	sub	sp, #24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087f8:	2300      	movs	r3, #0
 80087fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008802:	2b01      	cmp	r3, #1
 8008804:	d101      	bne.n	800880a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008806:	2302      	movs	r3, #2
 8008808:	e0ae      	b.n	8008968 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2b0c      	cmp	r3, #12
 8008816:	f200 809f 	bhi.w	8008958 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800881a:	a201      	add	r2, pc, #4	@ (adr r2, 8008820 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800881c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008820:	08008855 	.word	0x08008855
 8008824:	08008959 	.word	0x08008959
 8008828:	08008959 	.word	0x08008959
 800882c:	08008959 	.word	0x08008959
 8008830:	08008895 	.word	0x08008895
 8008834:	08008959 	.word	0x08008959
 8008838:	08008959 	.word	0x08008959
 800883c:	08008959 	.word	0x08008959
 8008840:	080088d7 	.word	0x080088d7
 8008844:	08008959 	.word	0x08008959
 8008848:	08008959 	.word	0x08008959
 800884c:	08008959 	.word	0x08008959
 8008850:	08008917 	.word	0x08008917
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68b9      	ldr	r1, [r7, #8]
 800885a:	4618      	mov	r0, r3
 800885c:	f000 f956 	bl	8008b0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	699a      	ldr	r2, [r3, #24]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f042 0208 	orr.w	r2, r2, #8
 800886e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	699a      	ldr	r2, [r3, #24]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f022 0204 	bic.w	r2, r2, #4
 800887e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	6999      	ldr	r1, [r3, #24]
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	691a      	ldr	r2, [r3, #16]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	619a      	str	r2, [r3, #24]
      break;
 8008892:	e064      	b.n	800895e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68b9      	ldr	r1, [r7, #8]
 800889a:	4618      	mov	r0, r3
 800889c:	f000 f9a6 	bl	8008bec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699a      	ldr	r2, [r3, #24]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	699a      	ldr	r2, [r3, #24]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	6999      	ldr	r1, [r3, #24]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	021a      	lsls	r2, r3, #8
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	430a      	orrs	r2, r1
 80088d2:	619a      	str	r2, [r3, #24]
      break;
 80088d4:	e043      	b.n	800895e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68b9      	ldr	r1, [r7, #8]
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 f9fb 	bl	8008cd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69da      	ldr	r2, [r3, #28]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f042 0208 	orr.w	r2, r2, #8
 80088f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	69da      	ldr	r2, [r3, #28]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f022 0204 	bic.w	r2, r2, #4
 8008900:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	69d9      	ldr	r1, [r3, #28]
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	691a      	ldr	r2, [r3, #16]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	430a      	orrs	r2, r1
 8008912:	61da      	str	r2, [r3, #28]
      break;
 8008914:	e023      	b.n	800895e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	4618      	mov	r0, r3
 800891e:	f000 fa4f 	bl	8008dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	69da      	ldr	r2, [r3, #28]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008930:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	69da      	ldr	r2, [r3, #28]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008940:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	69d9      	ldr	r1, [r3, #28]
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	021a      	lsls	r2, r3, #8
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	61da      	str	r2, [r3, #28]
      break;
 8008956:	e002      	b.n	800895e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	75fb      	strb	r3, [r7, #23]
      break;
 800895c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008966:	7dfb      	ldrb	r3, [r7, #23]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3718      	adds	r7, #24
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008978:	bf00      	nop
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr

08008984 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800898c:	bf00      	nop
 800898e:	370c      	adds	r7, #12
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr

08008998 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089b4:	bf00      	nop
 80089b6:	370c      	adds	r7, #12
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a43      	ldr	r2, [pc, #268]	@ (8008ae0 <TIM_Base_SetConfig+0x120>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d013      	beq.n	8008a00 <TIM_Base_SetConfig+0x40>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089de:	d00f      	beq.n	8008a00 <TIM_Base_SetConfig+0x40>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a40      	ldr	r2, [pc, #256]	@ (8008ae4 <TIM_Base_SetConfig+0x124>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d00b      	beq.n	8008a00 <TIM_Base_SetConfig+0x40>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a3f      	ldr	r2, [pc, #252]	@ (8008ae8 <TIM_Base_SetConfig+0x128>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d007      	beq.n	8008a00 <TIM_Base_SetConfig+0x40>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a3e      	ldr	r2, [pc, #248]	@ (8008aec <TIM_Base_SetConfig+0x12c>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d003      	beq.n	8008a00 <TIM_Base_SetConfig+0x40>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	4a3d      	ldr	r2, [pc, #244]	@ (8008af0 <TIM_Base_SetConfig+0x130>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d108      	bne.n	8008a12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a32      	ldr	r2, [pc, #200]	@ (8008ae0 <TIM_Base_SetConfig+0x120>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d02b      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a20:	d027      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a2f      	ldr	r2, [pc, #188]	@ (8008ae4 <TIM_Base_SetConfig+0x124>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d023      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8008ae8 <TIM_Base_SetConfig+0x128>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d01f      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a2d      	ldr	r2, [pc, #180]	@ (8008aec <TIM_Base_SetConfig+0x12c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d01b      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8008af0 <TIM_Base_SetConfig+0x130>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d017      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	4a2b      	ldr	r2, [pc, #172]	@ (8008af4 <TIM_Base_SetConfig+0x134>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d013      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8008af8 <TIM_Base_SetConfig+0x138>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d00f      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	4a29      	ldr	r2, [pc, #164]	@ (8008afc <TIM_Base_SetConfig+0x13c>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d00b      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4a28      	ldr	r2, [pc, #160]	@ (8008b00 <TIM_Base_SetConfig+0x140>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d007      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	4a27      	ldr	r2, [pc, #156]	@ (8008b04 <TIM_Base_SetConfig+0x144>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d003      	beq.n	8008a72 <TIM_Base_SetConfig+0xb2>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a26      	ldr	r2, [pc, #152]	@ (8008b08 <TIM_Base_SetConfig+0x148>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d108      	bne.n	8008a84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	68db      	ldr	r3, [r3, #12]
 8008a7e:	68fa      	ldr	r2, [r7, #12]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	689a      	ldr	r2, [r3, #8]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8008ae0 <TIM_Base_SetConfig+0x120>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d003      	beq.n	8008ab2 <TIM_Base_SetConfig+0xf2>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a10      	ldr	r2, [pc, #64]	@ (8008af0 <TIM_Base_SetConfig+0x130>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d103      	bne.n	8008aba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	691a      	ldr	r2, [r3, #16]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f043 0204 	orr.w	r2, r3, #4
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	601a      	str	r2, [r3, #0]
}
 8008ad2:	bf00      	nop
 8008ad4:	3714      	adds	r7, #20
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	40010000 	.word	0x40010000
 8008ae4:	40000400 	.word	0x40000400
 8008ae8:	40000800 	.word	0x40000800
 8008aec:	40000c00 	.word	0x40000c00
 8008af0:	40010400 	.word	0x40010400
 8008af4:	40014000 	.word	0x40014000
 8008af8:	40014400 	.word	0x40014400
 8008afc:	40014800 	.word	0x40014800
 8008b00:	40001800 	.word	0x40001800
 8008b04:	40001c00 	.word	0x40001c00
 8008b08:	40002000 	.word	0x40002000

08008b0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	f023 0201 	bic.w	r2, r3, #1
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f023 0303 	bic.w	r3, r3, #3
 8008b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f023 0302 	bic.w	r3, r3, #2
 8008b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	697a      	ldr	r2, [r7, #20]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	4a20      	ldr	r2, [pc, #128]	@ (8008be4 <TIM_OC1_SetConfig+0xd8>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d003      	beq.n	8008b70 <TIM_OC1_SetConfig+0x64>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8008be8 <TIM_OC1_SetConfig+0xdc>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d10c      	bne.n	8008b8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f023 0308 	bic.w	r3, r3, #8
 8008b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f023 0304 	bic.w	r3, r3, #4
 8008b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	4a15      	ldr	r2, [pc, #84]	@ (8008be4 <TIM_OC1_SetConfig+0xd8>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d003      	beq.n	8008b9a <TIM_OC1_SetConfig+0x8e>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	4a14      	ldr	r2, [pc, #80]	@ (8008be8 <TIM_OC1_SetConfig+0xdc>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d111      	bne.n	8008bbe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ba0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	695b      	ldr	r3, [r3, #20]
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	693a      	ldr	r2, [r7, #16]
 8008bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	685a      	ldr	r2, [r3, #4]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	697a      	ldr	r2, [r7, #20]
 8008bd6:	621a      	str	r2, [r3, #32]
}
 8008bd8:	bf00      	nop
 8008bda:	371c      	adds	r7, #28
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr
 8008be4:	40010000 	.word	0x40010000
 8008be8:	40010400 	.word	0x40010400

08008bec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a1b      	ldr	r3, [r3, #32]
 8008bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6a1b      	ldr	r3, [r3, #32]
 8008c00:	f023 0210 	bic.w	r2, r3, #16
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	699b      	ldr	r3, [r3, #24]
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	021b      	lsls	r3, r3, #8
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	f023 0320 	bic.w	r3, r3, #32
 8008c36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	011b      	lsls	r3, r3, #4
 8008c3e:	697a      	ldr	r2, [r7, #20]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a22      	ldr	r2, [pc, #136]	@ (8008cd0 <TIM_OC2_SetConfig+0xe4>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d003      	beq.n	8008c54 <TIM_OC2_SetConfig+0x68>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a21      	ldr	r2, [pc, #132]	@ (8008cd4 <TIM_OC2_SetConfig+0xe8>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d10d      	bne.n	8008c70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	68db      	ldr	r3, [r3, #12]
 8008c60:	011b      	lsls	r3, r3, #4
 8008c62:	697a      	ldr	r2, [r7, #20]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	4a17      	ldr	r2, [pc, #92]	@ (8008cd0 <TIM_OC2_SetConfig+0xe4>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d003      	beq.n	8008c80 <TIM_OC2_SetConfig+0x94>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	4a16      	ldr	r2, [pc, #88]	@ (8008cd4 <TIM_OC2_SetConfig+0xe8>)
 8008c7c:	4293      	cmp	r3, r2
 8008c7e:	d113      	bne.n	8008ca8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	695b      	ldr	r3, [r3, #20]
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	693a      	ldr	r2, [r7, #16]
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	699b      	ldr	r3, [r3, #24]
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	693a      	ldr	r2, [r7, #16]
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	693a      	ldr	r2, [r7, #16]
 8008cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	685a      	ldr	r2, [r3, #4]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	621a      	str	r2, [r3, #32]
}
 8008cc2:	bf00      	nop
 8008cc4:	371c      	adds	r7, #28
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	40010000 	.word	0x40010000
 8008cd4:	40010400 	.word	0x40010400

08008cd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b087      	sub	sp, #28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6a1b      	ldr	r3, [r3, #32]
 8008cec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	69db      	ldr	r3, [r3, #28]
 8008cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f023 0303 	bic.w	r3, r3, #3
 8008d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	021b      	lsls	r3, r3, #8
 8008d28:	697a      	ldr	r2, [r7, #20]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a21      	ldr	r2, [pc, #132]	@ (8008db8 <TIM_OC3_SetConfig+0xe0>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d003      	beq.n	8008d3e <TIM_OC3_SetConfig+0x66>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a20      	ldr	r2, [pc, #128]	@ (8008dbc <TIM_OC3_SetConfig+0xe4>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d10d      	bne.n	8008d5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	68db      	ldr	r3, [r3, #12]
 8008d4a:	021b      	lsls	r3, r3, #8
 8008d4c:	697a      	ldr	r2, [r7, #20]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a16      	ldr	r2, [pc, #88]	@ (8008db8 <TIM_OC3_SetConfig+0xe0>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d003      	beq.n	8008d6a <TIM_OC3_SetConfig+0x92>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a15      	ldr	r2, [pc, #84]	@ (8008dbc <TIM_OC3_SetConfig+0xe4>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d113      	bne.n	8008d92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	011b      	lsls	r3, r3, #4
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	693a      	ldr	r2, [r7, #16]
 8008d96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	68fa      	ldr	r2, [r7, #12]
 8008d9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	685a      	ldr	r2, [r3, #4]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	621a      	str	r2, [r3, #32]
}
 8008dac:	bf00      	nop
 8008dae:	371c      	adds	r7, #28
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	40010000 	.word	0x40010000
 8008dbc:	40010400 	.word	0x40010400

08008dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b087      	sub	sp, #28
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a1b      	ldr	r3, [r3, #32]
 8008dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	021b      	lsls	r3, r3, #8
 8008dfe:	68fa      	ldr	r2, [r7, #12]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	031b      	lsls	r3, r3, #12
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a12      	ldr	r2, [pc, #72]	@ (8008e64 <TIM_OC4_SetConfig+0xa4>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d003      	beq.n	8008e28 <TIM_OC4_SetConfig+0x68>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a11      	ldr	r2, [pc, #68]	@ (8008e68 <TIM_OC4_SetConfig+0xa8>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d109      	bne.n	8008e3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	019b      	lsls	r3, r3, #6
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	621a      	str	r2, [r3, #32]
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e60:	4770      	bx	lr
 8008e62:	bf00      	nop
 8008e64:	40010000 	.word	0x40010000
 8008e68:	40010400 	.word	0x40010400

08008e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b087      	sub	sp, #28
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f003 031f 	and.w	r3, r3, #31
 8008e7e:	2201      	movs	r2, #1
 8008e80:	fa02 f303 	lsl.w	r3, r2, r3
 8008e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6a1a      	ldr	r2, [r3, #32]
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	43db      	mvns	r3, r3
 8008e8e:	401a      	ands	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6a1a      	ldr	r2, [r3, #32]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f003 031f 	and.w	r3, r3, #31
 8008e9e:	6879      	ldr	r1, [r7, #4]
 8008ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ea4:	431a      	orrs	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	621a      	str	r2, [r3, #32]
}
 8008eaa:	bf00      	nop
 8008eac:	371c      	adds	r7, #28
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
	...

08008eb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d101      	bne.n	8008ed0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ecc:	2302      	movs	r3, #2
 8008ece:	e05a      	b.n	8008f86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2202      	movs	r2, #2
 8008edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4a21      	ldr	r2, [pc, #132]	@ (8008f94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d022      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f1c:	d01d      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a1d      	ldr	r2, [pc, #116]	@ (8008f98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d018      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008f9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d013      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a1a      	ldr	r2, [pc, #104]	@ (8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d00e      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a18      	ldr	r2, [pc, #96]	@ (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d009      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a17      	ldr	r2, [pc, #92]	@ (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d004      	beq.n	8008f5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a15      	ldr	r2, [pc, #84]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d10c      	bne.n	8008f74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	68ba      	ldr	r2, [r7, #8]
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f84:	2300      	movs	r3, #0
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3714      	adds	r7, #20
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
 8008f92:	bf00      	nop
 8008f94:	40010000 	.word	0x40010000
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800
 8008fa0:	40000c00 	.word	0x40000c00
 8008fa4:	40010400 	.word	0x40010400
 8008fa8:	40014000 	.word	0x40014000
 8008fac:	40001800 	.word	0x40001800

08008fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e042      	b.n	8009070 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d106      	bne.n	8009004 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7f9 f988 	bl	8002314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2224      	movs	r2, #36	@ 0x24
 8009008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68da      	ldr	r2, [r3, #12]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800901a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 f82b 	bl	8009078 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	691a      	ldr	r2, [r3, #16]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009030:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	695a      	ldr	r2, [r3, #20]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009040:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68da      	ldr	r2, [r3, #12]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009050:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2220      	movs	r2, #32
 800905c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2220      	movs	r2, #32
 8009064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800906e:	2300      	movs	r3, #0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800907c:	b0c0      	sub	sp, #256	@ 0x100
 800907e:	af00      	add	r7, sp, #0
 8009080:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	691b      	ldr	r3, [r3, #16]
 800908c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009094:	68d9      	ldr	r1, [r3, #12]
 8009096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	ea40 0301 	orr.w	r3, r0, r1
 80090a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80090a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090a6:	689a      	ldr	r2, [r3, #8]
 80090a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	431a      	orrs	r2, r3
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b4:	695b      	ldr	r3, [r3, #20]
 80090b6:	431a      	orrs	r2, r3
 80090b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	4313      	orrs	r3, r2
 80090c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80090c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80090d0:	f021 010c 	bic.w	r1, r1, #12
 80090d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80090de:	430b      	orrs	r3, r1
 80090e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	695b      	ldr	r3, [r3, #20]
 80090ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80090ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f2:	6999      	ldr	r1, [r3, #24]
 80090f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	ea40 0301 	orr.w	r3, r0, r1
 80090fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	4b8f      	ldr	r3, [pc, #572]	@ (8009344 <UART_SetConfig+0x2cc>)
 8009108:	429a      	cmp	r2, r3
 800910a:	d005      	beq.n	8009118 <UART_SetConfig+0xa0>
 800910c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	4b8d      	ldr	r3, [pc, #564]	@ (8009348 <UART_SetConfig+0x2d0>)
 8009114:	429a      	cmp	r2, r3
 8009116:	d104      	bne.n	8009122 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009118:	f7fd ffe0 	bl	80070dc <HAL_RCC_GetPCLK2Freq>
 800911c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009120:	e003      	b.n	800912a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009122:	f7fd ffc7 	bl	80070b4 <HAL_RCC_GetPCLK1Freq>
 8009126:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800912a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009134:	f040 810c 	bne.w	8009350 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009138:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800913c:	2200      	movs	r2, #0
 800913e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009142:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009146:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800914a:	4622      	mov	r2, r4
 800914c:	462b      	mov	r3, r5
 800914e:	1891      	adds	r1, r2, r2
 8009150:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009152:	415b      	adcs	r3, r3
 8009154:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009156:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800915a:	4621      	mov	r1, r4
 800915c:	eb12 0801 	adds.w	r8, r2, r1
 8009160:	4629      	mov	r1, r5
 8009162:	eb43 0901 	adc.w	r9, r3, r1
 8009166:	f04f 0200 	mov.w	r2, #0
 800916a:	f04f 0300 	mov.w	r3, #0
 800916e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009172:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009176:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800917a:	4690      	mov	r8, r2
 800917c:	4699      	mov	r9, r3
 800917e:	4623      	mov	r3, r4
 8009180:	eb18 0303 	adds.w	r3, r8, r3
 8009184:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009188:	462b      	mov	r3, r5
 800918a:	eb49 0303 	adc.w	r3, r9, r3
 800918e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800919e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80091a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80091a6:	460b      	mov	r3, r1
 80091a8:	18db      	adds	r3, r3, r3
 80091aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80091ac:	4613      	mov	r3, r2
 80091ae:	eb42 0303 	adc.w	r3, r2, r3
 80091b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80091b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80091b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80091bc:	f7f7 fd94 	bl	8000ce8 <__aeabi_uldivmod>
 80091c0:	4602      	mov	r2, r0
 80091c2:	460b      	mov	r3, r1
 80091c4:	4b61      	ldr	r3, [pc, #388]	@ (800934c <UART_SetConfig+0x2d4>)
 80091c6:	fba3 2302 	umull	r2, r3, r3, r2
 80091ca:	095b      	lsrs	r3, r3, #5
 80091cc:	011c      	lsls	r4, r3, #4
 80091ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80091dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80091e0:	4642      	mov	r2, r8
 80091e2:	464b      	mov	r3, r9
 80091e4:	1891      	adds	r1, r2, r2
 80091e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80091e8:	415b      	adcs	r3, r3
 80091ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80091f0:	4641      	mov	r1, r8
 80091f2:	eb12 0a01 	adds.w	sl, r2, r1
 80091f6:	4649      	mov	r1, r9
 80091f8:	eb43 0b01 	adc.w	fp, r3, r1
 80091fc:	f04f 0200 	mov.w	r2, #0
 8009200:	f04f 0300 	mov.w	r3, #0
 8009204:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009208:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800920c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009210:	4692      	mov	sl, r2
 8009212:	469b      	mov	fp, r3
 8009214:	4643      	mov	r3, r8
 8009216:	eb1a 0303 	adds.w	r3, sl, r3
 800921a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800921e:	464b      	mov	r3, r9
 8009220:	eb4b 0303 	adc.w	r3, fp, r3
 8009224:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009234:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009238:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800923c:	460b      	mov	r3, r1
 800923e:	18db      	adds	r3, r3, r3
 8009240:	643b      	str	r3, [r7, #64]	@ 0x40
 8009242:	4613      	mov	r3, r2
 8009244:	eb42 0303 	adc.w	r3, r2, r3
 8009248:	647b      	str	r3, [r7, #68]	@ 0x44
 800924a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800924e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009252:	f7f7 fd49 	bl	8000ce8 <__aeabi_uldivmod>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4611      	mov	r1, r2
 800925c:	4b3b      	ldr	r3, [pc, #236]	@ (800934c <UART_SetConfig+0x2d4>)
 800925e:	fba3 2301 	umull	r2, r3, r3, r1
 8009262:	095b      	lsrs	r3, r3, #5
 8009264:	2264      	movs	r2, #100	@ 0x64
 8009266:	fb02 f303 	mul.w	r3, r2, r3
 800926a:	1acb      	subs	r3, r1, r3
 800926c:	00db      	lsls	r3, r3, #3
 800926e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009272:	4b36      	ldr	r3, [pc, #216]	@ (800934c <UART_SetConfig+0x2d4>)
 8009274:	fba3 2302 	umull	r2, r3, r3, r2
 8009278:	095b      	lsrs	r3, r3, #5
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009280:	441c      	add	r4, r3
 8009282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009286:	2200      	movs	r2, #0
 8009288:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800928c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009290:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009294:	4642      	mov	r2, r8
 8009296:	464b      	mov	r3, r9
 8009298:	1891      	adds	r1, r2, r2
 800929a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800929c:	415b      	adcs	r3, r3
 800929e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80092a4:	4641      	mov	r1, r8
 80092a6:	1851      	adds	r1, r2, r1
 80092a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80092aa:	4649      	mov	r1, r9
 80092ac:	414b      	adcs	r3, r1
 80092ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b0:	f04f 0200 	mov.w	r2, #0
 80092b4:	f04f 0300 	mov.w	r3, #0
 80092b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80092bc:	4659      	mov	r1, fp
 80092be:	00cb      	lsls	r3, r1, #3
 80092c0:	4651      	mov	r1, sl
 80092c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092c6:	4651      	mov	r1, sl
 80092c8:	00ca      	lsls	r2, r1, #3
 80092ca:	4610      	mov	r0, r2
 80092cc:	4619      	mov	r1, r3
 80092ce:	4603      	mov	r3, r0
 80092d0:	4642      	mov	r2, r8
 80092d2:	189b      	adds	r3, r3, r2
 80092d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80092d8:	464b      	mov	r3, r9
 80092da:	460a      	mov	r2, r1
 80092dc:	eb42 0303 	adc.w	r3, r2, r3
 80092e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80092f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80092f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80092f8:	460b      	mov	r3, r1
 80092fa:	18db      	adds	r3, r3, r3
 80092fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092fe:	4613      	mov	r3, r2
 8009300:	eb42 0303 	adc.w	r3, r2, r3
 8009304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009306:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800930a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800930e:	f7f7 fceb 	bl	8000ce8 <__aeabi_uldivmod>
 8009312:	4602      	mov	r2, r0
 8009314:	460b      	mov	r3, r1
 8009316:	4b0d      	ldr	r3, [pc, #52]	@ (800934c <UART_SetConfig+0x2d4>)
 8009318:	fba3 1302 	umull	r1, r3, r3, r2
 800931c:	095b      	lsrs	r3, r3, #5
 800931e:	2164      	movs	r1, #100	@ 0x64
 8009320:	fb01 f303 	mul.w	r3, r1, r3
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	00db      	lsls	r3, r3, #3
 8009328:	3332      	adds	r3, #50	@ 0x32
 800932a:	4a08      	ldr	r2, [pc, #32]	@ (800934c <UART_SetConfig+0x2d4>)
 800932c:	fba2 2303 	umull	r2, r3, r2, r3
 8009330:	095b      	lsrs	r3, r3, #5
 8009332:	f003 0207 	and.w	r2, r3, #7
 8009336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4422      	add	r2, r4
 800933e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009340:	e106      	b.n	8009550 <UART_SetConfig+0x4d8>
 8009342:	bf00      	nop
 8009344:	40011000 	.word	0x40011000
 8009348:	40011400 	.word	0x40011400
 800934c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009354:	2200      	movs	r2, #0
 8009356:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800935a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800935e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009362:	4642      	mov	r2, r8
 8009364:	464b      	mov	r3, r9
 8009366:	1891      	adds	r1, r2, r2
 8009368:	6239      	str	r1, [r7, #32]
 800936a:	415b      	adcs	r3, r3
 800936c:	627b      	str	r3, [r7, #36]	@ 0x24
 800936e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009372:	4641      	mov	r1, r8
 8009374:	1854      	adds	r4, r2, r1
 8009376:	4649      	mov	r1, r9
 8009378:	eb43 0501 	adc.w	r5, r3, r1
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	00eb      	lsls	r3, r5, #3
 8009386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800938a:	00e2      	lsls	r2, r4, #3
 800938c:	4614      	mov	r4, r2
 800938e:	461d      	mov	r5, r3
 8009390:	4643      	mov	r3, r8
 8009392:	18e3      	adds	r3, r4, r3
 8009394:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009398:	464b      	mov	r3, r9
 800939a:	eb45 0303 	adc.w	r3, r5, r3
 800939e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80093a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80093b2:	f04f 0200 	mov.w	r2, #0
 80093b6:	f04f 0300 	mov.w	r3, #0
 80093ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80093be:	4629      	mov	r1, r5
 80093c0:	008b      	lsls	r3, r1, #2
 80093c2:	4621      	mov	r1, r4
 80093c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093c8:	4621      	mov	r1, r4
 80093ca:	008a      	lsls	r2, r1, #2
 80093cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80093d0:	f7f7 fc8a 	bl	8000ce8 <__aeabi_uldivmod>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4b60      	ldr	r3, [pc, #384]	@ (800955c <UART_SetConfig+0x4e4>)
 80093da:	fba3 2302 	umull	r2, r3, r3, r2
 80093de:	095b      	lsrs	r3, r3, #5
 80093e0:	011c      	lsls	r4, r3, #4
 80093e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80093f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	1891      	adds	r1, r2, r2
 80093fa:	61b9      	str	r1, [r7, #24]
 80093fc:	415b      	adcs	r3, r3
 80093fe:	61fb      	str	r3, [r7, #28]
 8009400:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009404:	4641      	mov	r1, r8
 8009406:	1851      	adds	r1, r2, r1
 8009408:	6139      	str	r1, [r7, #16]
 800940a:	4649      	mov	r1, r9
 800940c:	414b      	adcs	r3, r1
 800940e:	617b      	str	r3, [r7, #20]
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800941c:	4659      	mov	r1, fp
 800941e:	00cb      	lsls	r3, r1, #3
 8009420:	4651      	mov	r1, sl
 8009422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009426:	4651      	mov	r1, sl
 8009428:	00ca      	lsls	r2, r1, #3
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	4603      	mov	r3, r0
 8009430:	4642      	mov	r2, r8
 8009432:	189b      	adds	r3, r3, r2
 8009434:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009438:	464b      	mov	r3, r9
 800943a:	460a      	mov	r2, r1
 800943c:	eb42 0303 	adc.w	r3, r2, r3
 8009440:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800944e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009450:	f04f 0200 	mov.w	r2, #0
 8009454:	f04f 0300 	mov.w	r3, #0
 8009458:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800945c:	4649      	mov	r1, r9
 800945e:	008b      	lsls	r3, r1, #2
 8009460:	4641      	mov	r1, r8
 8009462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009466:	4641      	mov	r1, r8
 8009468:	008a      	lsls	r2, r1, #2
 800946a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800946e:	f7f7 fc3b 	bl	8000ce8 <__aeabi_uldivmod>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	4611      	mov	r1, r2
 8009478:	4b38      	ldr	r3, [pc, #224]	@ (800955c <UART_SetConfig+0x4e4>)
 800947a:	fba3 2301 	umull	r2, r3, r3, r1
 800947e:	095b      	lsrs	r3, r3, #5
 8009480:	2264      	movs	r2, #100	@ 0x64
 8009482:	fb02 f303 	mul.w	r3, r2, r3
 8009486:	1acb      	subs	r3, r1, r3
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	3332      	adds	r3, #50	@ 0x32
 800948c:	4a33      	ldr	r2, [pc, #204]	@ (800955c <UART_SetConfig+0x4e4>)
 800948e:	fba2 2303 	umull	r2, r3, r2, r3
 8009492:	095b      	lsrs	r3, r3, #5
 8009494:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009498:	441c      	add	r4, r3
 800949a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800949e:	2200      	movs	r2, #0
 80094a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80094a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80094a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80094a8:	4642      	mov	r2, r8
 80094aa:	464b      	mov	r3, r9
 80094ac:	1891      	adds	r1, r2, r2
 80094ae:	60b9      	str	r1, [r7, #8]
 80094b0:	415b      	adcs	r3, r3
 80094b2:	60fb      	str	r3, [r7, #12]
 80094b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094b8:	4641      	mov	r1, r8
 80094ba:	1851      	adds	r1, r2, r1
 80094bc:	6039      	str	r1, [r7, #0]
 80094be:	4649      	mov	r1, r9
 80094c0:	414b      	adcs	r3, r1
 80094c2:	607b      	str	r3, [r7, #4]
 80094c4:	f04f 0200 	mov.w	r2, #0
 80094c8:	f04f 0300 	mov.w	r3, #0
 80094cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094d0:	4659      	mov	r1, fp
 80094d2:	00cb      	lsls	r3, r1, #3
 80094d4:	4651      	mov	r1, sl
 80094d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094da:	4651      	mov	r1, sl
 80094dc:	00ca      	lsls	r2, r1, #3
 80094de:	4610      	mov	r0, r2
 80094e0:	4619      	mov	r1, r3
 80094e2:	4603      	mov	r3, r0
 80094e4:	4642      	mov	r2, r8
 80094e6:	189b      	adds	r3, r3, r2
 80094e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094ea:	464b      	mov	r3, r9
 80094ec:	460a      	mov	r2, r1
 80094ee:	eb42 0303 	adc.w	r3, r2, r3
 80094f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80094fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8009500:	f04f 0200 	mov.w	r2, #0
 8009504:	f04f 0300 	mov.w	r3, #0
 8009508:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800950c:	4649      	mov	r1, r9
 800950e:	008b      	lsls	r3, r1, #2
 8009510:	4641      	mov	r1, r8
 8009512:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009516:	4641      	mov	r1, r8
 8009518:	008a      	lsls	r2, r1, #2
 800951a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800951e:	f7f7 fbe3 	bl	8000ce8 <__aeabi_uldivmod>
 8009522:	4602      	mov	r2, r0
 8009524:	460b      	mov	r3, r1
 8009526:	4b0d      	ldr	r3, [pc, #52]	@ (800955c <UART_SetConfig+0x4e4>)
 8009528:	fba3 1302 	umull	r1, r3, r3, r2
 800952c:	095b      	lsrs	r3, r3, #5
 800952e:	2164      	movs	r1, #100	@ 0x64
 8009530:	fb01 f303 	mul.w	r3, r1, r3
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	011b      	lsls	r3, r3, #4
 8009538:	3332      	adds	r3, #50	@ 0x32
 800953a:	4a08      	ldr	r2, [pc, #32]	@ (800955c <UART_SetConfig+0x4e4>)
 800953c:	fba2 2303 	umull	r2, r3, r2, r3
 8009540:	095b      	lsrs	r3, r3, #5
 8009542:	f003 020f 	and.w	r2, r3, #15
 8009546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4422      	add	r2, r4
 800954e:	609a      	str	r2, [r3, #8]
}
 8009550:	bf00      	nop
 8009552:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009556:	46bd      	mov	sp, r7
 8009558:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800955c:	51eb851f 	.word	0x51eb851f

08009560 <__cvt>:
 8009560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009564:	ec57 6b10 	vmov	r6, r7, d0
 8009568:	2f00      	cmp	r7, #0
 800956a:	460c      	mov	r4, r1
 800956c:	4619      	mov	r1, r3
 800956e:	463b      	mov	r3, r7
 8009570:	bfbb      	ittet	lt
 8009572:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009576:	461f      	movlt	r7, r3
 8009578:	2300      	movge	r3, #0
 800957a:	232d      	movlt	r3, #45	@ 0x2d
 800957c:	700b      	strb	r3, [r1, #0]
 800957e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009580:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009584:	4691      	mov	r9, r2
 8009586:	f023 0820 	bic.w	r8, r3, #32
 800958a:	bfbc      	itt	lt
 800958c:	4632      	movlt	r2, r6
 800958e:	4616      	movlt	r6, r2
 8009590:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009594:	d005      	beq.n	80095a2 <__cvt+0x42>
 8009596:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800959a:	d100      	bne.n	800959e <__cvt+0x3e>
 800959c:	3401      	adds	r4, #1
 800959e:	2102      	movs	r1, #2
 80095a0:	e000      	b.n	80095a4 <__cvt+0x44>
 80095a2:	2103      	movs	r1, #3
 80095a4:	ab03      	add	r3, sp, #12
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	ab02      	add	r3, sp, #8
 80095aa:	9300      	str	r3, [sp, #0]
 80095ac:	ec47 6b10 	vmov	d0, r6, r7
 80095b0:	4653      	mov	r3, sl
 80095b2:	4622      	mov	r2, r4
 80095b4:	f000 fdf4 	bl	800a1a0 <_dtoa_r>
 80095b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80095bc:	4605      	mov	r5, r0
 80095be:	d119      	bne.n	80095f4 <__cvt+0x94>
 80095c0:	f019 0f01 	tst.w	r9, #1
 80095c4:	d00e      	beq.n	80095e4 <__cvt+0x84>
 80095c6:	eb00 0904 	add.w	r9, r0, r4
 80095ca:	2200      	movs	r2, #0
 80095cc:	2300      	movs	r3, #0
 80095ce:	4630      	mov	r0, r6
 80095d0:	4639      	mov	r1, r7
 80095d2:	f7f7 faa9 	bl	8000b28 <__aeabi_dcmpeq>
 80095d6:	b108      	cbz	r0, 80095dc <__cvt+0x7c>
 80095d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80095dc:	2230      	movs	r2, #48	@ 0x30
 80095de:	9b03      	ldr	r3, [sp, #12]
 80095e0:	454b      	cmp	r3, r9
 80095e2:	d31e      	bcc.n	8009622 <__cvt+0xc2>
 80095e4:	9b03      	ldr	r3, [sp, #12]
 80095e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095e8:	1b5b      	subs	r3, r3, r5
 80095ea:	4628      	mov	r0, r5
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	b004      	add	sp, #16
 80095f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80095f8:	eb00 0904 	add.w	r9, r0, r4
 80095fc:	d1e5      	bne.n	80095ca <__cvt+0x6a>
 80095fe:	7803      	ldrb	r3, [r0, #0]
 8009600:	2b30      	cmp	r3, #48	@ 0x30
 8009602:	d10a      	bne.n	800961a <__cvt+0xba>
 8009604:	2200      	movs	r2, #0
 8009606:	2300      	movs	r3, #0
 8009608:	4630      	mov	r0, r6
 800960a:	4639      	mov	r1, r7
 800960c:	f7f7 fa8c 	bl	8000b28 <__aeabi_dcmpeq>
 8009610:	b918      	cbnz	r0, 800961a <__cvt+0xba>
 8009612:	f1c4 0401 	rsb	r4, r4, #1
 8009616:	f8ca 4000 	str.w	r4, [sl]
 800961a:	f8da 3000 	ldr.w	r3, [sl]
 800961e:	4499      	add	r9, r3
 8009620:	e7d3      	b.n	80095ca <__cvt+0x6a>
 8009622:	1c59      	adds	r1, r3, #1
 8009624:	9103      	str	r1, [sp, #12]
 8009626:	701a      	strb	r2, [r3, #0]
 8009628:	e7d9      	b.n	80095de <__cvt+0x7e>

0800962a <__exponent>:
 800962a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800962c:	2900      	cmp	r1, #0
 800962e:	bfba      	itte	lt
 8009630:	4249      	neglt	r1, r1
 8009632:	232d      	movlt	r3, #45	@ 0x2d
 8009634:	232b      	movge	r3, #43	@ 0x2b
 8009636:	2909      	cmp	r1, #9
 8009638:	7002      	strb	r2, [r0, #0]
 800963a:	7043      	strb	r3, [r0, #1]
 800963c:	dd29      	ble.n	8009692 <__exponent+0x68>
 800963e:	f10d 0307 	add.w	r3, sp, #7
 8009642:	461d      	mov	r5, r3
 8009644:	270a      	movs	r7, #10
 8009646:	461a      	mov	r2, r3
 8009648:	fbb1 f6f7 	udiv	r6, r1, r7
 800964c:	fb07 1416 	mls	r4, r7, r6, r1
 8009650:	3430      	adds	r4, #48	@ 0x30
 8009652:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009656:	460c      	mov	r4, r1
 8009658:	2c63      	cmp	r4, #99	@ 0x63
 800965a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800965e:	4631      	mov	r1, r6
 8009660:	dcf1      	bgt.n	8009646 <__exponent+0x1c>
 8009662:	3130      	adds	r1, #48	@ 0x30
 8009664:	1e94      	subs	r4, r2, #2
 8009666:	f803 1c01 	strb.w	r1, [r3, #-1]
 800966a:	1c41      	adds	r1, r0, #1
 800966c:	4623      	mov	r3, r4
 800966e:	42ab      	cmp	r3, r5
 8009670:	d30a      	bcc.n	8009688 <__exponent+0x5e>
 8009672:	f10d 0309 	add.w	r3, sp, #9
 8009676:	1a9b      	subs	r3, r3, r2
 8009678:	42ac      	cmp	r4, r5
 800967a:	bf88      	it	hi
 800967c:	2300      	movhi	r3, #0
 800967e:	3302      	adds	r3, #2
 8009680:	4403      	add	r3, r0
 8009682:	1a18      	subs	r0, r3, r0
 8009684:	b003      	add	sp, #12
 8009686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009688:	f813 6b01 	ldrb.w	r6, [r3], #1
 800968c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009690:	e7ed      	b.n	800966e <__exponent+0x44>
 8009692:	2330      	movs	r3, #48	@ 0x30
 8009694:	3130      	adds	r1, #48	@ 0x30
 8009696:	7083      	strb	r3, [r0, #2]
 8009698:	70c1      	strb	r1, [r0, #3]
 800969a:	1d03      	adds	r3, r0, #4
 800969c:	e7f1      	b.n	8009682 <__exponent+0x58>
	...

080096a0 <_printf_float>:
 80096a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a4:	b08d      	sub	sp, #52	@ 0x34
 80096a6:	460c      	mov	r4, r1
 80096a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80096ac:	4616      	mov	r6, r2
 80096ae:	461f      	mov	r7, r3
 80096b0:	4605      	mov	r5, r0
 80096b2:	f000 fcd9 	bl	800a068 <_localeconv_r>
 80096b6:	6803      	ldr	r3, [r0, #0]
 80096b8:	9304      	str	r3, [sp, #16]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7f6 fe08 	bl	80002d0 <strlen>
 80096c0:	2300      	movs	r3, #0
 80096c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80096c4:	f8d8 3000 	ldr.w	r3, [r8]
 80096c8:	9005      	str	r0, [sp, #20]
 80096ca:	3307      	adds	r3, #7
 80096cc:	f023 0307 	bic.w	r3, r3, #7
 80096d0:	f103 0208 	add.w	r2, r3, #8
 80096d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80096d8:	f8d4 b000 	ldr.w	fp, [r4]
 80096dc:	f8c8 2000 	str.w	r2, [r8]
 80096e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80096e8:	9307      	str	r3, [sp, #28]
 80096ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80096ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80096f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096f6:	4b9c      	ldr	r3, [pc, #624]	@ (8009968 <_printf_float+0x2c8>)
 80096f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096fc:	f7f7 fa46 	bl	8000b8c <__aeabi_dcmpun>
 8009700:	bb70      	cbnz	r0, 8009760 <_printf_float+0xc0>
 8009702:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009706:	4b98      	ldr	r3, [pc, #608]	@ (8009968 <_printf_float+0x2c8>)
 8009708:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800970c:	f7f7 fa20 	bl	8000b50 <__aeabi_dcmple>
 8009710:	bb30      	cbnz	r0, 8009760 <_printf_float+0xc0>
 8009712:	2200      	movs	r2, #0
 8009714:	2300      	movs	r3, #0
 8009716:	4640      	mov	r0, r8
 8009718:	4649      	mov	r1, r9
 800971a:	f7f7 fa0f 	bl	8000b3c <__aeabi_dcmplt>
 800971e:	b110      	cbz	r0, 8009726 <_printf_float+0x86>
 8009720:	232d      	movs	r3, #45	@ 0x2d
 8009722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009726:	4a91      	ldr	r2, [pc, #580]	@ (800996c <_printf_float+0x2cc>)
 8009728:	4b91      	ldr	r3, [pc, #580]	@ (8009970 <_printf_float+0x2d0>)
 800972a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800972e:	bf8c      	ite	hi
 8009730:	4690      	movhi	r8, r2
 8009732:	4698      	movls	r8, r3
 8009734:	2303      	movs	r3, #3
 8009736:	6123      	str	r3, [r4, #16]
 8009738:	f02b 0304 	bic.w	r3, fp, #4
 800973c:	6023      	str	r3, [r4, #0]
 800973e:	f04f 0900 	mov.w	r9, #0
 8009742:	9700      	str	r7, [sp, #0]
 8009744:	4633      	mov	r3, r6
 8009746:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009748:	4621      	mov	r1, r4
 800974a:	4628      	mov	r0, r5
 800974c:	f000 f9d2 	bl	8009af4 <_printf_common>
 8009750:	3001      	adds	r0, #1
 8009752:	f040 808d 	bne.w	8009870 <_printf_float+0x1d0>
 8009756:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800975a:	b00d      	add	sp, #52	@ 0x34
 800975c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009760:	4642      	mov	r2, r8
 8009762:	464b      	mov	r3, r9
 8009764:	4640      	mov	r0, r8
 8009766:	4649      	mov	r1, r9
 8009768:	f7f7 fa10 	bl	8000b8c <__aeabi_dcmpun>
 800976c:	b140      	cbz	r0, 8009780 <_printf_float+0xe0>
 800976e:	464b      	mov	r3, r9
 8009770:	2b00      	cmp	r3, #0
 8009772:	bfbc      	itt	lt
 8009774:	232d      	movlt	r3, #45	@ 0x2d
 8009776:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800977a:	4a7e      	ldr	r2, [pc, #504]	@ (8009974 <_printf_float+0x2d4>)
 800977c:	4b7e      	ldr	r3, [pc, #504]	@ (8009978 <_printf_float+0x2d8>)
 800977e:	e7d4      	b.n	800972a <_printf_float+0x8a>
 8009780:	6863      	ldr	r3, [r4, #4]
 8009782:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009786:	9206      	str	r2, [sp, #24]
 8009788:	1c5a      	adds	r2, r3, #1
 800978a:	d13b      	bne.n	8009804 <_printf_float+0x164>
 800978c:	2306      	movs	r3, #6
 800978e:	6063      	str	r3, [r4, #4]
 8009790:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009794:	2300      	movs	r3, #0
 8009796:	6022      	str	r2, [r4, #0]
 8009798:	9303      	str	r3, [sp, #12]
 800979a:	ab0a      	add	r3, sp, #40	@ 0x28
 800979c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80097a0:	ab09      	add	r3, sp, #36	@ 0x24
 80097a2:	9300      	str	r3, [sp, #0]
 80097a4:	6861      	ldr	r1, [r4, #4]
 80097a6:	ec49 8b10 	vmov	d0, r8, r9
 80097aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80097ae:	4628      	mov	r0, r5
 80097b0:	f7ff fed6 	bl	8009560 <__cvt>
 80097b4:	9b06      	ldr	r3, [sp, #24]
 80097b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097b8:	2b47      	cmp	r3, #71	@ 0x47
 80097ba:	4680      	mov	r8, r0
 80097bc:	d129      	bne.n	8009812 <_printf_float+0x172>
 80097be:	1cc8      	adds	r0, r1, #3
 80097c0:	db02      	blt.n	80097c8 <_printf_float+0x128>
 80097c2:	6863      	ldr	r3, [r4, #4]
 80097c4:	4299      	cmp	r1, r3
 80097c6:	dd41      	ble.n	800984c <_printf_float+0x1ac>
 80097c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80097cc:	fa5f fa8a 	uxtb.w	sl, sl
 80097d0:	3901      	subs	r1, #1
 80097d2:	4652      	mov	r2, sl
 80097d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80097d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80097da:	f7ff ff26 	bl	800962a <__exponent>
 80097de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80097e0:	1813      	adds	r3, r2, r0
 80097e2:	2a01      	cmp	r2, #1
 80097e4:	4681      	mov	r9, r0
 80097e6:	6123      	str	r3, [r4, #16]
 80097e8:	dc02      	bgt.n	80097f0 <_printf_float+0x150>
 80097ea:	6822      	ldr	r2, [r4, #0]
 80097ec:	07d2      	lsls	r2, r2, #31
 80097ee:	d501      	bpl.n	80097f4 <_printf_float+0x154>
 80097f0:	3301      	adds	r3, #1
 80097f2:	6123      	str	r3, [r4, #16]
 80097f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d0a2      	beq.n	8009742 <_printf_float+0xa2>
 80097fc:	232d      	movs	r3, #45	@ 0x2d
 80097fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009802:	e79e      	b.n	8009742 <_printf_float+0xa2>
 8009804:	9a06      	ldr	r2, [sp, #24]
 8009806:	2a47      	cmp	r2, #71	@ 0x47
 8009808:	d1c2      	bne.n	8009790 <_printf_float+0xf0>
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1c0      	bne.n	8009790 <_printf_float+0xf0>
 800980e:	2301      	movs	r3, #1
 8009810:	e7bd      	b.n	800978e <_printf_float+0xee>
 8009812:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009816:	d9db      	bls.n	80097d0 <_printf_float+0x130>
 8009818:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800981c:	d118      	bne.n	8009850 <_printf_float+0x1b0>
 800981e:	2900      	cmp	r1, #0
 8009820:	6863      	ldr	r3, [r4, #4]
 8009822:	dd0b      	ble.n	800983c <_printf_float+0x19c>
 8009824:	6121      	str	r1, [r4, #16]
 8009826:	b913      	cbnz	r3, 800982e <_printf_float+0x18e>
 8009828:	6822      	ldr	r2, [r4, #0]
 800982a:	07d0      	lsls	r0, r2, #31
 800982c:	d502      	bpl.n	8009834 <_printf_float+0x194>
 800982e:	3301      	adds	r3, #1
 8009830:	440b      	add	r3, r1
 8009832:	6123      	str	r3, [r4, #16]
 8009834:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009836:	f04f 0900 	mov.w	r9, #0
 800983a:	e7db      	b.n	80097f4 <_printf_float+0x154>
 800983c:	b913      	cbnz	r3, 8009844 <_printf_float+0x1a4>
 800983e:	6822      	ldr	r2, [r4, #0]
 8009840:	07d2      	lsls	r2, r2, #31
 8009842:	d501      	bpl.n	8009848 <_printf_float+0x1a8>
 8009844:	3302      	adds	r3, #2
 8009846:	e7f4      	b.n	8009832 <_printf_float+0x192>
 8009848:	2301      	movs	r3, #1
 800984a:	e7f2      	b.n	8009832 <_printf_float+0x192>
 800984c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009852:	4299      	cmp	r1, r3
 8009854:	db05      	blt.n	8009862 <_printf_float+0x1c2>
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	6121      	str	r1, [r4, #16]
 800985a:	07d8      	lsls	r0, r3, #31
 800985c:	d5ea      	bpl.n	8009834 <_printf_float+0x194>
 800985e:	1c4b      	adds	r3, r1, #1
 8009860:	e7e7      	b.n	8009832 <_printf_float+0x192>
 8009862:	2900      	cmp	r1, #0
 8009864:	bfd4      	ite	le
 8009866:	f1c1 0202 	rsble	r2, r1, #2
 800986a:	2201      	movgt	r2, #1
 800986c:	4413      	add	r3, r2
 800986e:	e7e0      	b.n	8009832 <_printf_float+0x192>
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	055a      	lsls	r2, r3, #21
 8009874:	d407      	bmi.n	8009886 <_printf_float+0x1e6>
 8009876:	6923      	ldr	r3, [r4, #16]
 8009878:	4642      	mov	r2, r8
 800987a:	4631      	mov	r1, r6
 800987c:	4628      	mov	r0, r5
 800987e:	47b8      	blx	r7
 8009880:	3001      	adds	r0, #1
 8009882:	d12b      	bne.n	80098dc <_printf_float+0x23c>
 8009884:	e767      	b.n	8009756 <_printf_float+0xb6>
 8009886:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800988a:	f240 80dd 	bls.w	8009a48 <_printf_float+0x3a8>
 800988e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009892:	2200      	movs	r2, #0
 8009894:	2300      	movs	r3, #0
 8009896:	f7f7 f947 	bl	8000b28 <__aeabi_dcmpeq>
 800989a:	2800      	cmp	r0, #0
 800989c:	d033      	beq.n	8009906 <_printf_float+0x266>
 800989e:	4a37      	ldr	r2, [pc, #220]	@ (800997c <_printf_float+0x2dc>)
 80098a0:	2301      	movs	r3, #1
 80098a2:	4631      	mov	r1, r6
 80098a4:	4628      	mov	r0, r5
 80098a6:	47b8      	blx	r7
 80098a8:	3001      	adds	r0, #1
 80098aa:	f43f af54 	beq.w	8009756 <_printf_float+0xb6>
 80098ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80098b2:	4543      	cmp	r3, r8
 80098b4:	db02      	blt.n	80098bc <_printf_float+0x21c>
 80098b6:	6823      	ldr	r3, [r4, #0]
 80098b8:	07d8      	lsls	r0, r3, #31
 80098ba:	d50f      	bpl.n	80098dc <_printf_float+0x23c>
 80098bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098c0:	4631      	mov	r1, r6
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b8      	blx	r7
 80098c6:	3001      	adds	r0, #1
 80098c8:	f43f af45 	beq.w	8009756 <_printf_float+0xb6>
 80098cc:	f04f 0900 	mov.w	r9, #0
 80098d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80098d4:	f104 0a1a 	add.w	sl, r4, #26
 80098d8:	45c8      	cmp	r8, r9
 80098da:	dc09      	bgt.n	80098f0 <_printf_float+0x250>
 80098dc:	6823      	ldr	r3, [r4, #0]
 80098de:	079b      	lsls	r3, r3, #30
 80098e0:	f100 8103 	bmi.w	8009aea <_printf_float+0x44a>
 80098e4:	68e0      	ldr	r0, [r4, #12]
 80098e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098e8:	4298      	cmp	r0, r3
 80098ea:	bfb8      	it	lt
 80098ec:	4618      	movlt	r0, r3
 80098ee:	e734      	b.n	800975a <_printf_float+0xba>
 80098f0:	2301      	movs	r3, #1
 80098f2:	4652      	mov	r2, sl
 80098f4:	4631      	mov	r1, r6
 80098f6:	4628      	mov	r0, r5
 80098f8:	47b8      	blx	r7
 80098fa:	3001      	adds	r0, #1
 80098fc:	f43f af2b 	beq.w	8009756 <_printf_float+0xb6>
 8009900:	f109 0901 	add.w	r9, r9, #1
 8009904:	e7e8      	b.n	80098d8 <_printf_float+0x238>
 8009906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009908:	2b00      	cmp	r3, #0
 800990a:	dc39      	bgt.n	8009980 <_printf_float+0x2e0>
 800990c:	4a1b      	ldr	r2, [pc, #108]	@ (800997c <_printf_float+0x2dc>)
 800990e:	2301      	movs	r3, #1
 8009910:	4631      	mov	r1, r6
 8009912:	4628      	mov	r0, r5
 8009914:	47b8      	blx	r7
 8009916:	3001      	adds	r0, #1
 8009918:	f43f af1d 	beq.w	8009756 <_printf_float+0xb6>
 800991c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009920:	ea59 0303 	orrs.w	r3, r9, r3
 8009924:	d102      	bne.n	800992c <_printf_float+0x28c>
 8009926:	6823      	ldr	r3, [r4, #0]
 8009928:	07d9      	lsls	r1, r3, #31
 800992a:	d5d7      	bpl.n	80098dc <_printf_float+0x23c>
 800992c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009930:	4631      	mov	r1, r6
 8009932:	4628      	mov	r0, r5
 8009934:	47b8      	blx	r7
 8009936:	3001      	adds	r0, #1
 8009938:	f43f af0d 	beq.w	8009756 <_printf_float+0xb6>
 800993c:	f04f 0a00 	mov.w	sl, #0
 8009940:	f104 0b1a 	add.w	fp, r4, #26
 8009944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009946:	425b      	negs	r3, r3
 8009948:	4553      	cmp	r3, sl
 800994a:	dc01      	bgt.n	8009950 <_printf_float+0x2b0>
 800994c:	464b      	mov	r3, r9
 800994e:	e793      	b.n	8009878 <_printf_float+0x1d8>
 8009950:	2301      	movs	r3, #1
 8009952:	465a      	mov	r2, fp
 8009954:	4631      	mov	r1, r6
 8009956:	4628      	mov	r0, r5
 8009958:	47b8      	blx	r7
 800995a:	3001      	adds	r0, #1
 800995c:	f43f aefb 	beq.w	8009756 <_printf_float+0xb6>
 8009960:	f10a 0a01 	add.w	sl, sl, #1
 8009964:	e7ee      	b.n	8009944 <_printf_float+0x2a4>
 8009966:	bf00      	nop
 8009968:	7fefffff 	.word	0x7fefffff
 800996c:	0800c2a8 	.word	0x0800c2a8
 8009970:	0800c2a4 	.word	0x0800c2a4
 8009974:	0800c2b0 	.word	0x0800c2b0
 8009978:	0800c2ac 	.word	0x0800c2ac
 800997c:	0800c2b4 	.word	0x0800c2b4
 8009980:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009982:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009986:	4553      	cmp	r3, sl
 8009988:	bfa8      	it	ge
 800998a:	4653      	movge	r3, sl
 800998c:	2b00      	cmp	r3, #0
 800998e:	4699      	mov	r9, r3
 8009990:	dc36      	bgt.n	8009a00 <_printf_float+0x360>
 8009992:	f04f 0b00 	mov.w	fp, #0
 8009996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800999a:	f104 021a 	add.w	r2, r4, #26
 800999e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80099a0:	9306      	str	r3, [sp, #24]
 80099a2:	eba3 0309 	sub.w	r3, r3, r9
 80099a6:	455b      	cmp	r3, fp
 80099a8:	dc31      	bgt.n	8009a0e <_printf_float+0x36e>
 80099aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ac:	459a      	cmp	sl, r3
 80099ae:	dc3a      	bgt.n	8009a26 <_printf_float+0x386>
 80099b0:	6823      	ldr	r3, [r4, #0]
 80099b2:	07da      	lsls	r2, r3, #31
 80099b4:	d437      	bmi.n	8009a26 <_printf_float+0x386>
 80099b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099b8:	ebaa 0903 	sub.w	r9, sl, r3
 80099bc:	9b06      	ldr	r3, [sp, #24]
 80099be:	ebaa 0303 	sub.w	r3, sl, r3
 80099c2:	4599      	cmp	r9, r3
 80099c4:	bfa8      	it	ge
 80099c6:	4699      	movge	r9, r3
 80099c8:	f1b9 0f00 	cmp.w	r9, #0
 80099cc:	dc33      	bgt.n	8009a36 <_printf_float+0x396>
 80099ce:	f04f 0800 	mov.w	r8, #0
 80099d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099d6:	f104 0b1a 	add.w	fp, r4, #26
 80099da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099dc:	ebaa 0303 	sub.w	r3, sl, r3
 80099e0:	eba3 0309 	sub.w	r3, r3, r9
 80099e4:	4543      	cmp	r3, r8
 80099e6:	f77f af79 	ble.w	80098dc <_printf_float+0x23c>
 80099ea:	2301      	movs	r3, #1
 80099ec:	465a      	mov	r2, fp
 80099ee:	4631      	mov	r1, r6
 80099f0:	4628      	mov	r0, r5
 80099f2:	47b8      	blx	r7
 80099f4:	3001      	adds	r0, #1
 80099f6:	f43f aeae 	beq.w	8009756 <_printf_float+0xb6>
 80099fa:	f108 0801 	add.w	r8, r8, #1
 80099fe:	e7ec      	b.n	80099da <_printf_float+0x33a>
 8009a00:	4642      	mov	r2, r8
 8009a02:	4631      	mov	r1, r6
 8009a04:	4628      	mov	r0, r5
 8009a06:	47b8      	blx	r7
 8009a08:	3001      	adds	r0, #1
 8009a0a:	d1c2      	bne.n	8009992 <_printf_float+0x2f2>
 8009a0c:	e6a3      	b.n	8009756 <_printf_float+0xb6>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	4631      	mov	r1, r6
 8009a12:	4628      	mov	r0, r5
 8009a14:	9206      	str	r2, [sp, #24]
 8009a16:	47b8      	blx	r7
 8009a18:	3001      	adds	r0, #1
 8009a1a:	f43f ae9c 	beq.w	8009756 <_printf_float+0xb6>
 8009a1e:	9a06      	ldr	r2, [sp, #24]
 8009a20:	f10b 0b01 	add.w	fp, fp, #1
 8009a24:	e7bb      	b.n	800999e <_printf_float+0x2fe>
 8009a26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a2a:	4631      	mov	r1, r6
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	47b8      	blx	r7
 8009a30:	3001      	adds	r0, #1
 8009a32:	d1c0      	bne.n	80099b6 <_printf_float+0x316>
 8009a34:	e68f      	b.n	8009756 <_printf_float+0xb6>
 8009a36:	9a06      	ldr	r2, [sp, #24]
 8009a38:	464b      	mov	r3, r9
 8009a3a:	4442      	add	r2, r8
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	4628      	mov	r0, r5
 8009a40:	47b8      	blx	r7
 8009a42:	3001      	adds	r0, #1
 8009a44:	d1c3      	bne.n	80099ce <_printf_float+0x32e>
 8009a46:	e686      	b.n	8009756 <_printf_float+0xb6>
 8009a48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009a4c:	f1ba 0f01 	cmp.w	sl, #1
 8009a50:	dc01      	bgt.n	8009a56 <_printf_float+0x3b6>
 8009a52:	07db      	lsls	r3, r3, #31
 8009a54:	d536      	bpl.n	8009ac4 <_printf_float+0x424>
 8009a56:	2301      	movs	r3, #1
 8009a58:	4642      	mov	r2, r8
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	47b8      	blx	r7
 8009a60:	3001      	adds	r0, #1
 8009a62:	f43f ae78 	beq.w	8009756 <_printf_float+0xb6>
 8009a66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a6a:	4631      	mov	r1, r6
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	47b8      	blx	r7
 8009a70:	3001      	adds	r0, #1
 8009a72:	f43f ae70 	beq.w	8009756 <_printf_float+0xb6>
 8009a76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009a82:	f7f7 f851 	bl	8000b28 <__aeabi_dcmpeq>
 8009a86:	b9c0      	cbnz	r0, 8009aba <_printf_float+0x41a>
 8009a88:	4653      	mov	r3, sl
 8009a8a:	f108 0201 	add.w	r2, r8, #1
 8009a8e:	4631      	mov	r1, r6
 8009a90:	4628      	mov	r0, r5
 8009a92:	47b8      	blx	r7
 8009a94:	3001      	adds	r0, #1
 8009a96:	d10c      	bne.n	8009ab2 <_printf_float+0x412>
 8009a98:	e65d      	b.n	8009756 <_printf_float+0xb6>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	465a      	mov	r2, fp
 8009a9e:	4631      	mov	r1, r6
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	47b8      	blx	r7
 8009aa4:	3001      	adds	r0, #1
 8009aa6:	f43f ae56 	beq.w	8009756 <_printf_float+0xb6>
 8009aaa:	f108 0801 	add.w	r8, r8, #1
 8009aae:	45d0      	cmp	r8, sl
 8009ab0:	dbf3      	blt.n	8009a9a <_printf_float+0x3fa>
 8009ab2:	464b      	mov	r3, r9
 8009ab4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ab8:	e6df      	b.n	800987a <_printf_float+0x1da>
 8009aba:	f04f 0800 	mov.w	r8, #0
 8009abe:	f104 0b1a 	add.w	fp, r4, #26
 8009ac2:	e7f4      	b.n	8009aae <_printf_float+0x40e>
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	4642      	mov	r2, r8
 8009ac8:	e7e1      	b.n	8009a8e <_printf_float+0x3ee>
 8009aca:	2301      	movs	r3, #1
 8009acc:	464a      	mov	r2, r9
 8009ace:	4631      	mov	r1, r6
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	47b8      	blx	r7
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	f43f ae3e 	beq.w	8009756 <_printf_float+0xb6>
 8009ada:	f108 0801 	add.w	r8, r8, #1
 8009ade:	68e3      	ldr	r3, [r4, #12]
 8009ae0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ae2:	1a5b      	subs	r3, r3, r1
 8009ae4:	4543      	cmp	r3, r8
 8009ae6:	dcf0      	bgt.n	8009aca <_printf_float+0x42a>
 8009ae8:	e6fc      	b.n	80098e4 <_printf_float+0x244>
 8009aea:	f04f 0800 	mov.w	r8, #0
 8009aee:	f104 0919 	add.w	r9, r4, #25
 8009af2:	e7f4      	b.n	8009ade <_printf_float+0x43e>

08009af4 <_printf_common>:
 8009af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	4616      	mov	r6, r2
 8009afa:	4698      	mov	r8, r3
 8009afc:	688a      	ldr	r2, [r1, #8]
 8009afe:	690b      	ldr	r3, [r1, #16]
 8009b00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b04:	4293      	cmp	r3, r2
 8009b06:	bfb8      	it	lt
 8009b08:	4613      	movlt	r3, r2
 8009b0a:	6033      	str	r3, [r6, #0]
 8009b0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b10:	4607      	mov	r7, r0
 8009b12:	460c      	mov	r4, r1
 8009b14:	b10a      	cbz	r2, 8009b1a <_printf_common+0x26>
 8009b16:	3301      	adds	r3, #1
 8009b18:	6033      	str	r3, [r6, #0]
 8009b1a:	6823      	ldr	r3, [r4, #0]
 8009b1c:	0699      	lsls	r1, r3, #26
 8009b1e:	bf42      	ittt	mi
 8009b20:	6833      	ldrmi	r3, [r6, #0]
 8009b22:	3302      	addmi	r3, #2
 8009b24:	6033      	strmi	r3, [r6, #0]
 8009b26:	6825      	ldr	r5, [r4, #0]
 8009b28:	f015 0506 	ands.w	r5, r5, #6
 8009b2c:	d106      	bne.n	8009b3c <_printf_common+0x48>
 8009b2e:	f104 0a19 	add.w	sl, r4, #25
 8009b32:	68e3      	ldr	r3, [r4, #12]
 8009b34:	6832      	ldr	r2, [r6, #0]
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	42ab      	cmp	r3, r5
 8009b3a:	dc26      	bgt.n	8009b8a <_printf_common+0x96>
 8009b3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b40:	6822      	ldr	r2, [r4, #0]
 8009b42:	3b00      	subs	r3, #0
 8009b44:	bf18      	it	ne
 8009b46:	2301      	movne	r3, #1
 8009b48:	0692      	lsls	r2, r2, #26
 8009b4a:	d42b      	bmi.n	8009ba4 <_printf_common+0xb0>
 8009b4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b50:	4641      	mov	r1, r8
 8009b52:	4638      	mov	r0, r7
 8009b54:	47c8      	blx	r9
 8009b56:	3001      	adds	r0, #1
 8009b58:	d01e      	beq.n	8009b98 <_printf_common+0xa4>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	6922      	ldr	r2, [r4, #16]
 8009b5e:	f003 0306 	and.w	r3, r3, #6
 8009b62:	2b04      	cmp	r3, #4
 8009b64:	bf02      	ittt	eq
 8009b66:	68e5      	ldreq	r5, [r4, #12]
 8009b68:	6833      	ldreq	r3, [r6, #0]
 8009b6a:	1aed      	subeq	r5, r5, r3
 8009b6c:	68a3      	ldr	r3, [r4, #8]
 8009b6e:	bf0c      	ite	eq
 8009b70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b74:	2500      	movne	r5, #0
 8009b76:	4293      	cmp	r3, r2
 8009b78:	bfc4      	itt	gt
 8009b7a:	1a9b      	subgt	r3, r3, r2
 8009b7c:	18ed      	addgt	r5, r5, r3
 8009b7e:	2600      	movs	r6, #0
 8009b80:	341a      	adds	r4, #26
 8009b82:	42b5      	cmp	r5, r6
 8009b84:	d11a      	bne.n	8009bbc <_printf_common+0xc8>
 8009b86:	2000      	movs	r0, #0
 8009b88:	e008      	b.n	8009b9c <_printf_common+0xa8>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4652      	mov	r2, sl
 8009b8e:	4641      	mov	r1, r8
 8009b90:	4638      	mov	r0, r7
 8009b92:	47c8      	blx	r9
 8009b94:	3001      	adds	r0, #1
 8009b96:	d103      	bne.n	8009ba0 <_printf_common+0xac>
 8009b98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba0:	3501      	adds	r5, #1
 8009ba2:	e7c6      	b.n	8009b32 <_printf_common+0x3e>
 8009ba4:	18e1      	adds	r1, r4, r3
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	2030      	movs	r0, #48	@ 0x30
 8009baa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009bae:	4422      	add	r2, r4
 8009bb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009bb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009bb8:	3302      	adds	r3, #2
 8009bba:	e7c7      	b.n	8009b4c <_printf_common+0x58>
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	4641      	mov	r1, r8
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	47c8      	blx	r9
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	d0e6      	beq.n	8009b98 <_printf_common+0xa4>
 8009bca:	3601      	adds	r6, #1
 8009bcc:	e7d9      	b.n	8009b82 <_printf_common+0x8e>
	...

08009bd0 <_printf_i>:
 8009bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd4:	7e0f      	ldrb	r7, [r1, #24]
 8009bd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009bd8:	2f78      	cmp	r7, #120	@ 0x78
 8009bda:	4691      	mov	r9, r2
 8009bdc:	4680      	mov	r8, r0
 8009bde:	460c      	mov	r4, r1
 8009be0:	469a      	mov	sl, r3
 8009be2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009be6:	d807      	bhi.n	8009bf8 <_printf_i+0x28>
 8009be8:	2f62      	cmp	r7, #98	@ 0x62
 8009bea:	d80a      	bhi.n	8009c02 <_printf_i+0x32>
 8009bec:	2f00      	cmp	r7, #0
 8009bee:	f000 80d1 	beq.w	8009d94 <_printf_i+0x1c4>
 8009bf2:	2f58      	cmp	r7, #88	@ 0x58
 8009bf4:	f000 80b8 	beq.w	8009d68 <_printf_i+0x198>
 8009bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c00:	e03a      	b.n	8009c78 <_printf_i+0xa8>
 8009c02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c06:	2b15      	cmp	r3, #21
 8009c08:	d8f6      	bhi.n	8009bf8 <_printf_i+0x28>
 8009c0a:	a101      	add	r1, pc, #4	@ (adr r1, 8009c10 <_printf_i+0x40>)
 8009c0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c10:	08009c69 	.word	0x08009c69
 8009c14:	08009c7d 	.word	0x08009c7d
 8009c18:	08009bf9 	.word	0x08009bf9
 8009c1c:	08009bf9 	.word	0x08009bf9
 8009c20:	08009bf9 	.word	0x08009bf9
 8009c24:	08009bf9 	.word	0x08009bf9
 8009c28:	08009c7d 	.word	0x08009c7d
 8009c2c:	08009bf9 	.word	0x08009bf9
 8009c30:	08009bf9 	.word	0x08009bf9
 8009c34:	08009bf9 	.word	0x08009bf9
 8009c38:	08009bf9 	.word	0x08009bf9
 8009c3c:	08009d7b 	.word	0x08009d7b
 8009c40:	08009ca7 	.word	0x08009ca7
 8009c44:	08009d35 	.word	0x08009d35
 8009c48:	08009bf9 	.word	0x08009bf9
 8009c4c:	08009bf9 	.word	0x08009bf9
 8009c50:	08009d9d 	.word	0x08009d9d
 8009c54:	08009bf9 	.word	0x08009bf9
 8009c58:	08009ca7 	.word	0x08009ca7
 8009c5c:	08009bf9 	.word	0x08009bf9
 8009c60:	08009bf9 	.word	0x08009bf9
 8009c64:	08009d3d 	.word	0x08009d3d
 8009c68:	6833      	ldr	r3, [r6, #0]
 8009c6a:	1d1a      	adds	r2, r3, #4
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6032      	str	r2, [r6, #0]
 8009c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e09c      	b.n	8009db6 <_printf_i+0x1e6>
 8009c7c:	6833      	ldr	r3, [r6, #0]
 8009c7e:	6820      	ldr	r0, [r4, #0]
 8009c80:	1d19      	adds	r1, r3, #4
 8009c82:	6031      	str	r1, [r6, #0]
 8009c84:	0606      	lsls	r6, r0, #24
 8009c86:	d501      	bpl.n	8009c8c <_printf_i+0xbc>
 8009c88:	681d      	ldr	r5, [r3, #0]
 8009c8a:	e003      	b.n	8009c94 <_printf_i+0xc4>
 8009c8c:	0645      	lsls	r5, r0, #25
 8009c8e:	d5fb      	bpl.n	8009c88 <_printf_i+0xb8>
 8009c90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009c94:	2d00      	cmp	r5, #0
 8009c96:	da03      	bge.n	8009ca0 <_printf_i+0xd0>
 8009c98:	232d      	movs	r3, #45	@ 0x2d
 8009c9a:	426d      	negs	r5, r5
 8009c9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ca0:	4858      	ldr	r0, [pc, #352]	@ (8009e04 <_printf_i+0x234>)
 8009ca2:	230a      	movs	r3, #10
 8009ca4:	e011      	b.n	8009cca <_printf_i+0xfa>
 8009ca6:	6821      	ldr	r1, [r4, #0]
 8009ca8:	6833      	ldr	r3, [r6, #0]
 8009caa:	0608      	lsls	r0, r1, #24
 8009cac:	f853 5b04 	ldr.w	r5, [r3], #4
 8009cb0:	d402      	bmi.n	8009cb8 <_printf_i+0xe8>
 8009cb2:	0649      	lsls	r1, r1, #25
 8009cb4:	bf48      	it	mi
 8009cb6:	b2ad      	uxthmi	r5, r5
 8009cb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009cba:	4852      	ldr	r0, [pc, #328]	@ (8009e04 <_printf_i+0x234>)
 8009cbc:	6033      	str	r3, [r6, #0]
 8009cbe:	bf14      	ite	ne
 8009cc0:	230a      	movne	r3, #10
 8009cc2:	2308      	moveq	r3, #8
 8009cc4:	2100      	movs	r1, #0
 8009cc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009cca:	6866      	ldr	r6, [r4, #4]
 8009ccc:	60a6      	str	r6, [r4, #8]
 8009cce:	2e00      	cmp	r6, #0
 8009cd0:	db05      	blt.n	8009cde <_printf_i+0x10e>
 8009cd2:	6821      	ldr	r1, [r4, #0]
 8009cd4:	432e      	orrs	r6, r5
 8009cd6:	f021 0104 	bic.w	r1, r1, #4
 8009cda:	6021      	str	r1, [r4, #0]
 8009cdc:	d04b      	beq.n	8009d76 <_printf_i+0x1a6>
 8009cde:	4616      	mov	r6, r2
 8009ce0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ce4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ce8:	5dc7      	ldrb	r7, [r0, r7]
 8009cea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009cee:	462f      	mov	r7, r5
 8009cf0:	42bb      	cmp	r3, r7
 8009cf2:	460d      	mov	r5, r1
 8009cf4:	d9f4      	bls.n	8009ce0 <_printf_i+0x110>
 8009cf6:	2b08      	cmp	r3, #8
 8009cf8:	d10b      	bne.n	8009d12 <_printf_i+0x142>
 8009cfa:	6823      	ldr	r3, [r4, #0]
 8009cfc:	07df      	lsls	r7, r3, #31
 8009cfe:	d508      	bpl.n	8009d12 <_printf_i+0x142>
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	6861      	ldr	r1, [r4, #4]
 8009d04:	4299      	cmp	r1, r3
 8009d06:	bfde      	ittt	le
 8009d08:	2330      	movle	r3, #48	@ 0x30
 8009d0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d0e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009d12:	1b92      	subs	r2, r2, r6
 8009d14:	6122      	str	r2, [r4, #16]
 8009d16:	f8cd a000 	str.w	sl, [sp]
 8009d1a:	464b      	mov	r3, r9
 8009d1c:	aa03      	add	r2, sp, #12
 8009d1e:	4621      	mov	r1, r4
 8009d20:	4640      	mov	r0, r8
 8009d22:	f7ff fee7 	bl	8009af4 <_printf_common>
 8009d26:	3001      	adds	r0, #1
 8009d28:	d14a      	bne.n	8009dc0 <_printf_i+0x1f0>
 8009d2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d2e:	b004      	add	sp, #16
 8009d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d34:	6823      	ldr	r3, [r4, #0]
 8009d36:	f043 0320 	orr.w	r3, r3, #32
 8009d3a:	6023      	str	r3, [r4, #0]
 8009d3c:	4832      	ldr	r0, [pc, #200]	@ (8009e08 <_printf_i+0x238>)
 8009d3e:	2778      	movs	r7, #120	@ 0x78
 8009d40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d44:	6823      	ldr	r3, [r4, #0]
 8009d46:	6831      	ldr	r1, [r6, #0]
 8009d48:	061f      	lsls	r7, r3, #24
 8009d4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d4e:	d402      	bmi.n	8009d56 <_printf_i+0x186>
 8009d50:	065f      	lsls	r7, r3, #25
 8009d52:	bf48      	it	mi
 8009d54:	b2ad      	uxthmi	r5, r5
 8009d56:	6031      	str	r1, [r6, #0]
 8009d58:	07d9      	lsls	r1, r3, #31
 8009d5a:	bf44      	itt	mi
 8009d5c:	f043 0320 	orrmi.w	r3, r3, #32
 8009d60:	6023      	strmi	r3, [r4, #0]
 8009d62:	b11d      	cbz	r5, 8009d6c <_printf_i+0x19c>
 8009d64:	2310      	movs	r3, #16
 8009d66:	e7ad      	b.n	8009cc4 <_printf_i+0xf4>
 8009d68:	4826      	ldr	r0, [pc, #152]	@ (8009e04 <_printf_i+0x234>)
 8009d6a:	e7e9      	b.n	8009d40 <_printf_i+0x170>
 8009d6c:	6823      	ldr	r3, [r4, #0]
 8009d6e:	f023 0320 	bic.w	r3, r3, #32
 8009d72:	6023      	str	r3, [r4, #0]
 8009d74:	e7f6      	b.n	8009d64 <_printf_i+0x194>
 8009d76:	4616      	mov	r6, r2
 8009d78:	e7bd      	b.n	8009cf6 <_printf_i+0x126>
 8009d7a:	6833      	ldr	r3, [r6, #0]
 8009d7c:	6825      	ldr	r5, [r4, #0]
 8009d7e:	6961      	ldr	r1, [r4, #20]
 8009d80:	1d18      	adds	r0, r3, #4
 8009d82:	6030      	str	r0, [r6, #0]
 8009d84:	062e      	lsls	r6, r5, #24
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	d501      	bpl.n	8009d8e <_printf_i+0x1be>
 8009d8a:	6019      	str	r1, [r3, #0]
 8009d8c:	e002      	b.n	8009d94 <_printf_i+0x1c4>
 8009d8e:	0668      	lsls	r0, r5, #25
 8009d90:	d5fb      	bpl.n	8009d8a <_printf_i+0x1ba>
 8009d92:	8019      	strh	r1, [r3, #0]
 8009d94:	2300      	movs	r3, #0
 8009d96:	6123      	str	r3, [r4, #16]
 8009d98:	4616      	mov	r6, r2
 8009d9a:	e7bc      	b.n	8009d16 <_printf_i+0x146>
 8009d9c:	6833      	ldr	r3, [r6, #0]
 8009d9e:	1d1a      	adds	r2, r3, #4
 8009da0:	6032      	str	r2, [r6, #0]
 8009da2:	681e      	ldr	r6, [r3, #0]
 8009da4:	6862      	ldr	r2, [r4, #4]
 8009da6:	2100      	movs	r1, #0
 8009da8:	4630      	mov	r0, r6
 8009daa:	f7f6 fa41 	bl	8000230 <memchr>
 8009dae:	b108      	cbz	r0, 8009db4 <_printf_i+0x1e4>
 8009db0:	1b80      	subs	r0, r0, r6
 8009db2:	6060      	str	r0, [r4, #4]
 8009db4:	6863      	ldr	r3, [r4, #4]
 8009db6:	6123      	str	r3, [r4, #16]
 8009db8:	2300      	movs	r3, #0
 8009dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dbe:	e7aa      	b.n	8009d16 <_printf_i+0x146>
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	4632      	mov	r2, r6
 8009dc4:	4649      	mov	r1, r9
 8009dc6:	4640      	mov	r0, r8
 8009dc8:	47d0      	blx	sl
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d0ad      	beq.n	8009d2a <_printf_i+0x15a>
 8009dce:	6823      	ldr	r3, [r4, #0]
 8009dd0:	079b      	lsls	r3, r3, #30
 8009dd2:	d413      	bmi.n	8009dfc <_printf_i+0x22c>
 8009dd4:	68e0      	ldr	r0, [r4, #12]
 8009dd6:	9b03      	ldr	r3, [sp, #12]
 8009dd8:	4298      	cmp	r0, r3
 8009dda:	bfb8      	it	lt
 8009ddc:	4618      	movlt	r0, r3
 8009dde:	e7a6      	b.n	8009d2e <_printf_i+0x15e>
 8009de0:	2301      	movs	r3, #1
 8009de2:	4632      	mov	r2, r6
 8009de4:	4649      	mov	r1, r9
 8009de6:	4640      	mov	r0, r8
 8009de8:	47d0      	blx	sl
 8009dea:	3001      	adds	r0, #1
 8009dec:	d09d      	beq.n	8009d2a <_printf_i+0x15a>
 8009dee:	3501      	adds	r5, #1
 8009df0:	68e3      	ldr	r3, [r4, #12]
 8009df2:	9903      	ldr	r1, [sp, #12]
 8009df4:	1a5b      	subs	r3, r3, r1
 8009df6:	42ab      	cmp	r3, r5
 8009df8:	dcf2      	bgt.n	8009de0 <_printf_i+0x210>
 8009dfa:	e7eb      	b.n	8009dd4 <_printf_i+0x204>
 8009dfc:	2500      	movs	r5, #0
 8009dfe:	f104 0619 	add.w	r6, r4, #25
 8009e02:	e7f5      	b.n	8009df0 <_printf_i+0x220>
 8009e04:	0800c2b6 	.word	0x0800c2b6
 8009e08:	0800c2c7 	.word	0x0800c2c7

08009e0c <sniprintf>:
 8009e0c:	b40c      	push	{r2, r3}
 8009e0e:	b530      	push	{r4, r5, lr}
 8009e10:	4b18      	ldr	r3, [pc, #96]	@ (8009e74 <sniprintf+0x68>)
 8009e12:	1e0c      	subs	r4, r1, #0
 8009e14:	681d      	ldr	r5, [r3, #0]
 8009e16:	b09d      	sub	sp, #116	@ 0x74
 8009e18:	da08      	bge.n	8009e2c <sniprintf+0x20>
 8009e1a:	238b      	movs	r3, #139	@ 0x8b
 8009e1c:	602b      	str	r3, [r5, #0]
 8009e1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e22:	b01d      	add	sp, #116	@ 0x74
 8009e24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e28:	b002      	add	sp, #8
 8009e2a:	4770      	bx	lr
 8009e2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009e30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009e34:	f04f 0300 	mov.w	r3, #0
 8009e38:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009e3a:	bf14      	ite	ne
 8009e3c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009e40:	4623      	moveq	r3, r4
 8009e42:	9304      	str	r3, [sp, #16]
 8009e44:	9307      	str	r3, [sp, #28]
 8009e46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009e4a:	9002      	str	r0, [sp, #8]
 8009e4c:	9006      	str	r0, [sp, #24]
 8009e4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009e52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009e54:	ab21      	add	r3, sp, #132	@ 0x84
 8009e56:	a902      	add	r1, sp, #8
 8009e58:	4628      	mov	r0, r5
 8009e5a:	9301      	str	r3, [sp, #4]
 8009e5c:	f000 ffcc 	bl	800adf8 <_svfiprintf_r>
 8009e60:	1c43      	adds	r3, r0, #1
 8009e62:	bfbc      	itt	lt
 8009e64:	238b      	movlt	r3, #139	@ 0x8b
 8009e66:	602b      	strlt	r3, [r5, #0]
 8009e68:	2c00      	cmp	r4, #0
 8009e6a:	d0da      	beq.n	8009e22 <sniprintf+0x16>
 8009e6c:	9b02      	ldr	r3, [sp, #8]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	701a      	strb	r2, [r3, #0]
 8009e72:	e7d6      	b.n	8009e22 <sniprintf+0x16>
 8009e74:	200003d4 	.word	0x200003d4

08009e78 <std>:
 8009e78:	2300      	movs	r3, #0
 8009e7a:	b510      	push	{r4, lr}
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e86:	6083      	str	r3, [r0, #8]
 8009e88:	8181      	strh	r1, [r0, #12]
 8009e8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009e8c:	81c2      	strh	r2, [r0, #14]
 8009e8e:	6183      	str	r3, [r0, #24]
 8009e90:	4619      	mov	r1, r3
 8009e92:	2208      	movs	r2, #8
 8009e94:	305c      	adds	r0, #92	@ 0x5c
 8009e96:	f000 f8b1 	bl	8009ffc <memset>
 8009e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ed0 <std+0x58>)
 8009e9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ed4 <std+0x5c>)
 8009ea0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ed8 <std+0x60>)
 8009ea4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8009edc <std+0x64>)
 8009ea8:	6323      	str	r3, [r4, #48]	@ 0x30
 8009eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8009ee0 <std+0x68>)
 8009eac:	6224      	str	r4, [r4, #32]
 8009eae:	429c      	cmp	r4, r3
 8009eb0:	d006      	beq.n	8009ec0 <std+0x48>
 8009eb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009eb6:	4294      	cmp	r4, r2
 8009eb8:	d002      	beq.n	8009ec0 <std+0x48>
 8009eba:	33d0      	adds	r3, #208	@ 0xd0
 8009ebc:	429c      	cmp	r4, r3
 8009ebe:	d105      	bne.n	8009ecc <std+0x54>
 8009ec0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ec8:	f000 b8ca 	b.w	800a060 <__retarget_lock_init_recursive>
 8009ecc:	bd10      	pop	{r4, pc}
 8009ece:	bf00      	nop
 8009ed0:	0800b9a9 	.word	0x0800b9a9
 8009ed4:	0800b9cb 	.word	0x0800b9cb
 8009ed8:	0800ba03 	.word	0x0800ba03
 8009edc:	0800ba27 	.word	0x0800ba27
 8009ee0:	20000b24 	.word	0x20000b24

08009ee4 <stdio_exit_handler>:
 8009ee4:	4a02      	ldr	r2, [pc, #8]	@ (8009ef0 <stdio_exit_handler+0xc>)
 8009ee6:	4903      	ldr	r1, [pc, #12]	@ (8009ef4 <stdio_exit_handler+0x10>)
 8009ee8:	4803      	ldr	r0, [pc, #12]	@ (8009ef8 <stdio_exit_handler+0x14>)
 8009eea:	f000 b869 	b.w	8009fc0 <_fwalk_sglue>
 8009eee:	bf00      	nop
 8009ef0:	200003c8 	.word	0x200003c8
 8009ef4:	0800b24d 	.word	0x0800b24d
 8009ef8:	200003d8 	.word	0x200003d8

08009efc <cleanup_stdio>:
 8009efc:	6841      	ldr	r1, [r0, #4]
 8009efe:	4b0c      	ldr	r3, [pc, #48]	@ (8009f30 <cleanup_stdio+0x34>)
 8009f00:	4299      	cmp	r1, r3
 8009f02:	b510      	push	{r4, lr}
 8009f04:	4604      	mov	r4, r0
 8009f06:	d001      	beq.n	8009f0c <cleanup_stdio+0x10>
 8009f08:	f001 f9a0 	bl	800b24c <_fflush_r>
 8009f0c:	68a1      	ldr	r1, [r4, #8]
 8009f0e:	4b09      	ldr	r3, [pc, #36]	@ (8009f34 <cleanup_stdio+0x38>)
 8009f10:	4299      	cmp	r1, r3
 8009f12:	d002      	beq.n	8009f1a <cleanup_stdio+0x1e>
 8009f14:	4620      	mov	r0, r4
 8009f16:	f001 f999 	bl	800b24c <_fflush_r>
 8009f1a:	68e1      	ldr	r1, [r4, #12]
 8009f1c:	4b06      	ldr	r3, [pc, #24]	@ (8009f38 <cleanup_stdio+0x3c>)
 8009f1e:	4299      	cmp	r1, r3
 8009f20:	d004      	beq.n	8009f2c <cleanup_stdio+0x30>
 8009f22:	4620      	mov	r0, r4
 8009f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f28:	f001 b990 	b.w	800b24c <_fflush_r>
 8009f2c:	bd10      	pop	{r4, pc}
 8009f2e:	bf00      	nop
 8009f30:	20000b24 	.word	0x20000b24
 8009f34:	20000b8c 	.word	0x20000b8c
 8009f38:	20000bf4 	.word	0x20000bf4

08009f3c <global_stdio_init.part.0>:
 8009f3c:	b510      	push	{r4, lr}
 8009f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f6c <global_stdio_init.part.0+0x30>)
 8009f40:	4c0b      	ldr	r4, [pc, #44]	@ (8009f70 <global_stdio_init.part.0+0x34>)
 8009f42:	4a0c      	ldr	r2, [pc, #48]	@ (8009f74 <global_stdio_init.part.0+0x38>)
 8009f44:	601a      	str	r2, [r3, #0]
 8009f46:	4620      	mov	r0, r4
 8009f48:	2200      	movs	r2, #0
 8009f4a:	2104      	movs	r1, #4
 8009f4c:	f7ff ff94 	bl	8009e78 <std>
 8009f50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f54:	2201      	movs	r2, #1
 8009f56:	2109      	movs	r1, #9
 8009f58:	f7ff ff8e 	bl	8009e78 <std>
 8009f5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f60:	2202      	movs	r2, #2
 8009f62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f66:	2112      	movs	r1, #18
 8009f68:	f7ff bf86 	b.w	8009e78 <std>
 8009f6c:	20000c5c 	.word	0x20000c5c
 8009f70:	20000b24 	.word	0x20000b24
 8009f74:	08009ee5 	.word	0x08009ee5

08009f78 <__sfp_lock_acquire>:
 8009f78:	4801      	ldr	r0, [pc, #4]	@ (8009f80 <__sfp_lock_acquire+0x8>)
 8009f7a:	f000 b872 	b.w	800a062 <__retarget_lock_acquire_recursive>
 8009f7e:	bf00      	nop
 8009f80:	20000c61 	.word	0x20000c61

08009f84 <__sfp_lock_release>:
 8009f84:	4801      	ldr	r0, [pc, #4]	@ (8009f8c <__sfp_lock_release+0x8>)
 8009f86:	f000 b86d 	b.w	800a064 <__retarget_lock_release_recursive>
 8009f8a:	bf00      	nop
 8009f8c:	20000c61 	.word	0x20000c61

08009f90 <__sinit>:
 8009f90:	b510      	push	{r4, lr}
 8009f92:	4604      	mov	r4, r0
 8009f94:	f7ff fff0 	bl	8009f78 <__sfp_lock_acquire>
 8009f98:	6a23      	ldr	r3, [r4, #32]
 8009f9a:	b11b      	cbz	r3, 8009fa4 <__sinit+0x14>
 8009f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fa0:	f7ff bff0 	b.w	8009f84 <__sfp_lock_release>
 8009fa4:	4b04      	ldr	r3, [pc, #16]	@ (8009fb8 <__sinit+0x28>)
 8009fa6:	6223      	str	r3, [r4, #32]
 8009fa8:	4b04      	ldr	r3, [pc, #16]	@ (8009fbc <__sinit+0x2c>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1f5      	bne.n	8009f9c <__sinit+0xc>
 8009fb0:	f7ff ffc4 	bl	8009f3c <global_stdio_init.part.0>
 8009fb4:	e7f2      	b.n	8009f9c <__sinit+0xc>
 8009fb6:	bf00      	nop
 8009fb8:	08009efd 	.word	0x08009efd
 8009fbc:	20000c5c 	.word	0x20000c5c

08009fc0 <_fwalk_sglue>:
 8009fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fc4:	4607      	mov	r7, r0
 8009fc6:	4688      	mov	r8, r1
 8009fc8:	4614      	mov	r4, r2
 8009fca:	2600      	movs	r6, #0
 8009fcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009fd0:	f1b9 0901 	subs.w	r9, r9, #1
 8009fd4:	d505      	bpl.n	8009fe2 <_fwalk_sglue+0x22>
 8009fd6:	6824      	ldr	r4, [r4, #0]
 8009fd8:	2c00      	cmp	r4, #0
 8009fda:	d1f7      	bne.n	8009fcc <_fwalk_sglue+0xc>
 8009fdc:	4630      	mov	r0, r6
 8009fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fe2:	89ab      	ldrh	r3, [r5, #12]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d907      	bls.n	8009ff8 <_fwalk_sglue+0x38>
 8009fe8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009fec:	3301      	adds	r3, #1
 8009fee:	d003      	beq.n	8009ff8 <_fwalk_sglue+0x38>
 8009ff0:	4629      	mov	r1, r5
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	47c0      	blx	r8
 8009ff6:	4306      	orrs	r6, r0
 8009ff8:	3568      	adds	r5, #104	@ 0x68
 8009ffa:	e7e9      	b.n	8009fd0 <_fwalk_sglue+0x10>

08009ffc <memset>:
 8009ffc:	4402      	add	r2, r0
 8009ffe:	4603      	mov	r3, r0
 800a000:	4293      	cmp	r3, r2
 800a002:	d100      	bne.n	800a006 <memset+0xa>
 800a004:	4770      	bx	lr
 800a006:	f803 1b01 	strb.w	r1, [r3], #1
 800a00a:	e7f9      	b.n	800a000 <memset+0x4>

0800a00c <__errno>:
 800a00c:	4b01      	ldr	r3, [pc, #4]	@ (800a014 <__errno+0x8>)
 800a00e:	6818      	ldr	r0, [r3, #0]
 800a010:	4770      	bx	lr
 800a012:	bf00      	nop
 800a014:	200003d4 	.word	0x200003d4

0800a018 <__libc_init_array>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	4d0d      	ldr	r5, [pc, #52]	@ (800a050 <__libc_init_array+0x38>)
 800a01c:	4c0d      	ldr	r4, [pc, #52]	@ (800a054 <__libc_init_array+0x3c>)
 800a01e:	1b64      	subs	r4, r4, r5
 800a020:	10a4      	asrs	r4, r4, #2
 800a022:	2600      	movs	r6, #0
 800a024:	42a6      	cmp	r6, r4
 800a026:	d109      	bne.n	800a03c <__libc_init_array+0x24>
 800a028:	4d0b      	ldr	r5, [pc, #44]	@ (800a058 <__libc_init_array+0x40>)
 800a02a:	4c0c      	ldr	r4, [pc, #48]	@ (800a05c <__libc_init_array+0x44>)
 800a02c:	f002 f8f8 	bl	800c220 <_init>
 800a030:	1b64      	subs	r4, r4, r5
 800a032:	10a4      	asrs	r4, r4, #2
 800a034:	2600      	movs	r6, #0
 800a036:	42a6      	cmp	r6, r4
 800a038:	d105      	bne.n	800a046 <__libc_init_array+0x2e>
 800a03a:	bd70      	pop	{r4, r5, r6, pc}
 800a03c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a040:	4798      	blx	r3
 800a042:	3601      	adds	r6, #1
 800a044:	e7ee      	b.n	800a024 <__libc_init_array+0xc>
 800a046:	f855 3b04 	ldr.w	r3, [r5], #4
 800a04a:	4798      	blx	r3
 800a04c:	3601      	adds	r6, #1
 800a04e:	e7f2      	b.n	800a036 <__libc_init_array+0x1e>
 800a050:	0800c624 	.word	0x0800c624
 800a054:	0800c624 	.word	0x0800c624
 800a058:	0800c624 	.word	0x0800c624
 800a05c:	0800c628 	.word	0x0800c628

0800a060 <__retarget_lock_init_recursive>:
 800a060:	4770      	bx	lr

0800a062 <__retarget_lock_acquire_recursive>:
 800a062:	4770      	bx	lr

0800a064 <__retarget_lock_release_recursive>:
 800a064:	4770      	bx	lr
	...

0800a068 <_localeconv_r>:
 800a068:	4800      	ldr	r0, [pc, #0]	@ (800a06c <_localeconv_r+0x4>)
 800a06a:	4770      	bx	lr
 800a06c:	20000514 	.word	0x20000514

0800a070 <memcpy>:
 800a070:	440a      	add	r2, r1
 800a072:	4291      	cmp	r1, r2
 800a074:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a078:	d100      	bne.n	800a07c <memcpy+0xc>
 800a07a:	4770      	bx	lr
 800a07c:	b510      	push	{r4, lr}
 800a07e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a082:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a086:	4291      	cmp	r1, r2
 800a088:	d1f9      	bne.n	800a07e <memcpy+0xe>
 800a08a:	bd10      	pop	{r4, pc}

0800a08c <quorem>:
 800a08c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a090:	6903      	ldr	r3, [r0, #16]
 800a092:	690c      	ldr	r4, [r1, #16]
 800a094:	42a3      	cmp	r3, r4
 800a096:	4607      	mov	r7, r0
 800a098:	db7e      	blt.n	800a198 <quorem+0x10c>
 800a09a:	3c01      	subs	r4, #1
 800a09c:	f101 0814 	add.w	r8, r1, #20
 800a0a0:	00a3      	lsls	r3, r4, #2
 800a0a2:	f100 0514 	add.w	r5, r0, #20
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0ac:	9301      	str	r3, [sp, #4]
 800a0ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0be:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0c2:	d32e      	bcc.n	800a122 <quorem+0x96>
 800a0c4:	f04f 0a00 	mov.w	sl, #0
 800a0c8:	46c4      	mov	ip, r8
 800a0ca:	46ae      	mov	lr, r5
 800a0cc:	46d3      	mov	fp, sl
 800a0ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a0d2:	b298      	uxth	r0, r3
 800a0d4:	fb06 a000 	mla	r0, r6, r0, sl
 800a0d8:	0c02      	lsrs	r2, r0, #16
 800a0da:	0c1b      	lsrs	r3, r3, #16
 800a0dc:	fb06 2303 	mla	r3, r6, r3, r2
 800a0e0:	f8de 2000 	ldr.w	r2, [lr]
 800a0e4:	b280      	uxth	r0, r0
 800a0e6:	b292      	uxth	r2, r2
 800a0e8:	1a12      	subs	r2, r2, r0
 800a0ea:	445a      	add	r2, fp
 800a0ec:	f8de 0000 	ldr.w	r0, [lr]
 800a0f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a0fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a0fe:	b292      	uxth	r2, r2
 800a100:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a104:	45e1      	cmp	r9, ip
 800a106:	f84e 2b04 	str.w	r2, [lr], #4
 800a10a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a10e:	d2de      	bcs.n	800a0ce <quorem+0x42>
 800a110:	9b00      	ldr	r3, [sp, #0]
 800a112:	58eb      	ldr	r3, [r5, r3]
 800a114:	b92b      	cbnz	r3, 800a122 <quorem+0x96>
 800a116:	9b01      	ldr	r3, [sp, #4]
 800a118:	3b04      	subs	r3, #4
 800a11a:	429d      	cmp	r5, r3
 800a11c:	461a      	mov	r2, r3
 800a11e:	d32f      	bcc.n	800a180 <quorem+0xf4>
 800a120:	613c      	str	r4, [r7, #16]
 800a122:	4638      	mov	r0, r7
 800a124:	f001 fb38 	bl	800b798 <__mcmp>
 800a128:	2800      	cmp	r0, #0
 800a12a:	db25      	blt.n	800a178 <quorem+0xec>
 800a12c:	4629      	mov	r1, r5
 800a12e:	2000      	movs	r0, #0
 800a130:	f858 2b04 	ldr.w	r2, [r8], #4
 800a134:	f8d1 c000 	ldr.w	ip, [r1]
 800a138:	fa1f fe82 	uxth.w	lr, r2
 800a13c:	fa1f f38c 	uxth.w	r3, ip
 800a140:	eba3 030e 	sub.w	r3, r3, lr
 800a144:	4403      	add	r3, r0
 800a146:	0c12      	lsrs	r2, r2, #16
 800a148:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a14c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a150:	b29b      	uxth	r3, r3
 800a152:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a156:	45c1      	cmp	r9, r8
 800a158:	f841 3b04 	str.w	r3, [r1], #4
 800a15c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a160:	d2e6      	bcs.n	800a130 <quorem+0xa4>
 800a162:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a166:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a16a:	b922      	cbnz	r2, 800a176 <quorem+0xea>
 800a16c:	3b04      	subs	r3, #4
 800a16e:	429d      	cmp	r5, r3
 800a170:	461a      	mov	r2, r3
 800a172:	d30b      	bcc.n	800a18c <quorem+0x100>
 800a174:	613c      	str	r4, [r7, #16]
 800a176:	3601      	adds	r6, #1
 800a178:	4630      	mov	r0, r6
 800a17a:	b003      	add	sp, #12
 800a17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a180:	6812      	ldr	r2, [r2, #0]
 800a182:	3b04      	subs	r3, #4
 800a184:	2a00      	cmp	r2, #0
 800a186:	d1cb      	bne.n	800a120 <quorem+0x94>
 800a188:	3c01      	subs	r4, #1
 800a18a:	e7c6      	b.n	800a11a <quorem+0x8e>
 800a18c:	6812      	ldr	r2, [r2, #0]
 800a18e:	3b04      	subs	r3, #4
 800a190:	2a00      	cmp	r2, #0
 800a192:	d1ef      	bne.n	800a174 <quorem+0xe8>
 800a194:	3c01      	subs	r4, #1
 800a196:	e7ea      	b.n	800a16e <quorem+0xe2>
 800a198:	2000      	movs	r0, #0
 800a19a:	e7ee      	b.n	800a17a <quorem+0xee>
 800a19c:	0000      	movs	r0, r0
	...

0800a1a0 <_dtoa_r>:
 800a1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	69c7      	ldr	r7, [r0, #28]
 800a1a6:	b097      	sub	sp, #92	@ 0x5c
 800a1a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a1ac:	ec55 4b10 	vmov	r4, r5, d0
 800a1b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a1b2:	9107      	str	r1, [sp, #28]
 800a1b4:	4681      	mov	r9, r0
 800a1b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a1b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1ba:	b97f      	cbnz	r7, 800a1dc <_dtoa_r+0x3c>
 800a1bc:	2010      	movs	r0, #16
 800a1be:	f000 ff17 	bl	800aff0 <malloc>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a1c8:	b920      	cbnz	r0, 800a1d4 <_dtoa_r+0x34>
 800a1ca:	4ba9      	ldr	r3, [pc, #676]	@ (800a470 <_dtoa_r+0x2d0>)
 800a1cc:	21ef      	movs	r1, #239	@ 0xef
 800a1ce:	48a9      	ldr	r0, [pc, #676]	@ (800a474 <_dtoa_r+0x2d4>)
 800a1d0:	f001 fccc 	bl	800bb6c <__assert_func>
 800a1d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a1d8:	6007      	str	r7, [r0, #0]
 800a1da:	60c7      	str	r7, [r0, #12]
 800a1dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1e0:	6819      	ldr	r1, [r3, #0]
 800a1e2:	b159      	cbz	r1, 800a1fc <_dtoa_r+0x5c>
 800a1e4:	685a      	ldr	r2, [r3, #4]
 800a1e6:	604a      	str	r2, [r1, #4]
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	4093      	lsls	r3, r2
 800a1ec:	608b      	str	r3, [r1, #8]
 800a1ee:	4648      	mov	r0, r9
 800a1f0:	f001 f8a0 	bl	800b334 <_Bfree>
 800a1f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	601a      	str	r2, [r3, #0]
 800a1fc:	1e2b      	subs	r3, r5, #0
 800a1fe:	bfb9      	ittee	lt
 800a200:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a204:	9305      	strlt	r3, [sp, #20]
 800a206:	2300      	movge	r3, #0
 800a208:	6033      	strge	r3, [r6, #0]
 800a20a:	9f05      	ldr	r7, [sp, #20]
 800a20c:	4b9a      	ldr	r3, [pc, #616]	@ (800a478 <_dtoa_r+0x2d8>)
 800a20e:	bfbc      	itt	lt
 800a210:	2201      	movlt	r2, #1
 800a212:	6032      	strlt	r2, [r6, #0]
 800a214:	43bb      	bics	r3, r7
 800a216:	d112      	bne.n	800a23e <_dtoa_r+0x9e>
 800a218:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a21a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a21e:	6013      	str	r3, [r2, #0]
 800a220:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a224:	4323      	orrs	r3, r4
 800a226:	f000 855a 	beq.w	800acde <_dtoa_r+0xb3e>
 800a22a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a22c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a48c <_dtoa_r+0x2ec>
 800a230:	2b00      	cmp	r3, #0
 800a232:	f000 855c 	beq.w	800acee <_dtoa_r+0xb4e>
 800a236:	f10a 0303 	add.w	r3, sl, #3
 800a23a:	f000 bd56 	b.w	800acea <_dtoa_r+0xb4a>
 800a23e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a242:	2200      	movs	r2, #0
 800a244:	ec51 0b17 	vmov	r0, r1, d7
 800a248:	2300      	movs	r3, #0
 800a24a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a24e:	f7f6 fc6b 	bl	8000b28 <__aeabi_dcmpeq>
 800a252:	4680      	mov	r8, r0
 800a254:	b158      	cbz	r0, 800a26e <_dtoa_r+0xce>
 800a256:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a258:	2301      	movs	r3, #1
 800a25a:	6013      	str	r3, [r2, #0]
 800a25c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a25e:	b113      	cbz	r3, 800a266 <_dtoa_r+0xc6>
 800a260:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a262:	4b86      	ldr	r3, [pc, #536]	@ (800a47c <_dtoa_r+0x2dc>)
 800a264:	6013      	str	r3, [r2, #0]
 800a266:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a490 <_dtoa_r+0x2f0>
 800a26a:	f000 bd40 	b.w	800acee <_dtoa_r+0xb4e>
 800a26e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a272:	aa14      	add	r2, sp, #80	@ 0x50
 800a274:	a915      	add	r1, sp, #84	@ 0x54
 800a276:	4648      	mov	r0, r9
 800a278:	f001 fb3e 	bl	800b8f8 <__d2b>
 800a27c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a280:	9002      	str	r0, [sp, #8]
 800a282:	2e00      	cmp	r6, #0
 800a284:	d078      	beq.n	800a378 <_dtoa_r+0x1d8>
 800a286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a288:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a28c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a290:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a294:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a298:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a29c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	4b76      	ldr	r3, [pc, #472]	@ (800a480 <_dtoa_r+0x2e0>)
 800a2a6:	f7f6 f81f 	bl	80002e8 <__aeabi_dsub>
 800a2aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800a458 <_dtoa_r+0x2b8>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	f7f6 f9d2 	bl	8000658 <__aeabi_dmul>
 800a2b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a460 <_dtoa_r+0x2c0>)
 800a2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ba:	f7f6 f817 	bl	80002ec <__adddf3>
 800a2be:	4604      	mov	r4, r0
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	460d      	mov	r5, r1
 800a2c4:	f7f6 f95e 	bl	8000584 <__aeabi_i2d>
 800a2c8:	a367      	add	r3, pc, #412	@ (adr r3, 800a468 <_dtoa_r+0x2c8>)
 800a2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ce:	f7f6 f9c3 	bl	8000658 <__aeabi_dmul>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	4629      	mov	r1, r5
 800a2da:	f7f6 f807 	bl	80002ec <__adddf3>
 800a2de:	4604      	mov	r4, r0
 800a2e0:	460d      	mov	r5, r1
 800a2e2:	f7f6 fc69 	bl	8000bb8 <__aeabi_d2iz>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	4607      	mov	r7, r0
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	4629      	mov	r1, r5
 800a2f0:	f7f6 fc24 	bl	8000b3c <__aeabi_dcmplt>
 800a2f4:	b140      	cbz	r0, 800a308 <_dtoa_r+0x168>
 800a2f6:	4638      	mov	r0, r7
 800a2f8:	f7f6 f944 	bl	8000584 <__aeabi_i2d>
 800a2fc:	4622      	mov	r2, r4
 800a2fe:	462b      	mov	r3, r5
 800a300:	f7f6 fc12 	bl	8000b28 <__aeabi_dcmpeq>
 800a304:	b900      	cbnz	r0, 800a308 <_dtoa_r+0x168>
 800a306:	3f01      	subs	r7, #1
 800a308:	2f16      	cmp	r7, #22
 800a30a:	d852      	bhi.n	800a3b2 <_dtoa_r+0x212>
 800a30c:	4b5d      	ldr	r3, [pc, #372]	@ (800a484 <_dtoa_r+0x2e4>)
 800a30e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a316:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a31a:	f7f6 fc0f 	bl	8000b3c <__aeabi_dcmplt>
 800a31e:	2800      	cmp	r0, #0
 800a320:	d049      	beq.n	800a3b6 <_dtoa_r+0x216>
 800a322:	3f01      	subs	r7, #1
 800a324:	2300      	movs	r3, #0
 800a326:	9310      	str	r3, [sp, #64]	@ 0x40
 800a328:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a32a:	1b9b      	subs	r3, r3, r6
 800a32c:	1e5a      	subs	r2, r3, #1
 800a32e:	bf45      	ittet	mi
 800a330:	f1c3 0301 	rsbmi	r3, r3, #1
 800a334:	9300      	strmi	r3, [sp, #0]
 800a336:	2300      	movpl	r3, #0
 800a338:	2300      	movmi	r3, #0
 800a33a:	9206      	str	r2, [sp, #24]
 800a33c:	bf54      	ite	pl
 800a33e:	9300      	strpl	r3, [sp, #0]
 800a340:	9306      	strmi	r3, [sp, #24]
 800a342:	2f00      	cmp	r7, #0
 800a344:	db39      	blt.n	800a3ba <_dtoa_r+0x21a>
 800a346:	9b06      	ldr	r3, [sp, #24]
 800a348:	970d      	str	r7, [sp, #52]	@ 0x34
 800a34a:	443b      	add	r3, r7
 800a34c:	9306      	str	r3, [sp, #24]
 800a34e:	2300      	movs	r3, #0
 800a350:	9308      	str	r3, [sp, #32]
 800a352:	9b07      	ldr	r3, [sp, #28]
 800a354:	2b09      	cmp	r3, #9
 800a356:	d863      	bhi.n	800a420 <_dtoa_r+0x280>
 800a358:	2b05      	cmp	r3, #5
 800a35a:	bfc4      	itt	gt
 800a35c:	3b04      	subgt	r3, #4
 800a35e:	9307      	strgt	r3, [sp, #28]
 800a360:	9b07      	ldr	r3, [sp, #28]
 800a362:	f1a3 0302 	sub.w	r3, r3, #2
 800a366:	bfcc      	ite	gt
 800a368:	2400      	movgt	r4, #0
 800a36a:	2401      	movle	r4, #1
 800a36c:	2b03      	cmp	r3, #3
 800a36e:	d863      	bhi.n	800a438 <_dtoa_r+0x298>
 800a370:	e8df f003 	tbb	[pc, r3]
 800a374:	2b375452 	.word	0x2b375452
 800a378:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a37c:	441e      	add	r6, r3
 800a37e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a382:	2b20      	cmp	r3, #32
 800a384:	bfc1      	itttt	gt
 800a386:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a38a:	409f      	lslgt	r7, r3
 800a38c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a390:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a394:	bfd6      	itet	le
 800a396:	f1c3 0320 	rsble	r3, r3, #32
 800a39a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a39e:	fa04 f003 	lslle.w	r0, r4, r3
 800a3a2:	f7f6 f8df 	bl	8000564 <__aeabi_ui2d>
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a3ac:	3e01      	subs	r6, #1
 800a3ae:	9212      	str	r2, [sp, #72]	@ 0x48
 800a3b0:	e776      	b.n	800a2a0 <_dtoa_r+0x100>
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e7b7      	b.n	800a326 <_dtoa_r+0x186>
 800a3b6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a3b8:	e7b6      	b.n	800a328 <_dtoa_r+0x188>
 800a3ba:	9b00      	ldr	r3, [sp, #0]
 800a3bc:	1bdb      	subs	r3, r3, r7
 800a3be:	9300      	str	r3, [sp, #0]
 800a3c0:	427b      	negs	r3, r7
 800a3c2:	9308      	str	r3, [sp, #32]
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a3c8:	e7c3      	b.n	800a352 <_dtoa_r+0x1b2>
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3d0:	eb07 0b03 	add.w	fp, r7, r3
 800a3d4:	f10b 0301 	add.w	r3, fp, #1
 800a3d8:	2b01      	cmp	r3, #1
 800a3da:	9303      	str	r3, [sp, #12]
 800a3dc:	bfb8      	it	lt
 800a3de:	2301      	movlt	r3, #1
 800a3e0:	e006      	b.n	800a3f0 <_dtoa_r+0x250>
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	dd28      	ble.n	800a43e <_dtoa_r+0x29e>
 800a3ec:	469b      	mov	fp, r3
 800a3ee:	9303      	str	r3, [sp, #12]
 800a3f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	2204      	movs	r2, #4
 800a3f8:	f102 0514 	add.w	r5, r2, #20
 800a3fc:	429d      	cmp	r5, r3
 800a3fe:	d926      	bls.n	800a44e <_dtoa_r+0x2ae>
 800a400:	6041      	str	r1, [r0, #4]
 800a402:	4648      	mov	r0, r9
 800a404:	f000 ff56 	bl	800b2b4 <_Balloc>
 800a408:	4682      	mov	sl, r0
 800a40a:	2800      	cmp	r0, #0
 800a40c:	d142      	bne.n	800a494 <_dtoa_r+0x2f4>
 800a40e:	4b1e      	ldr	r3, [pc, #120]	@ (800a488 <_dtoa_r+0x2e8>)
 800a410:	4602      	mov	r2, r0
 800a412:	f240 11af 	movw	r1, #431	@ 0x1af
 800a416:	e6da      	b.n	800a1ce <_dtoa_r+0x2e>
 800a418:	2300      	movs	r3, #0
 800a41a:	e7e3      	b.n	800a3e4 <_dtoa_r+0x244>
 800a41c:	2300      	movs	r3, #0
 800a41e:	e7d5      	b.n	800a3cc <_dtoa_r+0x22c>
 800a420:	2401      	movs	r4, #1
 800a422:	2300      	movs	r3, #0
 800a424:	9307      	str	r3, [sp, #28]
 800a426:	9409      	str	r4, [sp, #36]	@ 0x24
 800a428:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a42c:	2200      	movs	r2, #0
 800a42e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a432:	2312      	movs	r3, #18
 800a434:	920c      	str	r2, [sp, #48]	@ 0x30
 800a436:	e7db      	b.n	800a3f0 <_dtoa_r+0x250>
 800a438:	2301      	movs	r3, #1
 800a43a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a43c:	e7f4      	b.n	800a428 <_dtoa_r+0x288>
 800a43e:	f04f 0b01 	mov.w	fp, #1
 800a442:	f8cd b00c 	str.w	fp, [sp, #12]
 800a446:	465b      	mov	r3, fp
 800a448:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a44c:	e7d0      	b.n	800a3f0 <_dtoa_r+0x250>
 800a44e:	3101      	adds	r1, #1
 800a450:	0052      	lsls	r2, r2, #1
 800a452:	e7d1      	b.n	800a3f8 <_dtoa_r+0x258>
 800a454:	f3af 8000 	nop.w
 800a458:	636f4361 	.word	0x636f4361
 800a45c:	3fd287a7 	.word	0x3fd287a7
 800a460:	8b60c8b3 	.word	0x8b60c8b3
 800a464:	3fc68a28 	.word	0x3fc68a28
 800a468:	509f79fb 	.word	0x509f79fb
 800a46c:	3fd34413 	.word	0x3fd34413
 800a470:	0800c2e5 	.word	0x0800c2e5
 800a474:	0800c2fc 	.word	0x0800c2fc
 800a478:	7ff00000 	.word	0x7ff00000
 800a47c:	0800c2b5 	.word	0x0800c2b5
 800a480:	3ff80000 	.word	0x3ff80000
 800a484:	0800c450 	.word	0x0800c450
 800a488:	0800c354 	.word	0x0800c354
 800a48c:	0800c2e1 	.word	0x0800c2e1
 800a490:	0800c2b4 	.word	0x0800c2b4
 800a494:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a498:	6018      	str	r0, [r3, #0]
 800a49a:	9b03      	ldr	r3, [sp, #12]
 800a49c:	2b0e      	cmp	r3, #14
 800a49e:	f200 80a1 	bhi.w	800a5e4 <_dtoa_r+0x444>
 800a4a2:	2c00      	cmp	r4, #0
 800a4a4:	f000 809e 	beq.w	800a5e4 <_dtoa_r+0x444>
 800a4a8:	2f00      	cmp	r7, #0
 800a4aa:	dd33      	ble.n	800a514 <_dtoa_r+0x374>
 800a4ac:	4b9c      	ldr	r3, [pc, #624]	@ (800a720 <_dtoa_r+0x580>)
 800a4ae:	f007 020f 	and.w	r2, r7, #15
 800a4b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4b6:	ed93 7b00 	vldr	d7, [r3]
 800a4ba:	05f8      	lsls	r0, r7, #23
 800a4bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a4c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a4c4:	d516      	bpl.n	800a4f4 <_dtoa_r+0x354>
 800a4c6:	4b97      	ldr	r3, [pc, #604]	@ (800a724 <_dtoa_r+0x584>)
 800a4c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4d0:	f7f6 f9ec 	bl	80008ac <__aeabi_ddiv>
 800a4d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4d8:	f004 040f 	and.w	r4, r4, #15
 800a4dc:	2603      	movs	r6, #3
 800a4de:	4d91      	ldr	r5, [pc, #580]	@ (800a724 <_dtoa_r+0x584>)
 800a4e0:	b954      	cbnz	r4, 800a4f8 <_dtoa_r+0x358>
 800a4e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a4e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4ea:	f7f6 f9df 	bl	80008ac <__aeabi_ddiv>
 800a4ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4f2:	e028      	b.n	800a546 <_dtoa_r+0x3a6>
 800a4f4:	2602      	movs	r6, #2
 800a4f6:	e7f2      	b.n	800a4de <_dtoa_r+0x33e>
 800a4f8:	07e1      	lsls	r1, r4, #31
 800a4fa:	d508      	bpl.n	800a50e <_dtoa_r+0x36e>
 800a4fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a500:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a504:	f7f6 f8a8 	bl	8000658 <__aeabi_dmul>
 800a508:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a50c:	3601      	adds	r6, #1
 800a50e:	1064      	asrs	r4, r4, #1
 800a510:	3508      	adds	r5, #8
 800a512:	e7e5      	b.n	800a4e0 <_dtoa_r+0x340>
 800a514:	f000 80af 	beq.w	800a676 <_dtoa_r+0x4d6>
 800a518:	427c      	negs	r4, r7
 800a51a:	4b81      	ldr	r3, [pc, #516]	@ (800a720 <_dtoa_r+0x580>)
 800a51c:	4d81      	ldr	r5, [pc, #516]	@ (800a724 <_dtoa_r+0x584>)
 800a51e:	f004 020f 	and.w	r2, r4, #15
 800a522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a52e:	f7f6 f893 	bl	8000658 <__aeabi_dmul>
 800a532:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a536:	1124      	asrs	r4, r4, #4
 800a538:	2300      	movs	r3, #0
 800a53a:	2602      	movs	r6, #2
 800a53c:	2c00      	cmp	r4, #0
 800a53e:	f040 808f 	bne.w	800a660 <_dtoa_r+0x4c0>
 800a542:	2b00      	cmp	r3, #0
 800a544:	d1d3      	bne.n	800a4ee <_dtoa_r+0x34e>
 800a546:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a548:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	f000 8094 	beq.w	800a67a <_dtoa_r+0x4da>
 800a552:	4b75      	ldr	r3, [pc, #468]	@ (800a728 <_dtoa_r+0x588>)
 800a554:	2200      	movs	r2, #0
 800a556:	4620      	mov	r0, r4
 800a558:	4629      	mov	r1, r5
 800a55a:	f7f6 faef 	bl	8000b3c <__aeabi_dcmplt>
 800a55e:	2800      	cmp	r0, #0
 800a560:	f000 808b 	beq.w	800a67a <_dtoa_r+0x4da>
 800a564:	9b03      	ldr	r3, [sp, #12]
 800a566:	2b00      	cmp	r3, #0
 800a568:	f000 8087 	beq.w	800a67a <_dtoa_r+0x4da>
 800a56c:	f1bb 0f00 	cmp.w	fp, #0
 800a570:	dd34      	ble.n	800a5dc <_dtoa_r+0x43c>
 800a572:	4620      	mov	r0, r4
 800a574:	4b6d      	ldr	r3, [pc, #436]	@ (800a72c <_dtoa_r+0x58c>)
 800a576:	2200      	movs	r2, #0
 800a578:	4629      	mov	r1, r5
 800a57a:	f7f6 f86d 	bl	8000658 <__aeabi_dmul>
 800a57e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a582:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a586:	3601      	adds	r6, #1
 800a588:	465c      	mov	r4, fp
 800a58a:	4630      	mov	r0, r6
 800a58c:	f7f5 fffa 	bl	8000584 <__aeabi_i2d>
 800a590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a594:	f7f6 f860 	bl	8000658 <__aeabi_dmul>
 800a598:	4b65      	ldr	r3, [pc, #404]	@ (800a730 <_dtoa_r+0x590>)
 800a59a:	2200      	movs	r2, #0
 800a59c:	f7f5 fea6 	bl	80002ec <__adddf3>
 800a5a0:	4605      	mov	r5, r0
 800a5a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a5a6:	2c00      	cmp	r4, #0
 800a5a8:	d16a      	bne.n	800a680 <_dtoa_r+0x4e0>
 800a5aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5ae:	4b61      	ldr	r3, [pc, #388]	@ (800a734 <_dtoa_r+0x594>)
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f7f5 fe99 	bl	80002e8 <__aeabi_dsub>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a5be:	462a      	mov	r2, r5
 800a5c0:	4633      	mov	r3, r6
 800a5c2:	f7f6 fad9 	bl	8000b78 <__aeabi_dcmpgt>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	f040 8298 	bne.w	800aafc <_dtoa_r+0x95c>
 800a5cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5d0:	462a      	mov	r2, r5
 800a5d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a5d6:	f7f6 fab1 	bl	8000b3c <__aeabi_dcmplt>
 800a5da:	bb38      	cbnz	r0, 800a62c <_dtoa_r+0x48c>
 800a5dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a5e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a5e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f2c0 8157 	blt.w	800a89a <_dtoa_r+0x6fa>
 800a5ec:	2f0e      	cmp	r7, #14
 800a5ee:	f300 8154 	bgt.w	800a89a <_dtoa_r+0x6fa>
 800a5f2:	4b4b      	ldr	r3, [pc, #300]	@ (800a720 <_dtoa_r+0x580>)
 800a5f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a5f8:	ed93 7b00 	vldr	d7, [r3]
 800a5fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	ed8d 7b00 	vstr	d7, [sp]
 800a604:	f280 80e5 	bge.w	800a7d2 <_dtoa_r+0x632>
 800a608:	9b03      	ldr	r3, [sp, #12]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f300 80e1 	bgt.w	800a7d2 <_dtoa_r+0x632>
 800a610:	d10c      	bne.n	800a62c <_dtoa_r+0x48c>
 800a612:	4b48      	ldr	r3, [pc, #288]	@ (800a734 <_dtoa_r+0x594>)
 800a614:	2200      	movs	r2, #0
 800a616:	ec51 0b17 	vmov	r0, r1, d7
 800a61a:	f7f6 f81d 	bl	8000658 <__aeabi_dmul>
 800a61e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a622:	f7f6 fa9f 	bl	8000b64 <__aeabi_dcmpge>
 800a626:	2800      	cmp	r0, #0
 800a628:	f000 8266 	beq.w	800aaf8 <_dtoa_r+0x958>
 800a62c:	2400      	movs	r4, #0
 800a62e:	4625      	mov	r5, r4
 800a630:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a632:	4656      	mov	r6, sl
 800a634:	ea6f 0803 	mvn.w	r8, r3
 800a638:	2700      	movs	r7, #0
 800a63a:	4621      	mov	r1, r4
 800a63c:	4648      	mov	r0, r9
 800a63e:	f000 fe79 	bl	800b334 <_Bfree>
 800a642:	2d00      	cmp	r5, #0
 800a644:	f000 80bd 	beq.w	800a7c2 <_dtoa_r+0x622>
 800a648:	b12f      	cbz	r7, 800a656 <_dtoa_r+0x4b6>
 800a64a:	42af      	cmp	r7, r5
 800a64c:	d003      	beq.n	800a656 <_dtoa_r+0x4b6>
 800a64e:	4639      	mov	r1, r7
 800a650:	4648      	mov	r0, r9
 800a652:	f000 fe6f 	bl	800b334 <_Bfree>
 800a656:	4629      	mov	r1, r5
 800a658:	4648      	mov	r0, r9
 800a65a:	f000 fe6b 	bl	800b334 <_Bfree>
 800a65e:	e0b0      	b.n	800a7c2 <_dtoa_r+0x622>
 800a660:	07e2      	lsls	r2, r4, #31
 800a662:	d505      	bpl.n	800a670 <_dtoa_r+0x4d0>
 800a664:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a668:	f7f5 fff6 	bl	8000658 <__aeabi_dmul>
 800a66c:	3601      	adds	r6, #1
 800a66e:	2301      	movs	r3, #1
 800a670:	1064      	asrs	r4, r4, #1
 800a672:	3508      	adds	r5, #8
 800a674:	e762      	b.n	800a53c <_dtoa_r+0x39c>
 800a676:	2602      	movs	r6, #2
 800a678:	e765      	b.n	800a546 <_dtoa_r+0x3a6>
 800a67a:	9c03      	ldr	r4, [sp, #12]
 800a67c:	46b8      	mov	r8, r7
 800a67e:	e784      	b.n	800a58a <_dtoa_r+0x3ea>
 800a680:	4b27      	ldr	r3, [pc, #156]	@ (800a720 <_dtoa_r+0x580>)
 800a682:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a684:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a688:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a68c:	4454      	add	r4, sl
 800a68e:	2900      	cmp	r1, #0
 800a690:	d054      	beq.n	800a73c <_dtoa_r+0x59c>
 800a692:	4929      	ldr	r1, [pc, #164]	@ (800a738 <_dtoa_r+0x598>)
 800a694:	2000      	movs	r0, #0
 800a696:	f7f6 f909 	bl	80008ac <__aeabi_ddiv>
 800a69a:	4633      	mov	r3, r6
 800a69c:	462a      	mov	r2, r5
 800a69e:	f7f5 fe23 	bl	80002e8 <__aeabi_dsub>
 800a6a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a6a6:	4656      	mov	r6, sl
 800a6a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6ac:	f7f6 fa84 	bl	8000bb8 <__aeabi_d2iz>
 800a6b0:	4605      	mov	r5, r0
 800a6b2:	f7f5 ff67 	bl	8000584 <__aeabi_i2d>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	460b      	mov	r3, r1
 800a6ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6be:	f7f5 fe13 	bl	80002e8 <__aeabi_dsub>
 800a6c2:	3530      	adds	r5, #48	@ 0x30
 800a6c4:	4602      	mov	r2, r0
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a6cc:	f806 5b01 	strb.w	r5, [r6], #1
 800a6d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a6d4:	f7f6 fa32 	bl	8000b3c <__aeabi_dcmplt>
 800a6d8:	2800      	cmp	r0, #0
 800a6da:	d172      	bne.n	800a7c2 <_dtoa_r+0x622>
 800a6dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6e0:	4911      	ldr	r1, [pc, #68]	@ (800a728 <_dtoa_r+0x588>)
 800a6e2:	2000      	movs	r0, #0
 800a6e4:	f7f5 fe00 	bl	80002e8 <__aeabi_dsub>
 800a6e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a6ec:	f7f6 fa26 	bl	8000b3c <__aeabi_dcmplt>
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	f040 80b4 	bne.w	800a85e <_dtoa_r+0x6be>
 800a6f6:	42a6      	cmp	r6, r4
 800a6f8:	f43f af70 	beq.w	800a5dc <_dtoa_r+0x43c>
 800a6fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a700:	4b0a      	ldr	r3, [pc, #40]	@ (800a72c <_dtoa_r+0x58c>)
 800a702:	2200      	movs	r2, #0
 800a704:	f7f5 ffa8 	bl	8000658 <__aeabi_dmul>
 800a708:	4b08      	ldr	r3, [pc, #32]	@ (800a72c <_dtoa_r+0x58c>)
 800a70a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a70e:	2200      	movs	r2, #0
 800a710:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a714:	f7f5 ffa0 	bl	8000658 <__aeabi_dmul>
 800a718:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a71c:	e7c4      	b.n	800a6a8 <_dtoa_r+0x508>
 800a71e:	bf00      	nop
 800a720:	0800c450 	.word	0x0800c450
 800a724:	0800c428 	.word	0x0800c428
 800a728:	3ff00000 	.word	0x3ff00000
 800a72c:	40240000 	.word	0x40240000
 800a730:	401c0000 	.word	0x401c0000
 800a734:	40140000 	.word	0x40140000
 800a738:	3fe00000 	.word	0x3fe00000
 800a73c:	4631      	mov	r1, r6
 800a73e:	4628      	mov	r0, r5
 800a740:	f7f5 ff8a 	bl	8000658 <__aeabi_dmul>
 800a744:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a748:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a74a:	4656      	mov	r6, sl
 800a74c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a750:	f7f6 fa32 	bl	8000bb8 <__aeabi_d2iz>
 800a754:	4605      	mov	r5, r0
 800a756:	f7f5 ff15 	bl	8000584 <__aeabi_i2d>
 800a75a:	4602      	mov	r2, r0
 800a75c:	460b      	mov	r3, r1
 800a75e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a762:	f7f5 fdc1 	bl	80002e8 <__aeabi_dsub>
 800a766:	3530      	adds	r5, #48	@ 0x30
 800a768:	f806 5b01 	strb.w	r5, [r6], #1
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	42a6      	cmp	r6, r4
 800a772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a776:	f04f 0200 	mov.w	r2, #0
 800a77a:	d124      	bne.n	800a7c6 <_dtoa_r+0x626>
 800a77c:	4baf      	ldr	r3, [pc, #700]	@ (800aa3c <_dtoa_r+0x89c>)
 800a77e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a782:	f7f5 fdb3 	bl	80002ec <__adddf3>
 800a786:	4602      	mov	r2, r0
 800a788:	460b      	mov	r3, r1
 800a78a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a78e:	f7f6 f9f3 	bl	8000b78 <__aeabi_dcmpgt>
 800a792:	2800      	cmp	r0, #0
 800a794:	d163      	bne.n	800a85e <_dtoa_r+0x6be>
 800a796:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a79a:	49a8      	ldr	r1, [pc, #672]	@ (800aa3c <_dtoa_r+0x89c>)
 800a79c:	2000      	movs	r0, #0
 800a79e:	f7f5 fda3 	bl	80002e8 <__aeabi_dsub>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7aa:	f7f6 f9c7 	bl	8000b3c <__aeabi_dcmplt>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	f43f af14 	beq.w	800a5dc <_dtoa_r+0x43c>
 800a7b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a7b6:	1e73      	subs	r3, r6, #1
 800a7b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a7ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a7be:	2b30      	cmp	r3, #48	@ 0x30
 800a7c0:	d0f8      	beq.n	800a7b4 <_dtoa_r+0x614>
 800a7c2:	4647      	mov	r7, r8
 800a7c4:	e03b      	b.n	800a83e <_dtoa_r+0x69e>
 800a7c6:	4b9e      	ldr	r3, [pc, #632]	@ (800aa40 <_dtoa_r+0x8a0>)
 800a7c8:	f7f5 ff46 	bl	8000658 <__aeabi_dmul>
 800a7cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7d0:	e7bc      	b.n	800a74c <_dtoa_r+0x5ac>
 800a7d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a7d6:	4656      	mov	r6, sl
 800a7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7dc:	4620      	mov	r0, r4
 800a7de:	4629      	mov	r1, r5
 800a7e0:	f7f6 f864 	bl	80008ac <__aeabi_ddiv>
 800a7e4:	f7f6 f9e8 	bl	8000bb8 <__aeabi_d2iz>
 800a7e8:	4680      	mov	r8, r0
 800a7ea:	f7f5 fecb 	bl	8000584 <__aeabi_i2d>
 800a7ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7f2:	f7f5 ff31 	bl	8000658 <__aeabi_dmul>
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a802:	f7f5 fd71 	bl	80002e8 <__aeabi_dsub>
 800a806:	f806 4b01 	strb.w	r4, [r6], #1
 800a80a:	9d03      	ldr	r5, [sp, #12]
 800a80c:	eba6 040a 	sub.w	r4, r6, sl
 800a810:	42a5      	cmp	r5, r4
 800a812:	4602      	mov	r2, r0
 800a814:	460b      	mov	r3, r1
 800a816:	d133      	bne.n	800a880 <_dtoa_r+0x6e0>
 800a818:	f7f5 fd68 	bl	80002ec <__adddf3>
 800a81c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a820:	4604      	mov	r4, r0
 800a822:	460d      	mov	r5, r1
 800a824:	f7f6 f9a8 	bl	8000b78 <__aeabi_dcmpgt>
 800a828:	b9c0      	cbnz	r0, 800a85c <_dtoa_r+0x6bc>
 800a82a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a82e:	4620      	mov	r0, r4
 800a830:	4629      	mov	r1, r5
 800a832:	f7f6 f979 	bl	8000b28 <__aeabi_dcmpeq>
 800a836:	b110      	cbz	r0, 800a83e <_dtoa_r+0x69e>
 800a838:	f018 0f01 	tst.w	r8, #1
 800a83c:	d10e      	bne.n	800a85c <_dtoa_r+0x6bc>
 800a83e:	9902      	ldr	r1, [sp, #8]
 800a840:	4648      	mov	r0, r9
 800a842:	f000 fd77 	bl	800b334 <_Bfree>
 800a846:	2300      	movs	r3, #0
 800a848:	7033      	strb	r3, [r6, #0]
 800a84a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a84c:	3701      	adds	r7, #1
 800a84e:	601f      	str	r7, [r3, #0]
 800a850:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a852:	2b00      	cmp	r3, #0
 800a854:	f000 824b 	beq.w	800acee <_dtoa_r+0xb4e>
 800a858:	601e      	str	r6, [r3, #0]
 800a85a:	e248      	b.n	800acee <_dtoa_r+0xb4e>
 800a85c:	46b8      	mov	r8, r7
 800a85e:	4633      	mov	r3, r6
 800a860:	461e      	mov	r6, r3
 800a862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a866:	2a39      	cmp	r2, #57	@ 0x39
 800a868:	d106      	bne.n	800a878 <_dtoa_r+0x6d8>
 800a86a:	459a      	cmp	sl, r3
 800a86c:	d1f8      	bne.n	800a860 <_dtoa_r+0x6c0>
 800a86e:	2230      	movs	r2, #48	@ 0x30
 800a870:	f108 0801 	add.w	r8, r8, #1
 800a874:	f88a 2000 	strb.w	r2, [sl]
 800a878:	781a      	ldrb	r2, [r3, #0]
 800a87a:	3201      	adds	r2, #1
 800a87c:	701a      	strb	r2, [r3, #0]
 800a87e:	e7a0      	b.n	800a7c2 <_dtoa_r+0x622>
 800a880:	4b6f      	ldr	r3, [pc, #444]	@ (800aa40 <_dtoa_r+0x8a0>)
 800a882:	2200      	movs	r2, #0
 800a884:	f7f5 fee8 	bl	8000658 <__aeabi_dmul>
 800a888:	2200      	movs	r2, #0
 800a88a:	2300      	movs	r3, #0
 800a88c:	4604      	mov	r4, r0
 800a88e:	460d      	mov	r5, r1
 800a890:	f7f6 f94a 	bl	8000b28 <__aeabi_dcmpeq>
 800a894:	2800      	cmp	r0, #0
 800a896:	d09f      	beq.n	800a7d8 <_dtoa_r+0x638>
 800a898:	e7d1      	b.n	800a83e <_dtoa_r+0x69e>
 800a89a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a89c:	2a00      	cmp	r2, #0
 800a89e:	f000 80ea 	beq.w	800aa76 <_dtoa_r+0x8d6>
 800a8a2:	9a07      	ldr	r2, [sp, #28]
 800a8a4:	2a01      	cmp	r2, #1
 800a8a6:	f300 80cd 	bgt.w	800aa44 <_dtoa_r+0x8a4>
 800a8aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a8ac:	2a00      	cmp	r2, #0
 800a8ae:	f000 80c1 	beq.w	800aa34 <_dtoa_r+0x894>
 800a8b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a8b6:	9c08      	ldr	r4, [sp, #32]
 800a8b8:	9e00      	ldr	r6, [sp, #0]
 800a8ba:	9a00      	ldr	r2, [sp, #0]
 800a8bc:	441a      	add	r2, r3
 800a8be:	9200      	str	r2, [sp, #0]
 800a8c0:	9a06      	ldr	r2, [sp, #24]
 800a8c2:	2101      	movs	r1, #1
 800a8c4:	441a      	add	r2, r3
 800a8c6:	4648      	mov	r0, r9
 800a8c8:	9206      	str	r2, [sp, #24]
 800a8ca:	f000 fde7 	bl	800b49c <__i2b>
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	b166      	cbz	r6, 800a8ec <_dtoa_r+0x74c>
 800a8d2:	9b06      	ldr	r3, [sp, #24]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	dd09      	ble.n	800a8ec <_dtoa_r+0x74c>
 800a8d8:	42b3      	cmp	r3, r6
 800a8da:	9a00      	ldr	r2, [sp, #0]
 800a8dc:	bfa8      	it	ge
 800a8de:	4633      	movge	r3, r6
 800a8e0:	1ad2      	subs	r2, r2, r3
 800a8e2:	9200      	str	r2, [sp, #0]
 800a8e4:	9a06      	ldr	r2, [sp, #24]
 800a8e6:	1af6      	subs	r6, r6, r3
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	9306      	str	r3, [sp, #24]
 800a8ec:	9b08      	ldr	r3, [sp, #32]
 800a8ee:	b30b      	cbz	r3, 800a934 <_dtoa_r+0x794>
 800a8f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	f000 80c6 	beq.w	800aa84 <_dtoa_r+0x8e4>
 800a8f8:	2c00      	cmp	r4, #0
 800a8fa:	f000 80c0 	beq.w	800aa7e <_dtoa_r+0x8de>
 800a8fe:	4629      	mov	r1, r5
 800a900:	4622      	mov	r2, r4
 800a902:	4648      	mov	r0, r9
 800a904:	f000 fe82 	bl	800b60c <__pow5mult>
 800a908:	9a02      	ldr	r2, [sp, #8]
 800a90a:	4601      	mov	r1, r0
 800a90c:	4605      	mov	r5, r0
 800a90e:	4648      	mov	r0, r9
 800a910:	f000 fdda 	bl	800b4c8 <__multiply>
 800a914:	9902      	ldr	r1, [sp, #8]
 800a916:	4680      	mov	r8, r0
 800a918:	4648      	mov	r0, r9
 800a91a:	f000 fd0b 	bl	800b334 <_Bfree>
 800a91e:	9b08      	ldr	r3, [sp, #32]
 800a920:	1b1b      	subs	r3, r3, r4
 800a922:	9308      	str	r3, [sp, #32]
 800a924:	f000 80b1 	beq.w	800aa8a <_dtoa_r+0x8ea>
 800a928:	9a08      	ldr	r2, [sp, #32]
 800a92a:	4641      	mov	r1, r8
 800a92c:	4648      	mov	r0, r9
 800a92e:	f000 fe6d 	bl	800b60c <__pow5mult>
 800a932:	9002      	str	r0, [sp, #8]
 800a934:	2101      	movs	r1, #1
 800a936:	4648      	mov	r0, r9
 800a938:	f000 fdb0 	bl	800b49c <__i2b>
 800a93c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a93e:	4604      	mov	r4, r0
 800a940:	2b00      	cmp	r3, #0
 800a942:	f000 81d8 	beq.w	800acf6 <_dtoa_r+0xb56>
 800a946:	461a      	mov	r2, r3
 800a948:	4601      	mov	r1, r0
 800a94a:	4648      	mov	r0, r9
 800a94c:	f000 fe5e 	bl	800b60c <__pow5mult>
 800a950:	9b07      	ldr	r3, [sp, #28]
 800a952:	2b01      	cmp	r3, #1
 800a954:	4604      	mov	r4, r0
 800a956:	f300 809f 	bgt.w	800aa98 <_dtoa_r+0x8f8>
 800a95a:	9b04      	ldr	r3, [sp, #16]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	f040 8097 	bne.w	800aa90 <_dtoa_r+0x8f0>
 800a962:	9b05      	ldr	r3, [sp, #20]
 800a964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f040 8093 	bne.w	800aa94 <_dtoa_r+0x8f4>
 800a96e:	9b05      	ldr	r3, [sp, #20]
 800a970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a974:	0d1b      	lsrs	r3, r3, #20
 800a976:	051b      	lsls	r3, r3, #20
 800a978:	b133      	cbz	r3, 800a988 <_dtoa_r+0x7e8>
 800a97a:	9b00      	ldr	r3, [sp, #0]
 800a97c:	3301      	adds	r3, #1
 800a97e:	9300      	str	r3, [sp, #0]
 800a980:	9b06      	ldr	r3, [sp, #24]
 800a982:	3301      	adds	r3, #1
 800a984:	9306      	str	r3, [sp, #24]
 800a986:	2301      	movs	r3, #1
 800a988:	9308      	str	r3, [sp, #32]
 800a98a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 81b8 	beq.w	800ad02 <_dtoa_r+0xb62>
 800a992:	6923      	ldr	r3, [r4, #16]
 800a994:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a998:	6918      	ldr	r0, [r3, #16]
 800a99a:	f000 fd33 	bl	800b404 <__hi0bits>
 800a99e:	f1c0 0020 	rsb	r0, r0, #32
 800a9a2:	9b06      	ldr	r3, [sp, #24]
 800a9a4:	4418      	add	r0, r3
 800a9a6:	f010 001f 	ands.w	r0, r0, #31
 800a9aa:	f000 8082 	beq.w	800aab2 <_dtoa_r+0x912>
 800a9ae:	f1c0 0320 	rsb	r3, r0, #32
 800a9b2:	2b04      	cmp	r3, #4
 800a9b4:	dd73      	ble.n	800aa9e <_dtoa_r+0x8fe>
 800a9b6:	9b00      	ldr	r3, [sp, #0]
 800a9b8:	f1c0 001c 	rsb	r0, r0, #28
 800a9bc:	4403      	add	r3, r0
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	9b06      	ldr	r3, [sp, #24]
 800a9c2:	4403      	add	r3, r0
 800a9c4:	4406      	add	r6, r0
 800a9c6:	9306      	str	r3, [sp, #24]
 800a9c8:	9b00      	ldr	r3, [sp, #0]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	dd05      	ble.n	800a9da <_dtoa_r+0x83a>
 800a9ce:	9902      	ldr	r1, [sp, #8]
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	4648      	mov	r0, r9
 800a9d4:	f000 fe74 	bl	800b6c0 <__lshift>
 800a9d8:	9002      	str	r0, [sp, #8]
 800a9da:	9b06      	ldr	r3, [sp, #24]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	dd05      	ble.n	800a9ec <_dtoa_r+0x84c>
 800a9e0:	4621      	mov	r1, r4
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	4648      	mov	r0, r9
 800a9e6:	f000 fe6b 	bl	800b6c0 <__lshift>
 800a9ea:	4604      	mov	r4, r0
 800a9ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d061      	beq.n	800aab6 <_dtoa_r+0x916>
 800a9f2:	9802      	ldr	r0, [sp, #8]
 800a9f4:	4621      	mov	r1, r4
 800a9f6:	f000 fecf 	bl	800b798 <__mcmp>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	da5b      	bge.n	800aab6 <_dtoa_r+0x916>
 800a9fe:	2300      	movs	r3, #0
 800aa00:	9902      	ldr	r1, [sp, #8]
 800aa02:	220a      	movs	r2, #10
 800aa04:	4648      	mov	r0, r9
 800aa06:	f000 fcb7 	bl	800b378 <__multadd>
 800aa0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa0c:	9002      	str	r0, [sp, #8]
 800aa0e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	f000 8177 	beq.w	800ad06 <_dtoa_r+0xb66>
 800aa18:	4629      	mov	r1, r5
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	220a      	movs	r2, #10
 800aa1e:	4648      	mov	r0, r9
 800aa20:	f000 fcaa 	bl	800b378 <__multadd>
 800aa24:	f1bb 0f00 	cmp.w	fp, #0
 800aa28:	4605      	mov	r5, r0
 800aa2a:	dc6f      	bgt.n	800ab0c <_dtoa_r+0x96c>
 800aa2c:	9b07      	ldr	r3, [sp, #28]
 800aa2e:	2b02      	cmp	r3, #2
 800aa30:	dc49      	bgt.n	800aac6 <_dtoa_r+0x926>
 800aa32:	e06b      	b.n	800ab0c <_dtoa_r+0x96c>
 800aa34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aa36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aa3a:	e73c      	b.n	800a8b6 <_dtoa_r+0x716>
 800aa3c:	3fe00000 	.word	0x3fe00000
 800aa40:	40240000 	.word	0x40240000
 800aa44:	9b03      	ldr	r3, [sp, #12]
 800aa46:	1e5c      	subs	r4, r3, #1
 800aa48:	9b08      	ldr	r3, [sp, #32]
 800aa4a:	42a3      	cmp	r3, r4
 800aa4c:	db09      	blt.n	800aa62 <_dtoa_r+0x8c2>
 800aa4e:	1b1c      	subs	r4, r3, r4
 800aa50:	9b03      	ldr	r3, [sp, #12]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f6bf af30 	bge.w	800a8b8 <_dtoa_r+0x718>
 800aa58:	9b00      	ldr	r3, [sp, #0]
 800aa5a:	9a03      	ldr	r2, [sp, #12]
 800aa5c:	1a9e      	subs	r6, r3, r2
 800aa5e:	2300      	movs	r3, #0
 800aa60:	e72b      	b.n	800a8ba <_dtoa_r+0x71a>
 800aa62:	9b08      	ldr	r3, [sp, #32]
 800aa64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa66:	9408      	str	r4, [sp, #32]
 800aa68:	1ae3      	subs	r3, r4, r3
 800aa6a:	441a      	add	r2, r3
 800aa6c:	9e00      	ldr	r6, [sp, #0]
 800aa6e:	9b03      	ldr	r3, [sp, #12]
 800aa70:	920d      	str	r2, [sp, #52]	@ 0x34
 800aa72:	2400      	movs	r4, #0
 800aa74:	e721      	b.n	800a8ba <_dtoa_r+0x71a>
 800aa76:	9c08      	ldr	r4, [sp, #32]
 800aa78:	9e00      	ldr	r6, [sp, #0]
 800aa7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800aa7c:	e728      	b.n	800a8d0 <_dtoa_r+0x730>
 800aa7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800aa82:	e751      	b.n	800a928 <_dtoa_r+0x788>
 800aa84:	9a08      	ldr	r2, [sp, #32]
 800aa86:	9902      	ldr	r1, [sp, #8]
 800aa88:	e750      	b.n	800a92c <_dtoa_r+0x78c>
 800aa8a:	f8cd 8008 	str.w	r8, [sp, #8]
 800aa8e:	e751      	b.n	800a934 <_dtoa_r+0x794>
 800aa90:	2300      	movs	r3, #0
 800aa92:	e779      	b.n	800a988 <_dtoa_r+0x7e8>
 800aa94:	9b04      	ldr	r3, [sp, #16]
 800aa96:	e777      	b.n	800a988 <_dtoa_r+0x7e8>
 800aa98:	2300      	movs	r3, #0
 800aa9a:	9308      	str	r3, [sp, #32]
 800aa9c:	e779      	b.n	800a992 <_dtoa_r+0x7f2>
 800aa9e:	d093      	beq.n	800a9c8 <_dtoa_r+0x828>
 800aaa0:	9a00      	ldr	r2, [sp, #0]
 800aaa2:	331c      	adds	r3, #28
 800aaa4:	441a      	add	r2, r3
 800aaa6:	9200      	str	r2, [sp, #0]
 800aaa8:	9a06      	ldr	r2, [sp, #24]
 800aaaa:	441a      	add	r2, r3
 800aaac:	441e      	add	r6, r3
 800aaae:	9206      	str	r2, [sp, #24]
 800aab0:	e78a      	b.n	800a9c8 <_dtoa_r+0x828>
 800aab2:	4603      	mov	r3, r0
 800aab4:	e7f4      	b.n	800aaa0 <_dtoa_r+0x900>
 800aab6:	9b03      	ldr	r3, [sp, #12]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	46b8      	mov	r8, r7
 800aabc:	dc20      	bgt.n	800ab00 <_dtoa_r+0x960>
 800aabe:	469b      	mov	fp, r3
 800aac0:	9b07      	ldr	r3, [sp, #28]
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	dd1e      	ble.n	800ab04 <_dtoa_r+0x964>
 800aac6:	f1bb 0f00 	cmp.w	fp, #0
 800aaca:	f47f adb1 	bne.w	800a630 <_dtoa_r+0x490>
 800aace:	4621      	mov	r1, r4
 800aad0:	465b      	mov	r3, fp
 800aad2:	2205      	movs	r2, #5
 800aad4:	4648      	mov	r0, r9
 800aad6:	f000 fc4f 	bl	800b378 <__multadd>
 800aada:	4601      	mov	r1, r0
 800aadc:	4604      	mov	r4, r0
 800aade:	9802      	ldr	r0, [sp, #8]
 800aae0:	f000 fe5a 	bl	800b798 <__mcmp>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	f77f ada3 	ble.w	800a630 <_dtoa_r+0x490>
 800aaea:	4656      	mov	r6, sl
 800aaec:	2331      	movs	r3, #49	@ 0x31
 800aaee:	f806 3b01 	strb.w	r3, [r6], #1
 800aaf2:	f108 0801 	add.w	r8, r8, #1
 800aaf6:	e59f      	b.n	800a638 <_dtoa_r+0x498>
 800aaf8:	9c03      	ldr	r4, [sp, #12]
 800aafa:	46b8      	mov	r8, r7
 800aafc:	4625      	mov	r5, r4
 800aafe:	e7f4      	b.n	800aaea <_dtoa_r+0x94a>
 800ab00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ab04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 8101 	beq.w	800ad0e <_dtoa_r+0xb6e>
 800ab0c:	2e00      	cmp	r6, #0
 800ab0e:	dd05      	ble.n	800ab1c <_dtoa_r+0x97c>
 800ab10:	4629      	mov	r1, r5
 800ab12:	4632      	mov	r2, r6
 800ab14:	4648      	mov	r0, r9
 800ab16:	f000 fdd3 	bl	800b6c0 <__lshift>
 800ab1a:	4605      	mov	r5, r0
 800ab1c:	9b08      	ldr	r3, [sp, #32]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d05c      	beq.n	800abdc <_dtoa_r+0xa3c>
 800ab22:	6869      	ldr	r1, [r5, #4]
 800ab24:	4648      	mov	r0, r9
 800ab26:	f000 fbc5 	bl	800b2b4 <_Balloc>
 800ab2a:	4606      	mov	r6, r0
 800ab2c:	b928      	cbnz	r0, 800ab3a <_dtoa_r+0x99a>
 800ab2e:	4b82      	ldr	r3, [pc, #520]	@ (800ad38 <_dtoa_r+0xb98>)
 800ab30:	4602      	mov	r2, r0
 800ab32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ab36:	f7ff bb4a 	b.w	800a1ce <_dtoa_r+0x2e>
 800ab3a:	692a      	ldr	r2, [r5, #16]
 800ab3c:	3202      	adds	r2, #2
 800ab3e:	0092      	lsls	r2, r2, #2
 800ab40:	f105 010c 	add.w	r1, r5, #12
 800ab44:	300c      	adds	r0, #12
 800ab46:	f7ff fa93 	bl	800a070 <memcpy>
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	4631      	mov	r1, r6
 800ab4e:	4648      	mov	r0, r9
 800ab50:	f000 fdb6 	bl	800b6c0 <__lshift>
 800ab54:	f10a 0301 	add.w	r3, sl, #1
 800ab58:	9300      	str	r3, [sp, #0]
 800ab5a:	eb0a 030b 	add.w	r3, sl, fp
 800ab5e:	9308      	str	r3, [sp, #32]
 800ab60:	9b04      	ldr	r3, [sp, #16]
 800ab62:	f003 0301 	and.w	r3, r3, #1
 800ab66:	462f      	mov	r7, r5
 800ab68:	9306      	str	r3, [sp, #24]
 800ab6a:	4605      	mov	r5, r0
 800ab6c:	9b00      	ldr	r3, [sp, #0]
 800ab6e:	9802      	ldr	r0, [sp, #8]
 800ab70:	4621      	mov	r1, r4
 800ab72:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ab76:	f7ff fa89 	bl	800a08c <quorem>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	3330      	adds	r3, #48	@ 0x30
 800ab7e:	9003      	str	r0, [sp, #12]
 800ab80:	4639      	mov	r1, r7
 800ab82:	9802      	ldr	r0, [sp, #8]
 800ab84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab86:	f000 fe07 	bl	800b798 <__mcmp>
 800ab8a:	462a      	mov	r2, r5
 800ab8c:	9004      	str	r0, [sp, #16]
 800ab8e:	4621      	mov	r1, r4
 800ab90:	4648      	mov	r0, r9
 800ab92:	f000 fe1d 	bl	800b7d0 <__mdiff>
 800ab96:	68c2      	ldr	r2, [r0, #12]
 800ab98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab9a:	4606      	mov	r6, r0
 800ab9c:	bb02      	cbnz	r2, 800abe0 <_dtoa_r+0xa40>
 800ab9e:	4601      	mov	r1, r0
 800aba0:	9802      	ldr	r0, [sp, #8]
 800aba2:	f000 fdf9 	bl	800b798 <__mcmp>
 800aba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aba8:	4602      	mov	r2, r0
 800abaa:	4631      	mov	r1, r6
 800abac:	4648      	mov	r0, r9
 800abae:	920c      	str	r2, [sp, #48]	@ 0x30
 800abb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800abb2:	f000 fbbf 	bl	800b334 <_Bfree>
 800abb6:	9b07      	ldr	r3, [sp, #28]
 800abb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800abba:	9e00      	ldr	r6, [sp, #0]
 800abbc:	ea42 0103 	orr.w	r1, r2, r3
 800abc0:	9b06      	ldr	r3, [sp, #24]
 800abc2:	4319      	orrs	r1, r3
 800abc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abc6:	d10d      	bne.n	800abe4 <_dtoa_r+0xa44>
 800abc8:	2b39      	cmp	r3, #57	@ 0x39
 800abca:	d027      	beq.n	800ac1c <_dtoa_r+0xa7c>
 800abcc:	9a04      	ldr	r2, [sp, #16]
 800abce:	2a00      	cmp	r2, #0
 800abd0:	dd01      	ble.n	800abd6 <_dtoa_r+0xa36>
 800abd2:	9b03      	ldr	r3, [sp, #12]
 800abd4:	3331      	adds	r3, #49	@ 0x31
 800abd6:	f88b 3000 	strb.w	r3, [fp]
 800abda:	e52e      	b.n	800a63a <_dtoa_r+0x49a>
 800abdc:	4628      	mov	r0, r5
 800abde:	e7b9      	b.n	800ab54 <_dtoa_r+0x9b4>
 800abe0:	2201      	movs	r2, #1
 800abe2:	e7e2      	b.n	800abaa <_dtoa_r+0xa0a>
 800abe4:	9904      	ldr	r1, [sp, #16]
 800abe6:	2900      	cmp	r1, #0
 800abe8:	db04      	blt.n	800abf4 <_dtoa_r+0xa54>
 800abea:	9807      	ldr	r0, [sp, #28]
 800abec:	4301      	orrs	r1, r0
 800abee:	9806      	ldr	r0, [sp, #24]
 800abf0:	4301      	orrs	r1, r0
 800abf2:	d120      	bne.n	800ac36 <_dtoa_r+0xa96>
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	ddee      	ble.n	800abd6 <_dtoa_r+0xa36>
 800abf8:	9902      	ldr	r1, [sp, #8]
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	2201      	movs	r2, #1
 800abfe:	4648      	mov	r0, r9
 800ac00:	f000 fd5e 	bl	800b6c0 <__lshift>
 800ac04:	4621      	mov	r1, r4
 800ac06:	9002      	str	r0, [sp, #8]
 800ac08:	f000 fdc6 	bl	800b798 <__mcmp>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	9b00      	ldr	r3, [sp, #0]
 800ac10:	dc02      	bgt.n	800ac18 <_dtoa_r+0xa78>
 800ac12:	d1e0      	bne.n	800abd6 <_dtoa_r+0xa36>
 800ac14:	07da      	lsls	r2, r3, #31
 800ac16:	d5de      	bpl.n	800abd6 <_dtoa_r+0xa36>
 800ac18:	2b39      	cmp	r3, #57	@ 0x39
 800ac1a:	d1da      	bne.n	800abd2 <_dtoa_r+0xa32>
 800ac1c:	2339      	movs	r3, #57	@ 0x39
 800ac1e:	f88b 3000 	strb.w	r3, [fp]
 800ac22:	4633      	mov	r3, r6
 800ac24:	461e      	mov	r6, r3
 800ac26:	3b01      	subs	r3, #1
 800ac28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ac2c:	2a39      	cmp	r2, #57	@ 0x39
 800ac2e:	d04e      	beq.n	800acce <_dtoa_r+0xb2e>
 800ac30:	3201      	adds	r2, #1
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	e501      	b.n	800a63a <_dtoa_r+0x49a>
 800ac36:	2a00      	cmp	r2, #0
 800ac38:	dd03      	ble.n	800ac42 <_dtoa_r+0xaa2>
 800ac3a:	2b39      	cmp	r3, #57	@ 0x39
 800ac3c:	d0ee      	beq.n	800ac1c <_dtoa_r+0xa7c>
 800ac3e:	3301      	adds	r3, #1
 800ac40:	e7c9      	b.n	800abd6 <_dtoa_r+0xa36>
 800ac42:	9a00      	ldr	r2, [sp, #0]
 800ac44:	9908      	ldr	r1, [sp, #32]
 800ac46:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac4a:	428a      	cmp	r2, r1
 800ac4c:	d028      	beq.n	800aca0 <_dtoa_r+0xb00>
 800ac4e:	9902      	ldr	r1, [sp, #8]
 800ac50:	2300      	movs	r3, #0
 800ac52:	220a      	movs	r2, #10
 800ac54:	4648      	mov	r0, r9
 800ac56:	f000 fb8f 	bl	800b378 <__multadd>
 800ac5a:	42af      	cmp	r7, r5
 800ac5c:	9002      	str	r0, [sp, #8]
 800ac5e:	f04f 0300 	mov.w	r3, #0
 800ac62:	f04f 020a 	mov.w	r2, #10
 800ac66:	4639      	mov	r1, r7
 800ac68:	4648      	mov	r0, r9
 800ac6a:	d107      	bne.n	800ac7c <_dtoa_r+0xadc>
 800ac6c:	f000 fb84 	bl	800b378 <__multadd>
 800ac70:	4607      	mov	r7, r0
 800ac72:	4605      	mov	r5, r0
 800ac74:	9b00      	ldr	r3, [sp, #0]
 800ac76:	3301      	adds	r3, #1
 800ac78:	9300      	str	r3, [sp, #0]
 800ac7a:	e777      	b.n	800ab6c <_dtoa_r+0x9cc>
 800ac7c:	f000 fb7c 	bl	800b378 <__multadd>
 800ac80:	4629      	mov	r1, r5
 800ac82:	4607      	mov	r7, r0
 800ac84:	2300      	movs	r3, #0
 800ac86:	220a      	movs	r2, #10
 800ac88:	4648      	mov	r0, r9
 800ac8a:	f000 fb75 	bl	800b378 <__multadd>
 800ac8e:	4605      	mov	r5, r0
 800ac90:	e7f0      	b.n	800ac74 <_dtoa_r+0xad4>
 800ac92:	f1bb 0f00 	cmp.w	fp, #0
 800ac96:	bfcc      	ite	gt
 800ac98:	465e      	movgt	r6, fp
 800ac9a:	2601      	movle	r6, #1
 800ac9c:	4456      	add	r6, sl
 800ac9e:	2700      	movs	r7, #0
 800aca0:	9902      	ldr	r1, [sp, #8]
 800aca2:	9300      	str	r3, [sp, #0]
 800aca4:	2201      	movs	r2, #1
 800aca6:	4648      	mov	r0, r9
 800aca8:	f000 fd0a 	bl	800b6c0 <__lshift>
 800acac:	4621      	mov	r1, r4
 800acae:	9002      	str	r0, [sp, #8]
 800acb0:	f000 fd72 	bl	800b798 <__mcmp>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	dcb4      	bgt.n	800ac22 <_dtoa_r+0xa82>
 800acb8:	d102      	bne.n	800acc0 <_dtoa_r+0xb20>
 800acba:	9b00      	ldr	r3, [sp, #0]
 800acbc:	07db      	lsls	r3, r3, #31
 800acbe:	d4b0      	bmi.n	800ac22 <_dtoa_r+0xa82>
 800acc0:	4633      	mov	r3, r6
 800acc2:	461e      	mov	r6, r3
 800acc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acc8:	2a30      	cmp	r2, #48	@ 0x30
 800acca:	d0fa      	beq.n	800acc2 <_dtoa_r+0xb22>
 800accc:	e4b5      	b.n	800a63a <_dtoa_r+0x49a>
 800acce:	459a      	cmp	sl, r3
 800acd0:	d1a8      	bne.n	800ac24 <_dtoa_r+0xa84>
 800acd2:	2331      	movs	r3, #49	@ 0x31
 800acd4:	f108 0801 	add.w	r8, r8, #1
 800acd8:	f88a 3000 	strb.w	r3, [sl]
 800acdc:	e4ad      	b.n	800a63a <_dtoa_r+0x49a>
 800acde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ace0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ad3c <_dtoa_r+0xb9c>
 800ace4:	b11b      	cbz	r3, 800acee <_dtoa_r+0xb4e>
 800ace6:	f10a 0308 	add.w	r3, sl, #8
 800acea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800acec:	6013      	str	r3, [r2, #0]
 800acee:	4650      	mov	r0, sl
 800acf0:	b017      	add	sp, #92	@ 0x5c
 800acf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf6:	9b07      	ldr	r3, [sp, #28]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	f77f ae2e 	ble.w	800a95a <_dtoa_r+0x7ba>
 800acfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad00:	9308      	str	r3, [sp, #32]
 800ad02:	2001      	movs	r0, #1
 800ad04:	e64d      	b.n	800a9a2 <_dtoa_r+0x802>
 800ad06:	f1bb 0f00 	cmp.w	fp, #0
 800ad0a:	f77f aed9 	ble.w	800aac0 <_dtoa_r+0x920>
 800ad0e:	4656      	mov	r6, sl
 800ad10:	9802      	ldr	r0, [sp, #8]
 800ad12:	4621      	mov	r1, r4
 800ad14:	f7ff f9ba 	bl	800a08c <quorem>
 800ad18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ad1c:	f806 3b01 	strb.w	r3, [r6], #1
 800ad20:	eba6 020a 	sub.w	r2, r6, sl
 800ad24:	4593      	cmp	fp, r2
 800ad26:	ddb4      	ble.n	800ac92 <_dtoa_r+0xaf2>
 800ad28:	9902      	ldr	r1, [sp, #8]
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	220a      	movs	r2, #10
 800ad2e:	4648      	mov	r0, r9
 800ad30:	f000 fb22 	bl	800b378 <__multadd>
 800ad34:	9002      	str	r0, [sp, #8]
 800ad36:	e7eb      	b.n	800ad10 <_dtoa_r+0xb70>
 800ad38:	0800c354 	.word	0x0800c354
 800ad3c:	0800c2d8 	.word	0x0800c2d8

0800ad40 <__ssputs_r>:
 800ad40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad44:	688e      	ldr	r6, [r1, #8]
 800ad46:	461f      	mov	r7, r3
 800ad48:	42be      	cmp	r6, r7
 800ad4a:	680b      	ldr	r3, [r1, #0]
 800ad4c:	4682      	mov	sl, r0
 800ad4e:	460c      	mov	r4, r1
 800ad50:	4690      	mov	r8, r2
 800ad52:	d82d      	bhi.n	800adb0 <__ssputs_r+0x70>
 800ad54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ad5c:	d026      	beq.n	800adac <__ssputs_r+0x6c>
 800ad5e:	6965      	ldr	r5, [r4, #20]
 800ad60:	6909      	ldr	r1, [r1, #16]
 800ad62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad66:	eba3 0901 	sub.w	r9, r3, r1
 800ad6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad6e:	1c7b      	adds	r3, r7, #1
 800ad70:	444b      	add	r3, r9
 800ad72:	106d      	asrs	r5, r5, #1
 800ad74:	429d      	cmp	r5, r3
 800ad76:	bf38      	it	cc
 800ad78:	461d      	movcc	r5, r3
 800ad7a:	0553      	lsls	r3, r2, #21
 800ad7c:	d527      	bpl.n	800adce <__ssputs_r+0x8e>
 800ad7e:	4629      	mov	r1, r5
 800ad80:	f000 f960 	bl	800b044 <_malloc_r>
 800ad84:	4606      	mov	r6, r0
 800ad86:	b360      	cbz	r0, 800ade2 <__ssputs_r+0xa2>
 800ad88:	6921      	ldr	r1, [r4, #16]
 800ad8a:	464a      	mov	r2, r9
 800ad8c:	f7ff f970 	bl	800a070 <memcpy>
 800ad90:	89a3      	ldrh	r3, [r4, #12]
 800ad92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ad96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad9a:	81a3      	strh	r3, [r4, #12]
 800ad9c:	6126      	str	r6, [r4, #16]
 800ad9e:	6165      	str	r5, [r4, #20]
 800ada0:	444e      	add	r6, r9
 800ada2:	eba5 0509 	sub.w	r5, r5, r9
 800ada6:	6026      	str	r6, [r4, #0]
 800ada8:	60a5      	str	r5, [r4, #8]
 800adaa:	463e      	mov	r6, r7
 800adac:	42be      	cmp	r6, r7
 800adae:	d900      	bls.n	800adb2 <__ssputs_r+0x72>
 800adb0:	463e      	mov	r6, r7
 800adb2:	6820      	ldr	r0, [r4, #0]
 800adb4:	4632      	mov	r2, r6
 800adb6:	4641      	mov	r1, r8
 800adb8:	f000 fe67 	bl	800ba8a <memmove>
 800adbc:	68a3      	ldr	r3, [r4, #8]
 800adbe:	1b9b      	subs	r3, r3, r6
 800adc0:	60a3      	str	r3, [r4, #8]
 800adc2:	6823      	ldr	r3, [r4, #0]
 800adc4:	4433      	add	r3, r6
 800adc6:	6023      	str	r3, [r4, #0]
 800adc8:	2000      	movs	r0, #0
 800adca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adce:	462a      	mov	r2, r5
 800add0:	f000 fe2d 	bl	800ba2e <_realloc_r>
 800add4:	4606      	mov	r6, r0
 800add6:	2800      	cmp	r0, #0
 800add8:	d1e0      	bne.n	800ad9c <__ssputs_r+0x5c>
 800adda:	6921      	ldr	r1, [r4, #16]
 800addc:	4650      	mov	r0, sl
 800adde:	f000 fef7 	bl	800bbd0 <_free_r>
 800ade2:	230c      	movs	r3, #12
 800ade4:	f8ca 3000 	str.w	r3, [sl]
 800ade8:	89a3      	ldrh	r3, [r4, #12]
 800adea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adee:	81a3      	strh	r3, [r4, #12]
 800adf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adf4:	e7e9      	b.n	800adca <__ssputs_r+0x8a>
	...

0800adf8 <_svfiprintf_r>:
 800adf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfc:	4698      	mov	r8, r3
 800adfe:	898b      	ldrh	r3, [r1, #12]
 800ae00:	061b      	lsls	r3, r3, #24
 800ae02:	b09d      	sub	sp, #116	@ 0x74
 800ae04:	4607      	mov	r7, r0
 800ae06:	460d      	mov	r5, r1
 800ae08:	4614      	mov	r4, r2
 800ae0a:	d510      	bpl.n	800ae2e <_svfiprintf_r+0x36>
 800ae0c:	690b      	ldr	r3, [r1, #16]
 800ae0e:	b973      	cbnz	r3, 800ae2e <_svfiprintf_r+0x36>
 800ae10:	2140      	movs	r1, #64	@ 0x40
 800ae12:	f000 f917 	bl	800b044 <_malloc_r>
 800ae16:	6028      	str	r0, [r5, #0]
 800ae18:	6128      	str	r0, [r5, #16]
 800ae1a:	b930      	cbnz	r0, 800ae2a <_svfiprintf_r+0x32>
 800ae1c:	230c      	movs	r3, #12
 800ae1e:	603b      	str	r3, [r7, #0]
 800ae20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ae24:	b01d      	add	sp, #116	@ 0x74
 800ae26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae2a:	2340      	movs	r3, #64	@ 0x40
 800ae2c:	616b      	str	r3, [r5, #20]
 800ae2e:	2300      	movs	r3, #0
 800ae30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae32:	2320      	movs	r3, #32
 800ae34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae38:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae3c:	2330      	movs	r3, #48	@ 0x30
 800ae3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800afdc <_svfiprintf_r+0x1e4>
 800ae42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae46:	f04f 0901 	mov.w	r9, #1
 800ae4a:	4623      	mov	r3, r4
 800ae4c:	469a      	mov	sl, r3
 800ae4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae52:	b10a      	cbz	r2, 800ae58 <_svfiprintf_r+0x60>
 800ae54:	2a25      	cmp	r2, #37	@ 0x25
 800ae56:	d1f9      	bne.n	800ae4c <_svfiprintf_r+0x54>
 800ae58:	ebba 0b04 	subs.w	fp, sl, r4
 800ae5c:	d00b      	beq.n	800ae76 <_svfiprintf_r+0x7e>
 800ae5e:	465b      	mov	r3, fp
 800ae60:	4622      	mov	r2, r4
 800ae62:	4629      	mov	r1, r5
 800ae64:	4638      	mov	r0, r7
 800ae66:	f7ff ff6b 	bl	800ad40 <__ssputs_r>
 800ae6a:	3001      	adds	r0, #1
 800ae6c:	f000 80a7 	beq.w	800afbe <_svfiprintf_r+0x1c6>
 800ae70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae72:	445a      	add	r2, fp
 800ae74:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae76:	f89a 3000 	ldrb.w	r3, [sl]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 809f 	beq.w	800afbe <_svfiprintf_r+0x1c6>
 800ae80:	2300      	movs	r3, #0
 800ae82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae8a:	f10a 0a01 	add.w	sl, sl, #1
 800ae8e:	9304      	str	r3, [sp, #16]
 800ae90:	9307      	str	r3, [sp, #28]
 800ae92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae96:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae98:	4654      	mov	r4, sl
 800ae9a:	2205      	movs	r2, #5
 800ae9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aea0:	484e      	ldr	r0, [pc, #312]	@ (800afdc <_svfiprintf_r+0x1e4>)
 800aea2:	f7f5 f9c5 	bl	8000230 <memchr>
 800aea6:	9a04      	ldr	r2, [sp, #16]
 800aea8:	b9d8      	cbnz	r0, 800aee2 <_svfiprintf_r+0xea>
 800aeaa:	06d0      	lsls	r0, r2, #27
 800aeac:	bf44      	itt	mi
 800aeae:	2320      	movmi	r3, #32
 800aeb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeb4:	0711      	lsls	r1, r2, #28
 800aeb6:	bf44      	itt	mi
 800aeb8:	232b      	movmi	r3, #43	@ 0x2b
 800aeba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aebe:	f89a 3000 	ldrb.w	r3, [sl]
 800aec2:	2b2a      	cmp	r3, #42	@ 0x2a
 800aec4:	d015      	beq.n	800aef2 <_svfiprintf_r+0xfa>
 800aec6:	9a07      	ldr	r2, [sp, #28]
 800aec8:	4654      	mov	r4, sl
 800aeca:	2000      	movs	r0, #0
 800aecc:	f04f 0c0a 	mov.w	ip, #10
 800aed0:	4621      	mov	r1, r4
 800aed2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aed6:	3b30      	subs	r3, #48	@ 0x30
 800aed8:	2b09      	cmp	r3, #9
 800aeda:	d94b      	bls.n	800af74 <_svfiprintf_r+0x17c>
 800aedc:	b1b0      	cbz	r0, 800af0c <_svfiprintf_r+0x114>
 800aede:	9207      	str	r2, [sp, #28]
 800aee0:	e014      	b.n	800af0c <_svfiprintf_r+0x114>
 800aee2:	eba0 0308 	sub.w	r3, r0, r8
 800aee6:	fa09 f303 	lsl.w	r3, r9, r3
 800aeea:	4313      	orrs	r3, r2
 800aeec:	9304      	str	r3, [sp, #16]
 800aeee:	46a2      	mov	sl, r4
 800aef0:	e7d2      	b.n	800ae98 <_svfiprintf_r+0xa0>
 800aef2:	9b03      	ldr	r3, [sp, #12]
 800aef4:	1d19      	adds	r1, r3, #4
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	9103      	str	r1, [sp, #12]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	bfbb      	ittet	lt
 800aefe:	425b      	neglt	r3, r3
 800af00:	f042 0202 	orrlt.w	r2, r2, #2
 800af04:	9307      	strge	r3, [sp, #28]
 800af06:	9307      	strlt	r3, [sp, #28]
 800af08:	bfb8      	it	lt
 800af0a:	9204      	strlt	r2, [sp, #16]
 800af0c:	7823      	ldrb	r3, [r4, #0]
 800af0e:	2b2e      	cmp	r3, #46	@ 0x2e
 800af10:	d10a      	bne.n	800af28 <_svfiprintf_r+0x130>
 800af12:	7863      	ldrb	r3, [r4, #1]
 800af14:	2b2a      	cmp	r3, #42	@ 0x2a
 800af16:	d132      	bne.n	800af7e <_svfiprintf_r+0x186>
 800af18:	9b03      	ldr	r3, [sp, #12]
 800af1a:	1d1a      	adds	r2, r3, #4
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	9203      	str	r2, [sp, #12]
 800af20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af24:	3402      	adds	r4, #2
 800af26:	9305      	str	r3, [sp, #20]
 800af28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800afec <_svfiprintf_r+0x1f4>
 800af2c:	7821      	ldrb	r1, [r4, #0]
 800af2e:	2203      	movs	r2, #3
 800af30:	4650      	mov	r0, sl
 800af32:	f7f5 f97d 	bl	8000230 <memchr>
 800af36:	b138      	cbz	r0, 800af48 <_svfiprintf_r+0x150>
 800af38:	9b04      	ldr	r3, [sp, #16]
 800af3a:	eba0 000a 	sub.w	r0, r0, sl
 800af3e:	2240      	movs	r2, #64	@ 0x40
 800af40:	4082      	lsls	r2, r0
 800af42:	4313      	orrs	r3, r2
 800af44:	3401      	adds	r4, #1
 800af46:	9304      	str	r3, [sp, #16]
 800af48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af4c:	4824      	ldr	r0, [pc, #144]	@ (800afe0 <_svfiprintf_r+0x1e8>)
 800af4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af52:	2206      	movs	r2, #6
 800af54:	f7f5 f96c 	bl	8000230 <memchr>
 800af58:	2800      	cmp	r0, #0
 800af5a:	d036      	beq.n	800afca <_svfiprintf_r+0x1d2>
 800af5c:	4b21      	ldr	r3, [pc, #132]	@ (800afe4 <_svfiprintf_r+0x1ec>)
 800af5e:	bb1b      	cbnz	r3, 800afa8 <_svfiprintf_r+0x1b0>
 800af60:	9b03      	ldr	r3, [sp, #12]
 800af62:	3307      	adds	r3, #7
 800af64:	f023 0307 	bic.w	r3, r3, #7
 800af68:	3308      	adds	r3, #8
 800af6a:	9303      	str	r3, [sp, #12]
 800af6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af6e:	4433      	add	r3, r6
 800af70:	9309      	str	r3, [sp, #36]	@ 0x24
 800af72:	e76a      	b.n	800ae4a <_svfiprintf_r+0x52>
 800af74:	fb0c 3202 	mla	r2, ip, r2, r3
 800af78:	460c      	mov	r4, r1
 800af7a:	2001      	movs	r0, #1
 800af7c:	e7a8      	b.n	800aed0 <_svfiprintf_r+0xd8>
 800af7e:	2300      	movs	r3, #0
 800af80:	3401      	adds	r4, #1
 800af82:	9305      	str	r3, [sp, #20]
 800af84:	4619      	mov	r1, r3
 800af86:	f04f 0c0a 	mov.w	ip, #10
 800af8a:	4620      	mov	r0, r4
 800af8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af90:	3a30      	subs	r2, #48	@ 0x30
 800af92:	2a09      	cmp	r2, #9
 800af94:	d903      	bls.n	800af9e <_svfiprintf_r+0x1a6>
 800af96:	2b00      	cmp	r3, #0
 800af98:	d0c6      	beq.n	800af28 <_svfiprintf_r+0x130>
 800af9a:	9105      	str	r1, [sp, #20]
 800af9c:	e7c4      	b.n	800af28 <_svfiprintf_r+0x130>
 800af9e:	fb0c 2101 	mla	r1, ip, r1, r2
 800afa2:	4604      	mov	r4, r0
 800afa4:	2301      	movs	r3, #1
 800afa6:	e7f0      	b.n	800af8a <_svfiprintf_r+0x192>
 800afa8:	ab03      	add	r3, sp, #12
 800afaa:	9300      	str	r3, [sp, #0]
 800afac:	462a      	mov	r2, r5
 800afae:	4b0e      	ldr	r3, [pc, #56]	@ (800afe8 <_svfiprintf_r+0x1f0>)
 800afb0:	a904      	add	r1, sp, #16
 800afb2:	4638      	mov	r0, r7
 800afb4:	f7fe fb74 	bl	80096a0 <_printf_float>
 800afb8:	1c42      	adds	r2, r0, #1
 800afba:	4606      	mov	r6, r0
 800afbc:	d1d6      	bne.n	800af6c <_svfiprintf_r+0x174>
 800afbe:	89ab      	ldrh	r3, [r5, #12]
 800afc0:	065b      	lsls	r3, r3, #25
 800afc2:	f53f af2d 	bmi.w	800ae20 <_svfiprintf_r+0x28>
 800afc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afc8:	e72c      	b.n	800ae24 <_svfiprintf_r+0x2c>
 800afca:	ab03      	add	r3, sp, #12
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	462a      	mov	r2, r5
 800afd0:	4b05      	ldr	r3, [pc, #20]	@ (800afe8 <_svfiprintf_r+0x1f0>)
 800afd2:	a904      	add	r1, sp, #16
 800afd4:	4638      	mov	r0, r7
 800afd6:	f7fe fdfb 	bl	8009bd0 <_printf_i>
 800afda:	e7ed      	b.n	800afb8 <_svfiprintf_r+0x1c0>
 800afdc:	0800c365 	.word	0x0800c365
 800afe0:	0800c36f 	.word	0x0800c36f
 800afe4:	080096a1 	.word	0x080096a1
 800afe8:	0800ad41 	.word	0x0800ad41
 800afec:	0800c36b 	.word	0x0800c36b

0800aff0 <malloc>:
 800aff0:	4b02      	ldr	r3, [pc, #8]	@ (800affc <malloc+0xc>)
 800aff2:	4601      	mov	r1, r0
 800aff4:	6818      	ldr	r0, [r3, #0]
 800aff6:	f000 b825 	b.w	800b044 <_malloc_r>
 800affa:	bf00      	nop
 800affc:	200003d4 	.word	0x200003d4

0800b000 <sbrk_aligned>:
 800b000:	b570      	push	{r4, r5, r6, lr}
 800b002:	4e0f      	ldr	r6, [pc, #60]	@ (800b040 <sbrk_aligned+0x40>)
 800b004:	460c      	mov	r4, r1
 800b006:	6831      	ldr	r1, [r6, #0]
 800b008:	4605      	mov	r5, r0
 800b00a:	b911      	cbnz	r1, 800b012 <sbrk_aligned+0x12>
 800b00c:	f000 fd7c 	bl	800bb08 <_sbrk_r>
 800b010:	6030      	str	r0, [r6, #0]
 800b012:	4621      	mov	r1, r4
 800b014:	4628      	mov	r0, r5
 800b016:	f000 fd77 	bl	800bb08 <_sbrk_r>
 800b01a:	1c43      	adds	r3, r0, #1
 800b01c:	d103      	bne.n	800b026 <sbrk_aligned+0x26>
 800b01e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b022:	4620      	mov	r0, r4
 800b024:	bd70      	pop	{r4, r5, r6, pc}
 800b026:	1cc4      	adds	r4, r0, #3
 800b028:	f024 0403 	bic.w	r4, r4, #3
 800b02c:	42a0      	cmp	r0, r4
 800b02e:	d0f8      	beq.n	800b022 <sbrk_aligned+0x22>
 800b030:	1a21      	subs	r1, r4, r0
 800b032:	4628      	mov	r0, r5
 800b034:	f000 fd68 	bl	800bb08 <_sbrk_r>
 800b038:	3001      	adds	r0, #1
 800b03a:	d1f2      	bne.n	800b022 <sbrk_aligned+0x22>
 800b03c:	e7ef      	b.n	800b01e <sbrk_aligned+0x1e>
 800b03e:	bf00      	nop
 800b040:	20000c64 	.word	0x20000c64

0800b044 <_malloc_r>:
 800b044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b048:	1ccd      	adds	r5, r1, #3
 800b04a:	f025 0503 	bic.w	r5, r5, #3
 800b04e:	3508      	adds	r5, #8
 800b050:	2d0c      	cmp	r5, #12
 800b052:	bf38      	it	cc
 800b054:	250c      	movcc	r5, #12
 800b056:	2d00      	cmp	r5, #0
 800b058:	4606      	mov	r6, r0
 800b05a:	db01      	blt.n	800b060 <_malloc_r+0x1c>
 800b05c:	42a9      	cmp	r1, r5
 800b05e:	d904      	bls.n	800b06a <_malloc_r+0x26>
 800b060:	230c      	movs	r3, #12
 800b062:	6033      	str	r3, [r6, #0]
 800b064:	2000      	movs	r0, #0
 800b066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b06a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b140 <_malloc_r+0xfc>
 800b06e:	f000 f915 	bl	800b29c <__malloc_lock>
 800b072:	f8d8 3000 	ldr.w	r3, [r8]
 800b076:	461c      	mov	r4, r3
 800b078:	bb44      	cbnz	r4, 800b0cc <_malloc_r+0x88>
 800b07a:	4629      	mov	r1, r5
 800b07c:	4630      	mov	r0, r6
 800b07e:	f7ff ffbf 	bl	800b000 <sbrk_aligned>
 800b082:	1c43      	adds	r3, r0, #1
 800b084:	4604      	mov	r4, r0
 800b086:	d158      	bne.n	800b13a <_malloc_r+0xf6>
 800b088:	f8d8 4000 	ldr.w	r4, [r8]
 800b08c:	4627      	mov	r7, r4
 800b08e:	2f00      	cmp	r7, #0
 800b090:	d143      	bne.n	800b11a <_malloc_r+0xd6>
 800b092:	2c00      	cmp	r4, #0
 800b094:	d04b      	beq.n	800b12e <_malloc_r+0xea>
 800b096:	6823      	ldr	r3, [r4, #0]
 800b098:	4639      	mov	r1, r7
 800b09a:	4630      	mov	r0, r6
 800b09c:	eb04 0903 	add.w	r9, r4, r3
 800b0a0:	f000 fd32 	bl	800bb08 <_sbrk_r>
 800b0a4:	4581      	cmp	r9, r0
 800b0a6:	d142      	bne.n	800b12e <_malloc_r+0xea>
 800b0a8:	6821      	ldr	r1, [r4, #0]
 800b0aa:	1a6d      	subs	r5, r5, r1
 800b0ac:	4629      	mov	r1, r5
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	f7ff ffa6 	bl	800b000 <sbrk_aligned>
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	d03a      	beq.n	800b12e <_malloc_r+0xea>
 800b0b8:	6823      	ldr	r3, [r4, #0]
 800b0ba:	442b      	add	r3, r5
 800b0bc:	6023      	str	r3, [r4, #0]
 800b0be:	f8d8 3000 	ldr.w	r3, [r8]
 800b0c2:	685a      	ldr	r2, [r3, #4]
 800b0c4:	bb62      	cbnz	r2, 800b120 <_malloc_r+0xdc>
 800b0c6:	f8c8 7000 	str.w	r7, [r8]
 800b0ca:	e00f      	b.n	800b0ec <_malloc_r+0xa8>
 800b0cc:	6822      	ldr	r2, [r4, #0]
 800b0ce:	1b52      	subs	r2, r2, r5
 800b0d0:	d420      	bmi.n	800b114 <_malloc_r+0xd0>
 800b0d2:	2a0b      	cmp	r2, #11
 800b0d4:	d917      	bls.n	800b106 <_malloc_r+0xc2>
 800b0d6:	1961      	adds	r1, r4, r5
 800b0d8:	42a3      	cmp	r3, r4
 800b0da:	6025      	str	r5, [r4, #0]
 800b0dc:	bf18      	it	ne
 800b0de:	6059      	strne	r1, [r3, #4]
 800b0e0:	6863      	ldr	r3, [r4, #4]
 800b0e2:	bf08      	it	eq
 800b0e4:	f8c8 1000 	streq.w	r1, [r8]
 800b0e8:	5162      	str	r2, [r4, r5]
 800b0ea:	604b      	str	r3, [r1, #4]
 800b0ec:	4630      	mov	r0, r6
 800b0ee:	f000 f8db 	bl	800b2a8 <__malloc_unlock>
 800b0f2:	f104 000b 	add.w	r0, r4, #11
 800b0f6:	1d23      	adds	r3, r4, #4
 800b0f8:	f020 0007 	bic.w	r0, r0, #7
 800b0fc:	1ac2      	subs	r2, r0, r3
 800b0fe:	bf1c      	itt	ne
 800b100:	1a1b      	subne	r3, r3, r0
 800b102:	50a3      	strne	r3, [r4, r2]
 800b104:	e7af      	b.n	800b066 <_malloc_r+0x22>
 800b106:	6862      	ldr	r2, [r4, #4]
 800b108:	42a3      	cmp	r3, r4
 800b10a:	bf0c      	ite	eq
 800b10c:	f8c8 2000 	streq.w	r2, [r8]
 800b110:	605a      	strne	r2, [r3, #4]
 800b112:	e7eb      	b.n	800b0ec <_malloc_r+0xa8>
 800b114:	4623      	mov	r3, r4
 800b116:	6864      	ldr	r4, [r4, #4]
 800b118:	e7ae      	b.n	800b078 <_malloc_r+0x34>
 800b11a:	463c      	mov	r4, r7
 800b11c:	687f      	ldr	r7, [r7, #4]
 800b11e:	e7b6      	b.n	800b08e <_malloc_r+0x4a>
 800b120:	461a      	mov	r2, r3
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	42a3      	cmp	r3, r4
 800b126:	d1fb      	bne.n	800b120 <_malloc_r+0xdc>
 800b128:	2300      	movs	r3, #0
 800b12a:	6053      	str	r3, [r2, #4]
 800b12c:	e7de      	b.n	800b0ec <_malloc_r+0xa8>
 800b12e:	230c      	movs	r3, #12
 800b130:	6033      	str	r3, [r6, #0]
 800b132:	4630      	mov	r0, r6
 800b134:	f000 f8b8 	bl	800b2a8 <__malloc_unlock>
 800b138:	e794      	b.n	800b064 <_malloc_r+0x20>
 800b13a:	6005      	str	r5, [r0, #0]
 800b13c:	e7d6      	b.n	800b0ec <_malloc_r+0xa8>
 800b13e:	bf00      	nop
 800b140:	20000c68 	.word	0x20000c68

0800b144 <__sflush_r>:
 800b144:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b14c:	0716      	lsls	r6, r2, #28
 800b14e:	4605      	mov	r5, r0
 800b150:	460c      	mov	r4, r1
 800b152:	d454      	bmi.n	800b1fe <__sflush_r+0xba>
 800b154:	684b      	ldr	r3, [r1, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	dc02      	bgt.n	800b160 <__sflush_r+0x1c>
 800b15a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	dd48      	ble.n	800b1f2 <__sflush_r+0xae>
 800b160:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b162:	2e00      	cmp	r6, #0
 800b164:	d045      	beq.n	800b1f2 <__sflush_r+0xae>
 800b166:	2300      	movs	r3, #0
 800b168:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b16c:	682f      	ldr	r7, [r5, #0]
 800b16e:	6a21      	ldr	r1, [r4, #32]
 800b170:	602b      	str	r3, [r5, #0]
 800b172:	d030      	beq.n	800b1d6 <__sflush_r+0x92>
 800b174:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b176:	89a3      	ldrh	r3, [r4, #12]
 800b178:	0759      	lsls	r1, r3, #29
 800b17a:	d505      	bpl.n	800b188 <__sflush_r+0x44>
 800b17c:	6863      	ldr	r3, [r4, #4]
 800b17e:	1ad2      	subs	r2, r2, r3
 800b180:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b182:	b10b      	cbz	r3, 800b188 <__sflush_r+0x44>
 800b184:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b186:	1ad2      	subs	r2, r2, r3
 800b188:	2300      	movs	r3, #0
 800b18a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b18c:	6a21      	ldr	r1, [r4, #32]
 800b18e:	4628      	mov	r0, r5
 800b190:	47b0      	blx	r6
 800b192:	1c43      	adds	r3, r0, #1
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	d106      	bne.n	800b1a6 <__sflush_r+0x62>
 800b198:	6829      	ldr	r1, [r5, #0]
 800b19a:	291d      	cmp	r1, #29
 800b19c:	d82b      	bhi.n	800b1f6 <__sflush_r+0xb2>
 800b19e:	4a2a      	ldr	r2, [pc, #168]	@ (800b248 <__sflush_r+0x104>)
 800b1a0:	40ca      	lsrs	r2, r1
 800b1a2:	07d6      	lsls	r6, r2, #31
 800b1a4:	d527      	bpl.n	800b1f6 <__sflush_r+0xb2>
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	6062      	str	r2, [r4, #4]
 800b1aa:	04d9      	lsls	r1, r3, #19
 800b1ac:	6922      	ldr	r2, [r4, #16]
 800b1ae:	6022      	str	r2, [r4, #0]
 800b1b0:	d504      	bpl.n	800b1bc <__sflush_r+0x78>
 800b1b2:	1c42      	adds	r2, r0, #1
 800b1b4:	d101      	bne.n	800b1ba <__sflush_r+0x76>
 800b1b6:	682b      	ldr	r3, [r5, #0]
 800b1b8:	b903      	cbnz	r3, 800b1bc <__sflush_r+0x78>
 800b1ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1be:	602f      	str	r7, [r5, #0]
 800b1c0:	b1b9      	cbz	r1, 800b1f2 <__sflush_r+0xae>
 800b1c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1c6:	4299      	cmp	r1, r3
 800b1c8:	d002      	beq.n	800b1d0 <__sflush_r+0x8c>
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	f000 fd00 	bl	800bbd0 <_free_r>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1d4:	e00d      	b.n	800b1f2 <__sflush_r+0xae>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	4628      	mov	r0, r5
 800b1da:	47b0      	blx	r6
 800b1dc:	4602      	mov	r2, r0
 800b1de:	1c50      	adds	r0, r2, #1
 800b1e0:	d1c9      	bne.n	800b176 <__sflush_r+0x32>
 800b1e2:	682b      	ldr	r3, [r5, #0]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d0c6      	beq.n	800b176 <__sflush_r+0x32>
 800b1e8:	2b1d      	cmp	r3, #29
 800b1ea:	d001      	beq.n	800b1f0 <__sflush_r+0xac>
 800b1ec:	2b16      	cmp	r3, #22
 800b1ee:	d11e      	bne.n	800b22e <__sflush_r+0xea>
 800b1f0:	602f      	str	r7, [r5, #0]
 800b1f2:	2000      	movs	r0, #0
 800b1f4:	e022      	b.n	800b23c <__sflush_r+0xf8>
 800b1f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1fa:	b21b      	sxth	r3, r3
 800b1fc:	e01b      	b.n	800b236 <__sflush_r+0xf2>
 800b1fe:	690f      	ldr	r7, [r1, #16]
 800b200:	2f00      	cmp	r7, #0
 800b202:	d0f6      	beq.n	800b1f2 <__sflush_r+0xae>
 800b204:	0793      	lsls	r3, r2, #30
 800b206:	680e      	ldr	r6, [r1, #0]
 800b208:	bf08      	it	eq
 800b20a:	694b      	ldreq	r3, [r1, #20]
 800b20c:	600f      	str	r7, [r1, #0]
 800b20e:	bf18      	it	ne
 800b210:	2300      	movne	r3, #0
 800b212:	eba6 0807 	sub.w	r8, r6, r7
 800b216:	608b      	str	r3, [r1, #8]
 800b218:	f1b8 0f00 	cmp.w	r8, #0
 800b21c:	dde9      	ble.n	800b1f2 <__sflush_r+0xae>
 800b21e:	6a21      	ldr	r1, [r4, #32]
 800b220:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b222:	4643      	mov	r3, r8
 800b224:	463a      	mov	r2, r7
 800b226:	4628      	mov	r0, r5
 800b228:	47b0      	blx	r6
 800b22a:	2800      	cmp	r0, #0
 800b22c:	dc08      	bgt.n	800b240 <__sflush_r+0xfc>
 800b22e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b236:	81a3      	strh	r3, [r4, #12]
 800b238:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b240:	4407      	add	r7, r0
 800b242:	eba8 0800 	sub.w	r8, r8, r0
 800b246:	e7e7      	b.n	800b218 <__sflush_r+0xd4>
 800b248:	20400001 	.word	0x20400001

0800b24c <_fflush_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	690b      	ldr	r3, [r1, #16]
 800b250:	4605      	mov	r5, r0
 800b252:	460c      	mov	r4, r1
 800b254:	b913      	cbnz	r3, 800b25c <_fflush_r+0x10>
 800b256:	2500      	movs	r5, #0
 800b258:	4628      	mov	r0, r5
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	b118      	cbz	r0, 800b266 <_fflush_r+0x1a>
 800b25e:	6a03      	ldr	r3, [r0, #32]
 800b260:	b90b      	cbnz	r3, 800b266 <_fflush_r+0x1a>
 800b262:	f7fe fe95 	bl	8009f90 <__sinit>
 800b266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d0f3      	beq.n	800b256 <_fflush_r+0xa>
 800b26e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b270:	07d0      	lsls	r0, r2, #31
 800b272:	d404      	bmi.n	800b27e <_fflush_r+0x32>
 800b274:	0599      	lsls	r1, r3, #22
 800b276:	d402      	bmi.n	800b27e <_fflush_r+0x32>
 800b278:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b27a:	f7fe fef2 	bl	800a062 <__retarget_lock_acquire_recursive>
 800b27e:	4628      	mov	r0, r5
 800b280:	4621      	mov	r1, r4
 800b282:	f7ff ff5f 	bl	800b144 <__sflush_r>
 800b286:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b288:	07da      	lsls	r2, r3, #31
 800b28a:	4605      	mov	r5, r0
 800b28c:	d4e4      	bmi.n	800b258 <_fflush_r+0xc>
 800b28e:	89a3      	ldrh	r3, [r4, #12]
 800b290:	059b      	lsls	r3, r3, #22
 800b292:	d4e1      	bmi.n	800b258 <_fflush_r+0xc>
 800b294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b296:	f7fe fee5 	bl	800a064 <__retarget_lock_release_recursive>
 800b29a:	e7dd      	b.n	800b258 <_fflush_r+0xc>

0800b29c <__malloc_lock>:
 800b29c:	4801      	ldr	r0, [pc, #4]	@ (800b2a4 <__malloc_lock+0x8>)
 800b29e:	f7fe bee0 	b.w	800a062 <__retarget_lock_acquire_recursive>
 800b2a2:	bf00      	nop
 800b2a4:	20000c60 	.word	0x20000c60

0800b2a8 <__malloc_unlock>:
 800b2a8:	4801      	ldr	r0, [pc, #4]	@ (800b2b0 <__malloc_unlock+0x8>)
 800b2aa:	f7fe bedb 	b.w	800a064 <__retarget_lock_release_recursive>
 800b2ae:	bf00      	nop
 800b2b0:	20000c60 	.word	0x20000c60

0800b2b4 <_Balloc>:
 800b2b4:	b570      	push	{r4, r5, r6, lr}
 800b2b6:	69c6      	ldr	r6, [r0, #28]
 800b2b8:	4604      	mov	r4, r0
 800b2ba:	460d      	mov	r5, r1
 800b2bc:	b976      	cbnz	r6, 800b2dc <_Balloc+0x28>
 800b2be:	2010      	movs	r0, #16
 800b2c0:	f7ff fe96 	bl	800aff0 <malloc>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	61e0      	str	r0, [r4, #28]
 800b2c8:	b920      	cbnz	r0, 800b2d4 <_Balloc+0x20>
 800b2ca:	4b18      	ldr	r3, [pc, #96]	@ (800b32c <_Balloc+0x78>)
 800b2cc:	4818      	ldr	r0, [pc, #96]	@ (800b330 <_Balloc+0x7c>)
 800b2ce:	216b      	movs	r1, #107	@ 0x6b
 800b2d0:	f000 fc4c 	bl	800bb6c <__assert_func>
 800b2d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2d8:	6006      	str	r6, [r0, #0]
 800b2da:	60c6      	str	r6, [r0, #12]
 800b2dc:	69e6      	ldr	r6, [r4, #28]
 800b2de:	68f3      	ldr	r3, [r6, #12]
 800b2e0:	b183      	cbz	r3, 800b304 <_Balloc+0x50>
 800b2e2:	69e3      	ldr	r3, [r4, #28]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2ea:	b9b8      	cbnz	r0, 800b31c <_Balloc+0x68>
 800b2ec:	2101      	movs	r1, #1
 800b2ee:	fa01 f605 	lsl.w	r6, r1, r5
 800b2f2:	1d72      	adds	r2, r6, #5
 800b2f4:	0092      	lsls	r2, r2, #2
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	f000 fc56 	bl	800bba8 <_calloc_r>
 800b2fc:	b160      	cbz	r0, 800b318 <_Balloc+0x64>
 800b2fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b302:	e00e      	b.n	800b322 <_Balloc+0x6e>
 800b304:	2221      	movs	r2, #33	@ 0x21
 800b306:	2104      	movs	r1, #4
 800b308:	4620      	mov	r0, r4
 800b30a:	f000 fc4d 	bl	800bba8 <_calloc_r>
 800b30e:	69e3      	ldr	r3, [r4, #28]
 800b310:	60f0      	str	r0, [r6, #12]
 800b312:	68db      	ldr	r3, [r3, #12]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d1e4      	bne.n	800b2e2 <_Balloc+0x2e>
 800b318:	2000      	movs	r0, #0
 800b31a:	bd70      	pop	{r4, r5, r6, pc}
 800b31c:	6802      	ldr	r2, [r0, #0]
 800b31e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b322:	2300      	movs	r3, #0
 800b324:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b328:	e7f7      	b.n	800b31a <_Balloc+0x66>
 800b32a:	bf00      	nop
 800b32c:	0800c2e5 	.word	0x0800c2e5
 800b330:	0800c376 	.word	0x0800c376

0800b334 <_Bfree>:
 800b334:	b570      	push	{r4, r5, r6, lr}
 800b336:	69c6      	ldr	r6, [r0, #28]
 800b338:	4605      	mov	r5, r0
 800b33a:	460c      	mov	r4, r1
 800b33c:	b976      	cbnz	r6, 800b35c <_Bfree+0x28>
 800b33e:	2010      	movs	r0, #16
 800b340:	f7ff fe56 	bl	800aff0 <malloc>
 800b344:	4602      	mov	r2, r0
 800b346:	61e8      	str	r0, [r5, #28]
 800b348:	b920      	cbnz	r0, 800b354 <_Bfree+0x20>
 800b34a:	4b09      	ldr	r3, [pc, #36]	@ (800b370 <_Bfree+0x3c>)
 800b34c:	4809      	ldr	r0, [pc, #36]	@ (800b374 <_Bfree+0x40>)
 800b34e:	218f      	movs	r1, #143	@ 0x8f
 800b350:	f000 fc0c 	bl	800bb6c <__assert_func>
 800b354:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b358:	6006      	str	r6, [r0, #0]
 800b35a:	60c6      	str	r6, [r0, #12]
 800b35c:	b13c      	cbz	r4, 800b36e <_Bfree+0x3a>
 800b35e:	69eb      	ldr	r3, [r5, #28]
 800b360:	6862      	ldr	r2, [r4, #4]
 800b362:	68db      	ldr	r3, [r3, #12]
 800b364:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b368:	6021      	str	r1, [r4, #0]
 800b36a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b36e:	bd70      	pop	{r4, r5, r6, pc}
 800b370:	0800c2e5 	.word	0x0800c2e5
 800b374:	0800c376 	.word	0x0800c376

0800b378 <__multadd>:
 800b378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b37c:	690d      	ldr	r5, [r1, #16]
 800b37e:	4607      	mov	r7, r0
 800b380:	460c      	mov	r4, r1
 800b382:	461e      	mov	r6, r3
 800b384:	f101 0c14 	add.w	ip, r1, #20
 800b388:	2000      	movs	r0, #0
 800b38a:	f8dc 3000 	ldr.w	r3, [ip]
 800b38e:	b299      	uxth	r1, r3
 800b390:	fb02 6101 	mla	r1, r2, r1, r6
 800b394:	0c1e      	lsrs	r6, r3, #16
 800b396:	0c0b      	lsrs	r3, r1, #16
 800b398:	fb02 3306 	mla	r3, r2, r6, r3
 800b39c:	b289      	uxth	r1, r1
 800b39e:	3001      	adds	r0, #1
 800b3a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3a4:	4285      	cmp	r5, r0
 800b3a6:	f84c 1b04 	str.w	r1, [ip], #4
 800b3aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3ae:	dcec      	bgt.n	800b38a <__multadd+0x12>
 800b3b0:	b30e      	cbz	r6, 800b3f6 <__multadd+0x7e>
 800b3b2:	68a3      	ldr	r3, [r4, #8]
 800b3b4:	42ab      	cmp	r3, r5
 800b3b6:	dc19      	bgt.n	800b3ec <__multadd+0x74>
 800b3b8:	6861      	ldr	r1, [r4, #4]
 800b3ba:	4638      	mov	r0, r7
 800b3bc:	3101      	adds	r1, #1
 800b3be:	f7ff ff79 	bl	800b2b4 <_Balloc>
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	b928      	cbnz	r0, 800b3d2 <__multadd+0x5a>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b3fc <__multadd+0x84>)
 800b3ca:	480d      	ldr	r0, [pc, #52]	@ (800b400 <__multadd+0x88>)
 800b3cc:	21ba      	movs	r1, #186	@ 0xba
 800b3ce:	f000 fbcd 	bl	800bb6c <__assert_func>
 800b3d2:	6922      	ldr	r2, [r4, #16]
 800b3d4:	3202      	adds	r2, #2
 800b3d6:	f104 010c 	add.w	r1, r4, #12
 800b3da:	0092      	lsls	r2, r2, #2
 800b3dc:	300c      	adds	r0, #12
 800b3de:	f7fe fe47 	bl	800a070 <memcpy>
 800b3e2:	4621      	mov	r1, r4
 800b3e4:	4638      	mov	r0, r7
 800b3e6:	f7ff ffa5 	bl	800b334 <_Bfree>
 800b3ea:	4644      	mov	r4, r8
 800b3ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3f0:	3501      	adds	r5, #1
 800b3f2:	615e      	str	r6, [r3, #20]
 800b3f4:	6125      	str	r5, [r4, #16]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3fc:	0800c354 	.word	0x0800c354
 800b400:	0800c376 	.word	0x0800c376

0800b404 <__hi0bits>:
 800b404:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b408:	4603      	mov	r3, r0
 800b40a:	bf36      	itet	cc
 800b40c:	0403      	lslcc	r3, r0, #16
 800b40e:	2000      	movcs	r0, #0
 800b410:	2010      	movcc	r0, #16
 800b412:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b416:	bf3c      	itt	cc
 800b418:	021b      	lslcc	r3, r3, #8
 800b41a:	3008      	addcc	r0, #8
 800b41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b420:	bf3c      	itt	cc
 800b422:	011b      	lslcc	r3, r3, #4
 800b424:	3004      	addcc	r0, #4
 800b426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b42a:	bf3c      	itt	cc
 800b42c:	009b      	lslcc	r3, r3, #2
 800b42e:	3002      	addcc	r0, #2
 800b430:	2b00      	cmp	r3, #0
 800b432:	db05      	blt.n	800b440 <__hi0bits+0x3c>
 800b434:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b438:	f100 0001 	add.w	r0, r0, #1
 800b43c:	bf08      	it	eq
 800b43e:	2020      	moveq	r0, #32
 800b440:	4770      	bx	lr

0800b442 <__lo0bits>:
 800b442:	6803      	ldr	r3, [r0, #0]
 800b444:	4602      	mov	r2, r0
 800b446:	f013 0007 	ands.w	r0, r3, #7
 800b44a:	d00b      	beq.n	800b464 <__lo0bits+0x22>
 800b44c:	07d9      	lsls	r1, r3, #31
 800b44e:	d421      	bmi.n	800b494 <__lo0bits+0x52>
 800b450:	0798      	lsls	r0, r3, #30
 800b452:	bf49      	itett	mi
 800b454:	085b      	lsrmi	r3, r3, #1
 800b456:	089b      	lsrpl	r3, r3, #2
 800b458:	2001      	movmi	r0, #1
 800b45a:	6013      	strmi	r3, [r2, #0]
 800b45c:	bf5c      	itt	pl
 800b45e:	6013      	strpl	r3, [r2, #0]
 800b460:	2002      	movpl	r0, #2
 800b462:	4770      	bx	lr
 800b464:	b299      	uxth	r1, r3
 800b466:	b909      	cbnz	r1, 800b46c <__lo0bits+0x2a>
 800b468:	0c1b      	lsrs	r3, r3, #16
 800b46a:	2010      	movs	r0, #16
 800b46c:	b2d9      	uxtb	r1, r3
 800b46e:	b909      	cbnz	r1, 800b474 <__lo0bits+0x32>
 800b470:	3008      	adds	r0, #8
 800b472:	0a1b      	lsrs	r3, r3, #8
 800b474:	0719      	lsls	r1, r3, #28
 800b476:	bf04      	itt	eq
 800b478:	091b      	lsreq	r3, r3, #4
 800b47a:	3004      	addeq	r0, #4
 800b47c:	0799      	lsls	r1, r3, #30
 800b47e:	bf04      	itt	eq
 800b480:	089b      	lsreq	r3, r3, #2
 800b482:	3002      	addeq	r0, #2
 800b484:	07d9      	lsls	r1, r3, #31
 800b486:	d403      	bmi.n	800b490 <__lo0bits+0x4e>
 800b488:	085b      	lsrs	r3, r3, #1
 800b48a:	f100 0001 	add.w	r0, r0, #1
 800b48e:	d003      	beq.n	800b498 <__lo0bits+0x56>
 800b490:	6013      	str	r3, [r2, #0]
 800b492:	4770      	bx	lr
 800b494:	2000      	movs	r0, #0
 800b496:	4770      	bx	lr
 800b498:	2020      	movs	r0, #32
 800b49a:	4770      	bx	lr

0800b49c <__i2b>:
 800b49c:	b510      	push	{r4, lr}
 800b49e:	460c      	mov	r4, r1
 800b4a0:	2101      	movs	r1, #1
 800b4a2:	f7ff ff07 	bl	800b2b4 <_Balloc>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	b928      	cbnz	r0, 800b4b6 <__i2b+0x1a>
 800b4aa:	4b05      	ldr	r3, [pc, #20]	@ (800b4c0 <__i2b+0x24>)
 800b4ac:	4805      	ldr	r0, [pc, #20]	@ (800b4c4 <__i2b+0x28>)
 800b4ae:	f240 1145 	movw	r1, #325	@ 0x145
 800b4b2:	f000 fb5b 	bl	800bb6c <__assert_func>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	6144      	str	r4, [r0, #20]
 800b4ba:	6103      	str	r3, [r0, #16]
 800b4bc:	bd10      	pop	{r4, pc}
 800b4be:	bf00      	nop
 800b4c0:	0800c354 	.word	0x0800c354
 800b4c4:	0800c376 	.word	0x0800c376

0800b4c8 <__multiply>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	4617      	mov	r7, r2
 800b4ce:	690a      	ldr	r2, [r1, #16]
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	bfa8      	it	ge
 800b4d6:	463b      	movge	r3, r7
 800b4d8:	4689      	mov	r9, r1
 800b4da:	bfa4      	itt	ge
 800b4dc:	460f      	movge	r7, r1
 800b4de:	4699      	movge	r9, r3
 800b4e0:	693d      	ldr	r5, [r7, #16]
 800b4e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	6879      	ldr	r1, [r7, #4]
 800b4ea:	eb05 060a 	add.w	r6, r5, sl
 800b4ee:	42b3      	cmp	r3, r6
 800b4f0:	b085      	sub	sp, #20
 800b4f2:	bfb8      	it	lt
 800b4f4:	3101      	addlt	r1, #1
 800b4f6:	f7ff fedd 	bl	800b2b4 <_Balloc>
 800b4fa:	b930      	cbnz	r0, 800b50a <__multiply+0x42>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	4b41      	ldr	r3, [pc, #260]	@ (800b604 <__multiply+0x13c>)
 800b500:	4841      	ldr	r0, [pc, #260]	@ (800b608 <__multiply+0x140>)
 800b502:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b506:	f000 fb31 	bl	800bb6c <__assert_func>
 800b50a:	f100 0414 	add.w	r4, r0, #20
 800b50e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b512:	4623      	mov	r3, r4
 800b514:	2200      	movs	r2, #0
 800b516:	4573      	cmp	r3, lr
 800b518:	d320      	bcc.n	800b55c <__multiply+0x94>
 800b51a:	f107 0814 	add.w	r8, r7, #20
 800b51e:	f109 0114 	add.w	r1, r9, #20
 800b522:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b526:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b52a:	9302      	str	r3, [sp, #8]
 800b52c:	1beb      	subs	r3, r5, r7
 800b52e:	3b15      	subs	r3, #21
 800b530:	f023 0303 	bic.w	r3, r3, #3
 800b534:	3304      	adds	r3, #4
 800b536:	3715      	adds	r7, #21
 800b538:	42bd      	cmp	r5, r7
 800b53a:	bf38      	it	cc
 800b53c:	2304      	movcc	r3, #4
 800b53e:	9301      	str	r3, [sp, #4]
 800b540:	9b02      	ldr	r3, [sp, #8]
 800b542:	9103      	str	r1, [sp, #12]
 800b544:	428b      	cmp	r3, r1
 800b546:	d80c      	bhi.n	800b562 <__multiply+0x9a>
 800b548:	2e00      	cmp	r6, #0
 800b54a:	dd03      	ble.n	800b554 <__multiply+0x8c>
 800b54c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b550:	2b00      	cmp	r3, #0
 800b552:	d055      	beq.n	800b600 <__multiply+0x138>
 800b554:	6106      	str	r6, [r0, #16]
 800b556:	b005      	add	sp, #20
 800b558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55c:	f843 2b04 	str.w	r2, [r3], #4
 800b560:	e7d9      	b.n	800b516 <__multiply+0x4e>
 800b562:	f8b1 a000 	ldrh.w	sl, [r1]
 800b566:	f1ba 0f00 	cmp.w	sl, #0
 800b56a:	d01f      	beq.n	800b5ac <__multiply+0xe4>
 800b56c:	46c4      	mov	ip, r8
 800b56e:	46a1      	mov	r9, r4
 800b570:	2700      	movs	r7, #0
 800b572:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b576:	f8d9 3000 	ldr.w	r3, [r9]
 800b57a:	fa1f fb82 	uxth.w	fp, r2
 800b57e:	b29b      	uxth	r3, r3
 800b580:	fb0a 330b 	mla	r3, sl, fp, r3
 800b584:	443b      	add	r3, r7
 800b586:	f8d9 7000 	ldr.w	r7, [r9]
 800b58a:	0c12      	lsrs	r2, r2, #16
 800b58c:	0c3f      	lsrs	r7, r7, #16
 800b58e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b592:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b596:	b29b      	uxth	r3, r3
 800b598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b59c:	4565      	cmp	r5, ip
 800b59e:	f849 3b04 	str.w	r3, [r9], #4
 800b5a2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b5a6:	d8e4      	bhi.n	800b572 <__multiply+0xaa>
 800b5a8:	9b01      	ldr	r3, [sp, #4]
 800b5aa:	50e7      	str	r7, [r4, r3]
 800b5ac:	9b03      	ldr	r3, [sp, #12]
 800b5ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b5b2:	3104      	adds	r1, #4
 800b5b4:	f1b9 0f00 	cmp.w	r9, #0
 800b5b8:	d020      	beq.n	800b5fc <__multiply+0x134>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	4647      	mov	r7, r8
 800b5be:	46a4      	mov	ip, r4
 800b5c0:	f04f 0a00 	mov.w	sl, #0
 800b5c4:	f8b7 b000 	ldrh.w	fp, [r7]
 800b5c8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b5cc:	fb09 220b 	mla	r2, r9, fp, r2
 800b5d0:	4452      	add	r2, sl
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5d8:	f84c 3b04 	str.w	r3, [ip], #4
 800b5dc:	f857 3b04 	ldr.w	r3, [r7], #4
 800b5e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5e4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b5e8:	fb09 330a 	mla	r3, r9, sl, r3
 800b5ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b5f0:	42bd      	cmp	r5, r7
 800b5f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b5f6:	d8e5      	bhi.n	800b5c4 <__multiply+0xfc>
 800b5f8:	9a01      	ldr	r2, [sp, #4]
 800b5fa:	50a3      	str	r3, [r4, r2]
 800b5fc:	3404      	adds	r4, #4
 800b5fe:	e79f      	b.n	800b540 <__multiply+0x78>
 800b600:	3e01      	subs	r6, #1
 800b602:	e7a1      	b.n	800b548 <__multiply+0x80>
 800b604:	0800c354 	.word	0x0800c354
 800b608:	0800c376 	.word	0x0800c376

0800b60c <__pow5mult>:
 800b60c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b610:	4615      	mov	r5, r2
 800b612:	f012 0203 	ands.w	r2, r2, #3
 800b616:	4607      	mov	r7, r0
 800b618:	460e      	mov	r6, r1
 800b61a:	d007      	beq.n	800b62c <__pow5mult+0x20>
 800b61c:	4c25      	ldr	r4, [pc, #148]	@ (800b6b4 <__pow5mult+0xa8>)
 800b61e:	3a01      	subs	r2, #1
 800b620:	2300      	movs	r3, #0
 800b622:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b626:	f7ff fea7 	bl	800b378 <__multadd>
 800b62a:	4606      	mov	r6, r0
 800b62c:	10ad      	asrs	r5, r5, #2
 800b62e:	d03d      	beq.n	800b6ac <__pow5mult+0xa0>
 800b630:	69fc      	ldr	r4, [r7, #28]
 800b632:	b97c      	cbnz	r4, 800b654 <__pow5mult+0x48>
 800b634:	2010      	movs	r0, #16
 800b636:	f7ff fcdb 	bl	800aff0 <malloc>
 800b63a:	4602      	mov	r2, r0
 800b63c:	61f8      	str	r0, [r7, #28]
 800b63e:	b928      	cbnz	r0, 800b64c <__pow5mult+0x40>
 800b640:	4b1d      	ldr	r3, [pc, #116]	@ (800b6b8 <__pow5mult+0xac>)
 800b642:	481e      	ldr	r0, [pc, #120]	@ (800b6bc <__pow5mult+0xb0>)
 800b644:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b648:	f000 fa90 	bl	800bb6c <__assert_func>
 800b64c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b650:	6004      	str	r4, [r0, #0]
 800b652:	60c4      	str	r4, [r0, #12]
 800b654:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b658:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b65c:	b94c      	cbnz	r4, 800b672 <__pow5mult+0x66>
 800b65e:	f240 2171 	movw	r1, #625	@ 0x271
 800b662:	4638      	mov	r0, r7
 800b664:	f7ff ff1a 	bl	800b49c <__i2b>
 800b668:	2300      	movs	r3, #0
 800b66a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b66e:	4604      	mov	r4, r0
 800b670:	6003      	str	r3, [r0, #0]
 800b672:	f04f 0900 	mov.w	r9, #0
 800b676:	07eb      	lsls	r3, r5, #31
 800b678:	d50a      	bpl.n	800b690 <__pow5mult+0x84>
 800b67a:	4631      	mov	r1, r6
 800b67c:	4622      	mov	r2, r4
 800b67e:	4638      	mov	r0, r7
 800b680:	f7ff ff22 	bl	800b4c8 <__multiply>
 800b684:	4631      	mov	r1, r6
 800b686:	4680      	mov	r8, r0
 800b688:	4638      	mov	r0, r7
 800b68a:	f7ff fe53 	bl	800b334 <_Bfree>
 800b68e:	4646      	mov	r6, r8
 800b690:	106d      	asrs	r5, r5, #1
 800b692:	d00b      	beq.n	800b6ac <__pow5mult+0xa0>
 800b694:	6820      	ldr	r0, [r4, #0]
 800b696:	b938      	cbnz	r0, 800b6a8 <__pow5mult+0x9c>
 800b698:	4622      	mov	r2, r4
 800b69a:	4621      	mov	r1, r4
 800b69c:	4638      	mov	r0, r7
 800b69e:	f7ff ff13 	bl	800b4c8 <__multiply>
 800b6a2:	6020      	str	r0, [r4, #0]
 800b6a4:	f8c0 9000 	str.w	r9, [r0]
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	e7e4      	b.n	800b676 <__pow5mult+0x6a>
 800b6ac:	4630      	mov	r0, r6
 800b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	bf00      	nop
 800b6b4:	0800c418 	.word	0x0800c418
 800b6b8:	0800c2e5 	.word	0x0800c2e5
 800b6bc:	0800c376 	.word	0x0800c376

0800b6c0 <__lshift>:
 800b6c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	6849      	ldr	r1, [r1, #4]
 800b6c8:	6923      	ldr	r3, [r4, #16]
 800b6ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6ce:	68a3      	ldr	r3, [r4, #8]
 800b6d0:	4607      	mov	r7, r0
 800b6d2:	4691      	mov	r9, r2
 800b6d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6d8:	f108 0601 	add.w	r6, r8, #1
 800b6dc:	42b3      	cmp	r3, r6
 800b6de:	db0b      	blt.n	800b6f8 <__lshift+0x38>
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	f7ff fde7 	bl	800b2b4 <_Balloc>
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	b948      	cbnz	r0, 800b6fe <__lshift+0x3e>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	4b28      	ldr	r3, [pc, #160]	@ (800b790 <__lshift+0xd0>)
 800b6ee:	4829      	ldr	r0, [pc, #164]	@ (800b794 <__lshift+0xd4>)
 800b6f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b6f4:	f000 fa3a 	bl	800bb6c <__assert_func>
 800b6f8:	3101      	adds	r1, #1
 800b6fa:	005b      	lsls	r3, r3, #1
 800b6fc:	e7ee      	b.n	800b6dc <__lshift+0x1c>
 800b6fe:	2300      	movs	r3, #0
 800b700:	f100 0114 	add.w	r1, r0, #20
 800b704:	f100 0210 	add.w	r2, r0, #16
 800b708:	4618      	mov	r0, r3
 800b70a:	4553      	cmp	r3, sl
 800b70c:	db33      	blt.n	800b776 <__lshift+0xb6>
 800b70e:	6920      	ldr	r0, [r4, #16]
 800b710:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b714:	f104 0314 	add.w	r3, r4, #20
 800b718:	f019 091f 	ands.w	r9, r9, #31
 800b71c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b720:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b724:	d02b      	beq.n	800b77e <__lshift+0xbe>
 800b726:	f1c9 0e20 	rsb	lr, r9, #32
 800b72a:	468a      	mov	sl, r1
 800b72c:	2200      	movs	r2, #0
 800b72e:	6818      	ldr	r0, [r3, #0]
 800b730:	fa00 f009 	lsl.w	r0, r0, r9
 800b734:	4310      	orrs	r0, r2
 800b736:	f84a 0b04 	str.w	r0, [sl], #4
 800b73a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b73e:	459c      	cmp	ip, r3
 800b740:	fa22 f20e 	lsr.w	r2, r2, lr
 800b744:	d8f3      	bhi.n	800b72e <__lshift+0x6e>
 800b746:	ebac 0304 	sub.w	r3, ip, r4
 800b74a:	3b15      	subs	r3, #21
 800b74c:	f023 0303 	bic.w	r3, r3, #3
 800b750:	3304      	adds	r3, #4
 800b752:	f104 0015 	add.w	r0, r4, #21
 800b756:	4560      	cmp	r0, ip
 800b758:	bf88      	it	hi
 800b75a:	2304      	movhi	r3, #4
 800b75c:	50ca      	str	r2, [r1, r3]
 800b75e:	b10a      	cbz	r2, 800b764 <__lshift+0xa4>
 800b760:	f108 0602 	add.w	r6, r8, #2
 800b764:	3e01      	subs	r6, #1
 800b766:	4638      	mov	r0, r7
 800b768:	612e      	str	r6, [r5, #16]
 800b76a:	4621      	mov	r1, r4
 800b76c:	f7ff fde2 	bl	800b334 <_Bfree>
 800b770:	4628      	mov	r0, r5
 800b772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b776:	f842 0f04 	str.w	r0, [r2, #4]!
 800b77a:	3301      	adds	r3, #1
 800b77c:	e7c5      	b.n	800b70a <__lshift+0x4a>
 800b77e:	3904      	subs	r1, #4
 800b780:	f853 2b04 	ldr.w	r2, [r3], #4
 800b784:	f841 2f04 	str.w	r2, [r1, #4]!
 800b788:	459c      	cmp	ip, r3
 800b78a:	d8f9      	bhi.n	800b780 <__lshift+0xc0>
 800b78c:	e7ea      	b.n	800b764 <__lshift+0xa4>
 800b78e:	bf00      	nop
 800b790:	0800c354 	.word	0x0800c354
 800b794:	0800c376 	.word	0x0800c376

0800b798 <__mcmp>:
 800b798:	690a      	ldr	r2, [r1, #16]
 800b79a:	4603      	mov	r3, r0
 800b79c:	6900      	ldr	r0, [r0, #16]
 800b79e:	1a80      	subs	r0, r0, r2
 800b7a0:	b530      	push	{r4, r5, lr}
 800b7a2:	d10e      	bne.n	800b7c2 <__mcmp+0x2a>
 800b7a4:	3314      	adds	r3, #20
 800b7a6:	3114      	adds	r1, #20
 800b7a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b7ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b7b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b7b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b7b8:	4295      	cmp	r5, r2
 800b7ba:	d003      	beq.n	800b7c4 <__mcmp+0x2c>
 800b7bc:	d205      	bcs.n	800b7ca <__mcmp+0x32>
 800b7be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7c2:	bd30      	pop	{r4, r5, pc}
 800b7c4:	42a3      	cmp	r3, r4
 800b7c6:	d3f3      	bcc.n	800b7b0 <__mcmp+0x18>
 800b7c8:	e7fb      	b.n	800b7c2 <__mcmp+0x2a>
 800b7ca:	2001      	movs	r0, #1
 800b7cc:	e7f9      	b.n	800b7c2 <__mcmp+0x2a>
	...

0800b7d0 <__mdiff>:
 800b7d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d4:	4689      	mov	r9, r1
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	4611      	mov	r1, r2
 800b7da:	4648      	mov	r0, r9
 800b7dc:	4614      	mov	r4, r2
 800b7de:	f7ff ffdb 	bl	800b798 <__mcmp>
 800b7e2:	1e05      	subs	r5, r0, #0
 800b7e4:	d112      	bne.n	800b80c <__mdiff+0x3c>
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f7ff fd63 	bl	800b2b4 <_Balloc>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	b928      	cbnz	r0, 800b7fe <__mdiff+0x2e>
 800b7f2:	4b3f      	ldr	r3, [pc, #252]	@ (800b8f0 <__mdiff+0x120>)
 800b7f4:	f240 2137 	movw	r1, #567	@ 0x237
 800b7f8:	483e      	ldr	r0, [pc, #248]	@ (800b8f4 <__mdiff+0x124>)
 800b7fa:	f000 f9b7 	bl	800bb6c <__assert_func>
 800b7fe:	2301      	movs	r3, #1
 800b800:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b804:	4610      	mov	r0, r2
 800b806:	b003      	add	sp, #12
 800b808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80c:	bfbc      	itt	lt
 800b80e:	464b      	movlt	r3, r9
 800b810:	46a1      	movlt	r9, r4
 800b812:	4630      	mov	r0, r6
 800b814:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b818:	bfba      	itte	lt
 800b81a:	461c      	movlt	r4, r3
 800b81c:	2501      	movlt	r5, #1
 800b81e:	2500      	movge	r5, #0
 800b820:	f7ff fd48 	bl	800b2b4 <_Balloc>
 800b824:	4602      	mov	r2, r0
 800b826:	b918      	cbnz	r0, 800b830 <__mdiff+0x60>
 800b828:	4b31      	ldr	r3, [pc, #196]	@ (800b8f0 <__mdiff+0x120>)
 800b82a:	f240 2145 	movw	r1, #581	@ 0x245
 800b82e:	e7e3      	b.n	800b7f8 <__mdiff+0x28>
 800b830:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b834:	6926      	ldr	r6, [r4, #16]
 800b836:	60c5      	str	r5, [r0, #12]
 800b838:	f109 0310 	add.w	r3, r9, #16
 800b83c:	f109 0514 	add.w	r5, r9, #20
 800b840:	f104 0e14 	add.w	lr, r4, #20
 800b844:	f100 0b14 	add.w	fp, r0, #20
 800b848:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b84c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b850:	9301      	str	r3, [sp, #4]
 800b852:	46d9      	mov	r9, fp
 800b854:	f04f 0c00 	mov.w	ip, #0
 800b858:	9b01      	ldr	r3, [sp, #4]
 800b85a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b85e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b862:	9301      	str	r3, [sp, #4]
 800b864:	fa1f f38a 	uxth.w	r3, sl
 800b868:	4619      	mov	r1, r3
 800b86a:	b283      	uxth	r3, r0
 800b86c:	1acb      	subs	r3, r1, r3
 800b86e:	0c00      	lsrs	r0, r0, #16
 800b870:	4463      	add	r3, ip
 800b872:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b876:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b880:	4576      	cmp	r6, lr
 800b882:	f849 3b04 	str.w	r3, [r9], #4
 800b886:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b88a:	d8e5      	bhi.n	800b858 <__mdiff+0x88>
 800b88c:	1b33      	subs	r3, r6, r4
 800b88e:	3b15      	subs	r3, #21
 800b890:	f023 0303 	bic.w	r3, r3, #3
 800b894:	3415      	adds	r4, #21
 800b896:	3304      	adds	r3, #4
 800b898:	42a6      	cmp	r6, r4
 800b89a:	bf38      	it	cc
 800b89c:	2304      	movcc	r3, #4
 800b89e:	441d      	add	r5, r3
 800b8a0:	445b      	add	r3, fp
 800b8a2:	461e      	mov	r6, r3
 800b8a4:	462c      	mov	r4, r5
 800b8a6:	4544      	cmp	r4, r8
 800b8a8:	d30e      	bcc.n	800b8c8 <__mdiff+0xf8>
 800b8aa:	f108 0103 	add.w	r1, r8, #3
 800b8ae:	1b49      	subs	r1, r1, r5
 800b8b0:	f021 0103 	bic.w	r1, r1, #3
 800b8b4:	3d03      	subs	r5, #3
 800b8b6:	45a8      	cmp	r8, r5
 800b8b8:	bf38      	it	cc
 800b8ba:	2100      	movcc	r1, #0
 800b8bc:	440b      	add	r3, r1
 800b8be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b8c2:	b191      	cbz	r1, 800b8ea <__mdiff+0x11a>
 800b8c4:	6117      	str	r7, [r2, #16]
 800b8c6:	e79d      	b.n	800b804 <__mdiff+0x34>
 800b8c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b8cc:	46e6      	mov	lr, ip
 800b8ce:	0c08      	lsrs	r0, r1, #16
 800b8d0:	fa1c fc81 	uxtah	ip, ip, r1
 800b8d4:	4471      	add	r1, lr
 800b8d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b8da:	b289      	uxth	r1, r1
 800b8dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b8e0:	f846 1b04 	str.w	r1, [r6], #4
 800b8e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b8e8:	e7dd      	b.n	800b8a6 <__mdiff+0xd6>
 800b8ea:	3f01      	subs	r7, #1
 800b8ec:	e7e7      	b.n	800b8be <__mdiff+0xee>
 800b8ee:	bf00      	nop
 800b8f0:	0800c354 	.word	0x0800c354
 800b8f4:	0800c376 	.word	0x0800c376

0800b8f8 <__d2b>:
 800b8f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8fc:	460f      	mov	r7, r1
 800b8fe:	2101      	movs	r1, #1
 800b900:	ec59 8b10 	vmov	r8, r9, d0
 800b904:	4616      	mov	r6, r2
 800b906:	f7ff fcd5 	bl	800b2b4 <_Balloc>
 800b90a:	4604      	mov	r4, r0
 800b90c:	b930      	cbnz	r0, 800b91c <__d2b+0x24>
 800b90e:	4602      	mov	r2, r0
 800b910:	4b23      	ldr	r3, [pc, #140]	@ (800b9a0 <__d2b+0xa8>)
 800b912:	4824      	ldr	r0, [pc, #144]	@ (800b9a4 <__d2b+0xac>)
 800b914:	f240 310f 	movw	r1, #783	@ 0x30f
 800b918:	f000 f928 	bl	800bb6c <__assert_func>
 800b91c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b920:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b924:	b10d      	cbz	r5, 800b92a <__d2b+0x32>
 800b926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b92a:	9301      	str	r3, [sp, #4]
 800b92c:	f1b8 0300 	subs.w	r3, r8, #0
 800b930:	d023      	beq.n	800b97a <__d2b+0x82>
 800b932:	4668      	mov	r0, sp
 800b934:	9300      	str	r3, [sp, #0]
 800b936:	f7ff fd84 	bl	800b442 <__lo0bits>
 800b93a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b93e:	b1d0      	cbz	r0, 800b976 <__d2b+0x7e>
 800b940:	f1c0 0320 	rsb	r3, r0, #32
 800b944:	fa02 f303 	lsl.w	r3, r2, r3
 800b948:	430b      	orrs	r3, r1
 800b94a:	40c2      	lsrs	r2, r0
 800b94c:	6163      	str	r3, [r4, #20]
 800b94e:	9201      	str	r2, [sp, #4]
 800b950:	9b01      	ldr	r3, [sp, #4]
 800b952:	61a3      	str	r3, [r4, #24]
 800b954:	2b00      	cmp	r3, #0
 800b956:	bf0c      	ite	eq
 800b958:	2201      	moveq	r2, #1
 800b95a:	2202      	movne	r2, #2
 800b95c:	6122      	str	r2, [r4, #16]
 800b95e:	b1a5      	cbz	r5, 800b98a <__d2b+0x92>
 800b960:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b964:	4405      	add	r5, r0
 800b966:	603d      	str	r5, [r7, #0]
 800b968:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b96c:	6030      	str	r0, [r6, #0]
 800b96e:	4620      	mov	r0, r4
 800b970:	b003      	add	sp, #12
 800b972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b976:	6161      	str	r1, [r4, #20]
 800b978:	e7ea      	b.n	800b950 <__d2b+0x58>
 800b97a:	a801      	add	r0, sp, #4
 800b97c:	f7ff fd61 	bl	800b442 <__lo0bits>
 800b980:	9b01      	ldr	r3, [sp, #4]
 800b982:	6163      	str	r3, [r4, #20]
 800b984:	3020      	adds	r0, #32
 800b986:	2201      	movs	r2, #1
 800b988:	e7e8      	b.n	800b95c <__d2b+0x64>
 800b98a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b98e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b992:	6038      	str	r0, [r7, #0]
 800b994:	6918      	ldr	r0, [r3, #16]
 800b996:	f7ff fd35 	bl	800b404 <__hi0bits>
 800b99a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b99e:	e7e5      	b.n	800b96c <__d2b+0x74>
 800b9a0:	0800c354 	.word	0x0800c354
 800b9a4:	0800c376 	.word	0x0800c376

0800b9a8 <__sread>:
 800b9a8:	b510      	push	{r4, lr}
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9b0:	f000 f898 	bl	800bae4 <_read_r>
 800b9b4:	2800      	cmp	r0, #0
 800b9b6:	bfab      	itete	ge
 800b9b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b9ba:	89a3      	ldrhlt	r3, [r4, #12]
 800b9bc:	181b      	addge	r3, r3, r0
 800b9be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b9c2:	bfac      	ite	ge
 800b9c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b9c6:	81a3      	strhlt	r3, [r4, #12]
 800b9c8:	bd10      	pop	{r4, pc}

0800b9ca <__swrite>:
 800b9ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ce:	461f      	mov	r7, r3
 800b9d0:	898b      	ldrh	r3, [r1, #12]
 800b9d2:	05db      	lsls	r3, r3, #23
 800b9d4:	4605      	mov	r5, r0
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	4616      	mov	r6, r2
 800b9da:	d505      	bpl.n	800b9e8 <__swrite+0x1e>
 800b9dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9e0:	2302      	movs	r3, #2
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	f000 f86c 	bl	800bac0 <_lseek_r>
 800b9e8:	89a3      	ldrh	r3, [r4, #12]
 800b9ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b9f2:	81a3      	strh	r3, [r4, #12]
 800b9f4:	4632      	mov	r2, r6
 800b9f6:	463b      	mov	r3, r7
 800b9f8:	4628      	mov	r0, r5
 800b9fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9fe:	f000 b893 	b.w	800bb28 <_write_r>

0800ba02 <__sseek>:
 800ba02:	b510      	push	{r4, lr}
 800ba04:	460c      	mov	r4, r1
 800ba06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba0a:	f000 f859 	bl	800bac0 <_lseek_r>
 800ba0e:	1c43      	adds	r3, r0, #1
 800ba10:	89a3      	ldrh	r3, [r4, #12]
 800ba12:	bf15      	itete	ne
 800ba14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ba16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ba1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ba1e:	81a3      	strheq	r3, [r4, #12]
 800ba20:	bf18      	it	ne
 800ba22:	81a3      	strhne	r3, [r4, #12]
 800ba24:	bd10      	pop	{r4, pc}

0800ba26 <__sclose>:
 800ba26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba2a:	f000 b88f 	b.w	800bb4c <_close_r>

0800ba2e <_realloc_r>:
 800ba2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba32:	4607      	mov	r7, r0
 800ba34:	4614      	mov	r4, r2
 800ba36:	460d      	mov	r5, r1
 800ba38:	b921      	cbnz	r1, 800ba44 <_realloc_r+0x16>
 800ba3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba3e:	4611      	mov	r1, r2
 800ba40:	f7ff bb00 	b.w	800b044 <_malloc_r>
 800ba44:	b92a      	cbnz	r2, 800ba52 <_realloc_r+0x24>
 800ba46:	f000 f8c3 	bl	800bbd0 <_free_r>
 800ba4a:	4625      	mov	r5, r4
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba52:	f000 f919 	bl	800bc88 <_malloc_usable_size_r>
 800ba56:	4284      	cmp	r4, r0
 800ba58:	4606      	mov	r6, r0
 800ba5a:	d802      	bhi.n	800ba62 <_realloc_r+0x34>
 800ba5c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba60:	d8f4      	bhi.n	800ba4c <_realloc_r+0x1e>
 800ba62:	4621      	mov	r1, r4
 800ba64:	4638      	mov	r0, r7
 800ba66:	f7ff faed 	bl	800b044 <_malloc_r>
 800ba6a:	4680      	mov	r8, r0
 800ba6c:	b908      	cbnz	r0, 800ba72 <_realloc_r+0x44>
 800ba6e:	4645      	mov	r5, r8
 800ba70:	e7ec      	b.n	800ba4c <_realloc_r+0x1e>
 800ba72:	42b4      	cmp	r4, r6
 800ba74:	4622      	mov	r2, r4
 800ba76:	4629      	mov	r1, r5
 800ba78:	bf28      	it	cs
 800ba7a:	4632      	movcs	r2, r6
 800ba7c:	f7fe faf8 	bl	800a070 <memcpy>
 800ba80:	4629      	mov	r1, r5
 800ba82:	4638      	mov	r0, r7
 800ba84:	f000 f8a4 	bl	800bbd0 <_free_r>
 800ba88:	e7f1      	b.n	800ba6e <_realloc_r+0x40>

0800ba8a <memmove>:
 800ba8a:	4288      	cmp	r0, r1
 800ba8c:	b510      	push	{r4, lr}
 800ba8e:	eb01 0402 	add.w	r4, r1, r2
 800ba92:	d902      	bls.n	800ba9a <memmove+0x10>
 800ba94:	4284      	cmp	r4, r0
 800ba96:	4623      	mov	r3, r4
 800ba98:	d807      	bhi.n	800baaa <memmove+0x20>
 800ba9a:	1e43      	subs	r3, r0, #1
 800ba9c:	42a1      	cmp	r1, r4
 800ba9e:	d008      	beq.n	800bab2 <memmove+0x28>
 800baa0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800baa4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800baa8:	e7f8      	b.n	800ba9c <memmove+0x12>
 800baaa:	4402      	add	r2, r0
 800baac:	4601      	mov	r1, r0
 800baae:	428a      	cmp	r2, r1
 800bab0:	d100      	bne.n	800bab4 <memmove+0x2a>
 800bab2:	bd10      	pop	{r4, pc}
 800bab4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bab8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800babc:	e7f7      	b.n	800baae <memmove+0x24>
	...

0800bac0 <_lseek_r>:
 800bac0:	b538      	push	{r3, r4, r5, lr}
 800bac2:	4d07      	ldr	r5, [pc, #28]	@ (800bae0 <_lseek_r+0x20>)
 800bac4:	4604      	mov	r4, r0
 800bac6:	4608      	mov	r0, r1
 800bac8:	4611      	mov	r1, r2
 800baca:	2200      	movs	r2, #0
 800bacc:	602a      	str	r2, [r5, #0]
 800bace:	461a      	mov	r2, r3
 800bad0:	f7f6 f841 	bl	8001b56 <_lseek>
 800bad4:	1c43      	adds	r3, r0, #1
 800bad6:	d102      	bne.n	800bade <_lseek_r+0x1e>
 800bad8:	682b      	ldr	r3, [r5, #0]
 800bada:	b103      	cbz	r3, 800bade <_lseek_r+0x1e>
 800badc:	6023      	str	r3, [r4, #0]
 800bade:	bd38      	pop	{r3, r4, r5, pc}
 800bae0:	20000c6c 	.word	0x20000c6c

0800bae4 <_read_r>:
 800bae4:	b538      	push	{r3, r4, r5, lr}
 800bae6:	4d07      	ldr	r5, [pc, #28]	@ (800bb04 <_read_r+0x20>)
 800bae8:	4604      	mov	r4, r0
 800baea:	4608      	mov	r0, r1
 800baec:	4611      	mov	r1, r2
 800baee:	2200      	movs	r2, #0
 800baf0:	602a      	str	r2, [r5, #0]
 800baf2:	461a      	mov	r2, r3
 800baf4:	f7f5 ffcf 	bl	8001a96 <_read>
 800baf8:	1c43      	adds	r3, r0, #1
 800bafa:	d102      	bne.n	800bb02 <_read_r+0x1e>
 800bafc:	682b      	ldr	r3, [r5, #0]
 800bafe:	b103      	cbz	r3, 800bb02 <_read_r+0x1e>
 800bb00:	6023      	str	r3, [r4, #0]
 800bb02:	bd38      	pop	{r3, r4, r5, pc}
 800bb04:	20000c6c 	.word	0x20000c6c

0800bb08 <_sbrk_r>:
 800bb08:	b538      	push	{r3, r4, r5, lr}
 800bb0a:	4d06      	ldr	r5, [pc, #24]	@ (800bb24 <_sbrk_r+0x1c>)
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	4604      	mov	r4, r0
 800bb10:	4608      	mov	r0, r1
 800bb12:	602b      	str	r3, [r5, #0]
 800bb14:	f7f6 f82c 	bl	8001b70 <_sbrk>
 800bb18:	1c43      	adds	r3, r0, #1
 800bb1a:	d102      	bne.n	800bb22 <_sbrk_r+0x1a>
 800bb1c:	682b      	ldr	r3, [r5, #0]
 800bb1e:	b103      	cbz	r3, 800bb22 <_sbrk_r+0x1a>
 800bb20:	6023      	str	r3, [r4, #0]
 800bb22:	bd38      	pop	{r3, r4, r5, pc}
 800bb24:	20000c6c 	.word	0x20000c6c

0800bb28 <_write_r>:
 800bb28:	b538      	push	{r3, r4, r5, lr}
 800bb2a:	4d07      	ldr	r5, [pc, #28]	@ (800bb48 <_write_r+0x20>)
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	4608      	mov	r0, r1
 800bb30:	4611      	mov	r1, r2
 800bb32:	2200      	movs	r2, #0
 800bb34:	602a      	str	r2, [r5, #0]
 800bb36:	461a      	mov	r2, r3
 800bb38:	f7f5 ffca 	bl	8001ad0 <_write>
 800bb3c:	1c43      	adds	r3, r0, #1
 800bb3e:	d102      	bne.n	800bb46 <_write_r+0x1e>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	b103      	cbz	r3, 800bb46 <_write_r+0x1e>
 800bb44:	6023      	str	r3, [r4, #0]
 800bb46:	bd38      	pop	{r3, r4, r5, pc}
 800bb48:	20000c6c 	.word	0x20000c6c

0800bb4c <_close_r>:
 800bb4c:	b538      	push	{r3, r4, r5, lr}
 800bb4e:	4d06      	ldr	r5, [pc, #24]	@ (800bb68 <_close_r+0x1c>)
 800bb50:	2300      	movs	r3, #0
 800bb52:	4604      	mov	r4, r0
 800bb54:	4608      	mov	r0, r1
 800bb56:	602b      	str	r3, [r5, #0]
 800bb58:	f7f5 ffd6 	bl	8001b08 <_close>
 800bb5c:	1c43      	adds	r3, r0, #1
 800bb5e:	d102      	bne.n	800bb66 <_close_r+0x1a>
 800bb60:	682b      	ldr	r3, [r5, #0]
 800bb62:	b103      	cbz	r3, 800bb66 <_close_r+0x1a>
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	bd38      	pop	{r3, r4, r5, pc}
 800bb68:	20000c6c 	.word	0x20000c6c

0800bb6c <__assert_func>:
 800bb6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb6e:	4614      	mov	r4, r2
 800bb70:	461a      	mov	r2, r3
 800bb72:	4b09      	ldr	r3, [pc, #36]	@ (800bb98 <__assert_func+0x2c>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4605      	mov	r5, r0
 800bb78:	68d8      	ldr	r0, [r3, #12]
 800bb7a:	b14c      	cbz	r4, 800bb90 <__assert_func+0x24>
 800bb7c:	4b07      	ldr	r3, [pc, #28]	@ (800bb9c <__assert_func+0x30>)
 800bb7e:	9100      	str	r1, [sp, #0]
 800bb80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb84:	4906      	ldr	r1, [pc, #24]	@ (800bba0 <__assert_func+0x34>)
 800bb86:	462b      	mov	r3, r5
 800bb88:	f000 f886 	bl	800bc98 <fiprintf>
 800bb8c:	f000 f8a3 	bl	800bcd6 <abort>
 800bb90:	4b04      	ldr	r3, [pc, #16]	@ (800bba4 <__assert_func+0x38>)
 800bb92:	461c      	mov	r4, r3
 800bb94:	e7f3      	b.n	800bb7e <__assert_func+0x12>
 800bb96:	bf00      	nop
 800bb98:	200003d4 	.word	0x200003d4
 800bb9c:	0800c3d9 	.word	0x0800c3d9
 800bba0:	0800c3e6 	.word	0x0800c3e6
 800bba4:	0800c414 	.word	0x0800c414

0800bba8 <_calloc_r>:
 800bba8:	b570      	push	{r4, r5, r6, lr}
 800bbaa:	fba1 5402 	umull	r5, r4, r1, r2
 800bbae:	b934      	cbnz	r4, 800bbbe <_calloc_r+0x16>
 800bbb0:	4629      	mov	r1, r5
 800bbb2:	f7ff fa47 	bl	800b044 <_malloc_r>
 800bbb6:	4606      	mov	r6, r0
 800bbb8:	b928      	cbnz	r0, 800bbc6 <_calloc_r+0x1e>
 800bbba:	4630      	mov	r0, r6
 800bbbc:	bd70      	pop	{r4, r5, r6, pc}
 800bbbe:	220c      	movs	r2, #12
 800bbc0:	6002      	str	r2, [r0, #0]
 800bbc2:	2600      	movs	r6, #0
 800bbc4:	e7f9      	b.n	800bbba <_calloc_r+0x12>
 800bbc6:	462a      	mov	r2, r5
 800bbc8:	4621      	mov	r1, r4
 800bbca:	f7fe fa17 	bl	8009ffc <memset>
 800bbce:	e7f4      	b.n	800bbba <_calloc_r+0x12>

0800bbd0 <_free_r>:
 800bbd0:	b538      	push	{r3, r4, r5, lr}
 800bbd2:	4605      	mov	r5, r0
 800bbd4:	2900      	cmp	r1, #0
 800bbd6:	d041      	beq.n	800bc5c <_free_r+0x8c>
 800bbd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbdc:	1f0c      	subs	r4, r1, #4
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	bfb8      	it	lt
 800bbe2:	18e4      	addlt	r4, r4, r3
 800bbe4:	f7ff fb5a 	bl	800b29c <__malloc_lock>
 800bbe8:	4a1d      	ldr	r2, [pc, #116]	@ (800bc60 <_free_r+0x90>)
 800bbea:	6813      	ldr	r3, [r2, #0]
 800bbec:	b933      	cbnz	r3, 800bbfc <_free_r+0x2c>
 800bbee:	6063      	str	r3, [r4, #4]
 800bbf0:	6014      	str	r4, [r2, #0]
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbf8:	f7ff bb56 	b.w	800b2a8 <__malloc_unlock>
 800bbfc:	42a3      	cmp	r3, r4
 800bbfe:	d908      	bls.n	800bc12 <_free_r+0x42>
 800bc00:	6820      	ldr	r0, [r4, #0]
 800bc02:	1821      	adds	r1, r4, r0
 800bc04:	428b      	cmp	r3, r1
 800bc06:	bf01      	itttt	eq
 800bc08:	6819      	ldreq	r1, [r3, #0]
 800bc0a:	685b      	ldreq	r3, [r3, #4]
 800bc0c:	1809      	addeq	r1, r1, r0
 800bc0e:	6021      	streq	r1, [r4, #0]
 800bc10:	e7ed      	b.n	800bbee <_free_r+0x1e>
 800bc12:	461a      	mov	r2, r3
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	b10b      	cbz	r3, 800bc1c <_free_r+0x4c>
 800bc18:	42a3      	cmp	r3, r4
 800bc1a:	d9fa      	bls.n	800bc12 <_free_r+0x42>
 800bc1c:	6811      	ldr	r1, [r2, #0]
 800bc1e:	1850      	adds	r0, r2, r1
 800bc20:	42a0      	cmp	r0, r4
 800bc22:	d10b      	bne.n	800bc3c <_free_r+0x6c>
 800bc24:	6820      	ldr	r0, [r4, #0]
 800bc26:	4401      	add	r1, r0
 800bc28:	1850      	adds	r0, r2, r1
 800bc2a:	4283      	cmp	r3, r0
 800bc2c:	6011      	str	r1, [r2, #0]
 800bc2e:	d1e0      	bne.n	800bbf2 <_free_r+0x22>
 800bc30:	6818      	ldr	r0, [r3, #0]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	6053      	str	r3, [r2, #4]
 800bc36:	4408      	add	r0, r1
 800bc38:	6010      	str	r0, [r2, #0]
 800bc3a:	e7da      	b.n	800bbf2 <_free_r+0x22>
 800bc3c:	d902      	bls.n	800bc44 <_free_r+0x74>
 800bc3e:	230c      	movs	r3, #12
 800bc40:	602b      	str	r3, [r5, #0]
 800bc42:	e7d6      	b.n	800bbf2 <_free_r+0x22>
 800bc44:	6820      	ldr	r0, [r4, #0]
 800bc46:	1821      	adds	r1, r4, r0
 800bc48:	428b      	cmp	r3, r1
 800bc4a:	bf04      	itt	eq
 800bc4c:	6819      	ldreq	r1, [r3, #0]
 800bc4e:	685b      	ldreq	r3, [r3, #4]
 800bc50:	6063      	str	r3, [r4, #4]
 800bc52:	bf04      	itt	eq
 800bc54:	1809      	addeq	r1, r1, r0
 800bc56:	6021      	streq	r1, [r4, #0]
 800bc58:	6054      	str	r4, [r2, #4]
 800bc5a:	e7ca      	b.n	800bbf2 <_free_r+0x22>
 800bc5c:	bd38      	pop	{r3, r4, r5, pc}
 800bc5e:	bf00      	nop
 800bc60:	20000c68 	.word	0x20000c68

0800bc64 <__ascii_mbtowc>:
 800bc64:	b082      	sub	sp, #8
 800bc66:	b901      	cbnz	r1, 800bc6a <__ascii_mbtowc+0x6>
 800bc68:	a901      	add	r1, sp, #4
 800bc6a:	b142      	cbz	r2, 800bc7e <__ascii_mbtowc+0x1a>
 800bc6c:	b14b      	cbz	r3, 800bc82 <__ascii_mbtowc+0x1e>
 800bc6e:	7813      	ldrb	r3, [r2, #0]
 800bc70:	600b      	str	r3, [r1, #0]
 800bc72:	7812      	ldrb	r2, [r2, #0]
 800bc74:	1e10      	subs	r0, r2, #0
 800bc76:	bf18      	it	ne
 800bc78:	2001      	movne	r0, #1
 800bc7a:	b002      	add	sp, #8
 800bc7c:	4770      	bx	lr
 800bc7e:	4610      	mov	r0, r2
 800bc80:	e7fb      	b.n	800bc7a <__ascii_mbtowc+0x16>
 800bc82:	f06f 0001 	mvn.w	r0, #1
 800bc86:	e7f8      	b.n	800bc7a <__ascii_mbtowc+0x16>

0800bc88 <_malloc_usable_size_r>:
 800bc88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc8c:	1f18      	subs	r0, r3, #4
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	bfbc      	itt	lt
 800bc92:	580b      	ldrlt	r3, [r1, r0]
 800bc94:	18c0      	addlt	r0, r0, r3
 800bc96:	4770      	bx	lr

0800bc98 <fiprintf>:
 800bc98:	b40e      	push	{r1, r2, r3}
 800bc9a:	b503      	push	{r0, r1, lr}
 800bc9c:	4601      	mov	r1, r0
 800bc9e:	ab03      	add	r3, sp, #12
 800bca0:	4805      	ldr	r0, [pc, #20]	@ (800bcb8 <fiprintf+0x20>)
 800bca2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca6:	6800      	ldr	r0, [r0, #0]
 800bca8:	9301      	str	r3, [sp, #4]
 800bcaa:	f000 f845 	bl	800bd38 <_vfiprintf_r>
 800bcae:	b002      	add	sp, #8
 800bcb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcb4:	b003      	add	sp, #12
 800bcb6:	4770      	bx	lr
 800bcb8:	200003d4 	.word	0x200003d4

0800bcbc <__ascii_wctomb>:
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	4608      	mov	r0, r1
 800bcc0:	b141      	cbz	r1, 800bcd4 <__ascii_wctomb+0x18>
 800bcc2:	2aff      	cmp	r2, #255	@ 0xff
 800bcc4:	d904      	bls.n	800bcd0 <__ascii_wctomb+0x14>
 800bcc6:	228a      	movs	r2, #138	@ 0x8a
 800bcc8:	601a      	str	r2, [r3, #0]
 800bcca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcce:	4770      	bx	lr
 800bcd0:	700a      	strb	r2, [r1, #0]
 800bcd2:	2001      	movs	r0, #1
 800bcd4:	4770      	bx	lr

0800bcd6 <abort>:
 800bcd6:	b508      	push	{r3, lr}
 800bcd8:	2006      	movs	r0, #6
 800bcda:	f000 fa63 	bl	800c1a4 <raise>
 800bcde:	2001      	movs	r0, #1
 800bce0:	f7f5 fece 	bl	8001a80 <_exit>

0800bce4 <__sfputc_r>:
 800bce4:	6893      	ldr	r3, [r2, #8]
 800bce6:	3b01      	subs	r3, #1
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	b410      	push	{r4}
 800bcec:	6093      	str	r3, [r2, #8]
 800bcee:	da08      	bge.n	800bd02 <__sfputc_r+0x1e>
 800bcf0:	6994      	ldr	r4, [r2, #24]
 800bcf2:	42a3      	cmp	r3, r4
 800bcf4:	db01      	blt.n	800bcfa <__sfputc_r+0x16>
 800bcf6:	290a      	cmp	r1, #10
 800bcf8:	d103      	bne.n	800bd02 <__sfputc_r+0x1e>
 800bcfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcfe:	f000 b933 	b.w	800bf68 <__swbuf_r>
 800bd02:	6813      	ldr	r3, [r2, #0]
 800bd04:	1c58      	adds	r0, r3, #1
 800bd06:	6010      	str	r0, [r2, #0]
 800bd08:	7019      	strb	r1, [r3, #0]
 800bd0a:	4608      	mov	r0, r1
 800bd0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <__sfputs_r>:
 800bd12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd14:	4606      	mov	r6, r0
 800bd16:	460f      	mov	r7, r1
 800bd18:	4614      	mov	r4, r2
 800bd1a:	18d5      	adds	r5, r2, r3
 800bd1c:	42ac      	cmp	r4, r5
 800bd1e:	d101      	bne.n	800bd24 <__sfputs_r+0x12>
 800bd20:	2000      	movs	r0, #0
 800bd22:	e007      	b.n	800bd34 <__sfputs_r+0x22>
 800bd24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd28:	463a      	mov	r2, r7
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f7ff ffda 	bl	800bce4 <__sfputc_r>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d1f3      	bne.n	800bd1c <__sfputs_r+0xa>
 800bd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd38 <_vfiprintf_r>:
 800bd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	b09d      	sub	sp, #116	@ 0x74
 800bd40:	4614      	mov	r4, r2
 800bd42:	4698      	mov	r8, r3
 800bd44:	4606      	mov	r6, r0
 800bd46:	b118      	cbz	r0, 800bd50 <_vfiprintf_r+0x18>
 800bd48:	6a03      	ldr	r3, [r0, #32]
 800bd4a:	b90b      	cbnz	r3, 800bd50 <_vfiprintf_r+0x18>
 800bd4c:	f7fe f920 	bl	8009f90 <__sinit>
 800bd50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd52:	07d9      	lsls	r1, r3, #31
 800bd54:	d405      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	059a      	lsls	r2, r3, #22
 800bd5a:	d402      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd5e:	f7fe f980 	bl	800a062 <__retarget_lock_acquire_recursive>
 800bd62:	89ab      	ldrh	r3, [r5, #12]
 800bd64:	071b      	lsls	r3, r3, #28
 800bd66:	d501      	bpl.n	800bd6c <_vfiprintf_r+0x34>
 800bd68:	692b      	ldr	r3, [r5, #16]
 800bd6a:	b99b      	cbnz	r3, 800bd94 <_vfiprintf_r+0x5c>
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f000 f938 	bl	800bfe4 <__swsetup_r>
 800bd74:	b170      	cbz	r0, 800bd94 <_vfiprintf_r+0x5c>
 800bd76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd78:	07dc      	lsls	r4, r3, #31
 800bd7a:	d504      	bpl.n	800bd86 <_vfiprintf_r+0x4e>
 800bd7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd80:	b01d      	add	sp, #116	@ 0x74
 800bd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd86:	89ab      	ldrh	r3, [r5, #12]
 800bd88:	0598      	lsls	r0, r3, #22
 800bd8a:	d4f7      	bmi.n	800bd7c <_vfiprintf_r+0x44>
 800bd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd8e:	f7fe f969 	bl	800a064 <__retarget_lock_release_recursive>
 800bd92:	e7f3      	b.n	800bd7c <_vfiprintf_r+0x44>
 800bd94:	2300      	movs	r3, #0
 800bd96:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd98:	2320      	movs	r3, #32
 800bd9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bda2:	2330      	movs	r3, #48	@ 0x30
 800bda4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf54 <_vfiprintf_r+0x21c>
 800bda8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdac:	f04f 0901 	mov.w	r9, #1
 800bdb0:	4623      	mov	r3, r4
 800bdb2:	469a      	mov	sl, r3
 800bdb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdb8:	b10a      	cbz	r2, 800bdbe <_vfiprintf_r+0x86>
 800bdba:	2a25      	cmp	r2, #37	@ 0x25
 800bdbc:	d1f9      	bne.n	800bdb2 <_vfiprintf_r+0x7a>
 800bdbe:	ebba 0b04 	subs.w	fp, sl, r4
 800bdc2:	d00b      	beq.n	800bddc <_vfiprintf_r+0xa4>
 800bdc4:	465b      	mov	r3, fp
 800bdc6:	4622      	mov	r2, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4630      	mov	r0, r6
 800bdcc:	f7ff ffa1 	bl	800bd12 <__sfputs_r>
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	f000 80a7 	beq.w	800bf24 <_vfiprintf_r+0x1ec>
 800bdd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdd8:	445a      	add	r2, fp
 800bdda:	9209      	str	r2, [sp, #36]	@ 0x24
 800bddc:	f89a 3000 	ldrb.w	r3, [sl]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f000 809f 	beq.w	800bf24 <_vfiprintf_r+0x1ec>
 800bde6:	2300      	movs	r3, #0
 800bde8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bdec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdf0:	f10a 0a01 	add.w	sl, sl, #1
 800bdf4:	9304      	str	r3, [sp, #16]
 800bdf6:	9307      	str	r3, [sp, #28]
 800bdf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bdfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdfe:	4654      	mov	r4, sl
 800be00:	2205      	movs	r2, #5
 800be02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be06:	4853      	ldr	r0, [pc, #332]	@ (800bf54 <_vfiprintf_r+0x21c>)
 800be08:	f7f4 fa12 	bl	8000230 <memchr>
 800be0c:	9a04      	ldr	r2, [sp, #16]
 800be0e:	b9d8      	cbnz	r0, 800be48 <_vfiprintf_r+0x110>
 800be10:	06d1      	lsls	r1, r2, #27
 800be12:	bf44      	itt	mi
 800be14:	2320      	movmi	r3, #32
 800be16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be1a:	0713      	lsls	r3, r2, #28
 800be1c:	bf44      	itt	mi
 800be1e:	232b      	movmi	r3, #43	@ 0x2b
 800be20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be24:	f89a 3000 	ldrb.w	r3, [sl]
 800be28:	2b2a      	cmp	r3, #42	@ 0x2a
 800be2a:	d015      	beq.n	800be58 <_vfiprintf_r+0x120>
 800be2c:	9a07      	ldr	r2, [sp, #28]
 800be2e:	4654      	mov	r4, sl
 800be30:	2000      	movs	r0, #0
 800be32:	f04f 0c0a 	mov.w	ip, #10
 800be36:	4621      	mov	r1, r4
 800be38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be3c:	3b30      	subs	r3, #48	@ 0x30
 800be3e:	2b09      	cmp	r3, #9
 800be40:	d94b      	bls.n	800beda <_vfiprintf_r+0x1a2>
 800be42:	b1b0      	cbz	r0, 800be72 <_vfiprintf_r+0x13a>
 800be44:	9207      	str	r2, [sp, #28]
 800be46:	e014      	b.n	800be72 <_vfiprintf_r+0x13a>
 800be48:	eba0 0308 	sub.w	r3, r0, r8
 800be4c:	fa09 f303 	lsl.w	r3, r9, r3
 800be50:	4313      	orrs	r3, r2
 800be52:	9304      	str	r3, [sp, #16]
 800be54:	46a2      	mov	sl, r4
 800be56:	e7d2      	b.n	800bdfe <_vfiprintf_r+0xc6>
 800be58:	9b03      	ldr	r3, [sp, #12]
 800be5a:	1d19      	adds	r1, r3, #4
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	9103      	str	r1, [sp, #12]
 800be60:	2b00      	cmp	r3, #0
 800be62:	bfbb      	ittet	lt
 800be64:	425b      	neglt	r3, r3
 800be66:	f042 0202 	orrlt.w	r2, r2, #2
 800be6a:	9307      	strge	r3, [sp, #28]
 800be6c:	9307      	strlt	r3, [sp, #28]
 800be6e:	bfb8      	it	lt
 800be70:	9204      	strlt	r2, [sp, #16]
 800be72:	7823      	ldrb	r3, [r4, #0]
 800be74:	2b2e      	cmp	r3, #46	@ 0x2e
 800be76:	d10a      	bne.n	800be8e <_vfiprintf_r+0x156>
 800be78:	7863      	ldrb	r3, [r4, #1]
 800be7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800be7c:	d132      	bne.n	800bee4 <_vfiprintf_r+0x1ac>
 800be7e:	9b03      	ldr	r3, [sp, #12]
 800be80:	1d1a      	adds	r2, r3, #4
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	9203      	str	r2, [sp, #12]
 800be86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be8a:	3402      	adds	r4, #2
 800be8c:	9305      	str	r3, [sp, #20]
 800be8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf64 <_vfiprintf_r+0x22c>
 800be92:	7821      	ldrb	r1, [r4, #0]
 800be94:	2203      	movs	r2, #3
 800be96:	4650      	mov	r0, sl
 800be98:	f7f4 f9ca 	bl	8000230 <memchr>
 800be9c:	b138      	cbz	r0, 800beae <_vfiprintf_r+0x176>
 800be9e:	9b04      	ldr	r3, [sp, #16]
 800bea0:	eba0 000a 	sub.w	r0, r0, sl
 800bea4:	2240      	movs	r2, #64	@ 0x40
 800bea6:	4082      	lsls	r2, r0
 800bea8:	4313      	orrs	r3, r2
 800beaa:	3401      	adds	r4, #1
 800beac:	9304      	str	r3, [sp, #16]
 800beae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb2:	4829      	ldr	r0, [pc, #164]	@ (800bf58 <_vfiprintf_r+0x220>)
 800beb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800beb8:	2206      	movs	r2, #6
 800beba:	f7f4 f9b9 	bl	8000230 <memchr>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d03f      	beq.n	800bf42 <_vfiprintf_r+0x20a>
 800bec2:	4b26      	ldr	r3, [pc, #152]	@ (800bf5c <_vfiprintf_r+0x224>)
 800bec4:	bb1b      	cbnz	r3, 800bf0e <_vfiprintf_r+0x1d6>
 800bec6:	9b03      	ldr	r3, [sp, #12]
 800bec8:	3307      	adds	r3, #7
 800beca:	f023 0307 	bic.w	r3, r3, #7
 800bece:	3308      	adds	r3, #8
 800bed0:	9303      	str	r3, [sp, #12]
 800bed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed4:	443b      	add	r3, r7
 800bed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bed8:	e76a      	b.n	800bdb0 <_vfiprintf_r+0x78>
 800beda:	fb0c 3202 	mla	r2, ip, r2, r3
 800bede:	460c      	mov	r4, r1
 800bee0:	2001      	movs	r0, #1
 800bee2:	e7a8      	b.n	800be36 <_vfiprintf_r+0xfe>
 800bee4:	2300      	movs	r3, #0
 800bee6:	3401      	adds	r4, #1
 800bee8:	9305      	str	r3, [sp, #20]
 800beea:	4619      	mov	r1, r3
 800beec:	f04f 0c0a 	mov.w	ip, #10
 800bef0:	4620      	mov	r0, r4
 800bef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bef6:	3a30      	subs	r2, #48	@ 0x30
 800bef8:	2a09      	cmp	r2, #9
 800befa:	d903      	bls.n	800bf04 <_vfiprintf_r+0x1cc>
 800befc:	2b00      	cmp	r3, #0
 800befe:	d0c6      	beq.n	800be8e <_vfiprintf_r+0x156>
 800bf00:	9105      	str	r1, [sp, #20]
 800bf02:	e7c4      	b.n	800be8e <_vfiprintf_r+0x156>
 800bf04:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf08:	4604      	mov	r4, r0
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e7f0      	b.n	800bef0 <_vfiprintf_r+0x1b8>
 800bf0e:	ab03      	add	r3, sp, #12
 800bf10:	9300      	str	r3, [sp, #0]
 800bf12:	462a      	mov	r2, r5
 800bf14:	4b12      	ldr	r3, [pc, #72]	@ (800bf60 <_vfiprintf_r+0x228>)
 800bf16:	a904      	add	r1, sp, #16
 800bf18:	4630      	mov	r0, r6
 800bf1a:	f7fd fbc1 	bl	80096a0 <_printf_float>
 800bf1e:	4607      	mov	r7, r0
 800bf20:	1c78      	adds	r0, r7, #1
 800bf22:	d1d6      	bne.n	800bed2 <_vfiprintf_r+0x19a>
 800bf24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf26:	07d9      	lsls	r1, r3, #31
 800bf28:	d405      	bmi.n	800bf36 <_vfiprintf_r+0x1fe>
 800bf2a:	89ab      	ldrh	r3, [r5, #12]
 800bf2c:	059a      	lsls	r2, r3, #22
 800bf2e:	d402      	bmi.n	800bf36 <_vfiprintf_r+0x1fe>
 800bf30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf32:	f7fe f897 	bl	800a064 <__retarget_lock_release_recursive>
 800bf36:	89ab      	ldrh	r3, [r5, #12]
 800bf38:	065b      	lsls	r3, r3, #25
 800bf3a:	f53f af1f 	bmi.w	800bd7c <_vfiprintf_r+0x44>
 800bf3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf40:	e71e      	b.n	800bd80 <_vfiprintf_r+0x48>
 800bf42:	ab03      	add	r3, sp, #12
 800bf44:	9300      	str	r3, [sp, #0]
 800bf46:	462a      	mov	r2, r5
 800bf48:	4b05      	ldr	r3, [pc, #20]	@ (800bf60 <_vfiprintf_r+0x228>)
 800bf4a:	a904      	add	r1, sp, #16
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	f7fd fe3f 	bl	8009bd0 <_printf_i>
 800bf52:	e7e4      	b.n	800bf1e <_vfiprintf_r+0x1e6>
 800bf54:	0800c365 	.word	0x0800c365
 800bf58:	0800c36f 	.word	0x0800c36f
 800bf5c:	080096a1 	.word	0x080096a1
 800bf60:	0800bd13 	.word	0x0800bd13
 800bf64:	0800c36b 	.word	0x0800c36b

0800bf68 <__swbuf_r>:
 800bf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6a:	460e      	mov	r6, r1
 800bf6c:	4614      	mov	r4, r2
 800bf6e:	4605      	mov	r5, r0
 800bf70:	b118      	cbz	r0, 800bf7a <__swbuf_r+0x12>
 800bf72:	6a03      	ldr	r3, [r0, #32]
 800bf74:	b90b      	cbnz	r3, 800bf7a <__swbuf_r+0x12>
 800bf76:	f7fe f80b 	bl	8009f90 <__sinit>
 800bf7a:	69a3      	ldr	r3, [r4, #24]
 800bf7c:	60a3      	str	r3, [r4, #8]
 800bf7e:	89a3      	ldrh	r3, [r4, #12]
 800bf80:	071a      	lsls	r2, r3, #28
 800bf82:	d501      	bpl.n	800bf88 <__swbuf_r+0x20>
 800bf84:	6923      	ldr	r3, [r4, #16]
 800bf86:	b943      	cbnz	r3, 800bf9a <__swbuf_r+0x32>
 800bf88:	4621      	mov	r1, r4
 800bf8a:	4628      	mov	r0, r5
 800bf8c:	f000 f82a 	bl	800bfe4 <__swsetup_r>
 800bf90:	b118      	cbz	r0, 800bf9a <__swbuf_r+0x32>
 800bf92:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bf96:	4638      	mov	r0, r7
 800bf98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	6922      	ldr	r2, [r4, #16]
 800bf9e:	1a98      	subs	r0, r3, r2
 800bfa0:	6963      	ldr	r3, [r4, #20]
 800bfa2:	b2f6      	uxtb	r6, r6
 800bfa4:	4283      	cmp	r3, r0
 800bfa6:	4637      	mov	r7, r6
 800bfa8:	dc05      	bgt.n	800bfb6 <__swbuf_r+0x4e>
 800bfaa:	4621      	mov	r1, r4
 800bfac:	4628      	mov	r0, r5
 800bfae:	f7ff f94d 	bl	800b24c <_fflush_r>
 800bfb2:	2800      	cmp	r0, #0
 800bfb4:	d1ed      	bne.n	800bf92 <__swbuf_r+0x2a>
 800bfb6:	68a3      	ldr	r3, [r4, #8]
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	60a3      	str	r3, [r4, #8]
 800bfbc:	6823      	ldr	r3, [r4, #0]
 800bfbe:	1c5a      	adds	r2, r3, #1
 800bfc0:	6022      	str	r2, [r4, #0]
 800bfc2:	701e      	strb	r6, [r3, #0]
 800bfc4:	6962      	ldr	r2, [r4, #20]
 800bfc6:	1c43      	adds	r3, r0, #1
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d004      	beq.n	800bfd6 <__swbuf_r+0x6e>
 800bfcc:	89a3      	ldrh	r3, [r4, #12]
 800bfce:	07db      	lsls	r3, r3, #31
 800bfd0:	d5e1      	bpl.n	800bf96 <__swbuf_r+0x2e>
 800bfd2:	2e0a      	cmp	r6, #10
 800bfd4:	d1df      	bne.n	800bf96 <__swbuf_r+0x2e>
 800bfd6:	4621      	mov	r1, r4
 800bfd8:	4628      	mov	r0, r5
 800bfda:	f7ff f937 	bl	800b24c <_fflush_r>
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	d0d9      	beq.n	800bf96 <__swbuf_r+0x2e>
 800bfe2:	e7d6      	b.n	800bf92 <__swbuf_r+0x2a>

0800bfe4 <__swsetup_r>:
 800bfe4:	b538      	push	{r3, r4, r5, lr}
 800bfe6:	4b29      	ldr	r3, [pc, #164]	@ (800c08c <__swsetup_r+0xa8>)
 800bfe8:	4605      	mov	r5, r0
 800bfea:	6818      	ldr	r0, [r3, #0]
 800bfec:	460c      	mov	r4, r1
 800bfee:	b118      	cbz	r0, 800bff8 <__swsetup_r+0x14>
 800bff0:	6a03      	ldr	r3, [r0, #32]
 800bff2:	b90b      	cbnz	r3, 800bff8 <__swsetup_r+0x14>
 800bff4:	f7fd ffcc 	bl	8009f90 <__sinit>
 800bff8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bffc:	0719      	lsls	r1, r3, #28
 800bffe:	d422      	bmi.n	800c046 <__swsetup_r+0x62>
 800c000:	06da      	lsls	r2, r3, #27
 800c002:	d407      	bmi.n	800c014 <__swsetup_r+0x30>
 800c004:	2209      	movs	r2, #9
 800c006:	602a      	str	r2, [r5, #0]
 800c008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c00c:	81a3      	strh	r3, [r4, #12]
 800c00e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c012:	e033      	b.n	800c07c <__swsetup_r+0x98>
 800c014:	0758      	lsls	r0, r3, #29
 800c016:	d512      	bpl.n	800c03e <__swsetup_r+0x5a>
 800c018:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c01a:	b141      	cbz	r1, 800c02e <__swsetup_r+0x4a>
 800c01c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c020:	4299      	cmp	r1, r3
 800c022:	d002      	beq.n	800c02a <__swsetup_r+0x46>
 800c024:	4628      	mov	r0, r5
 800c026:	f7ff fdd3 	bl	800bbd0 <_free_r>
 800c02a:	2300      	movs	r3, #0
 800c02c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c02e:	89a3      	ldrh	r3, [r4, #12]
 800c030:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c034:	81a3      	strh	r3, [r4, #12]
 800c036:	2300      	movs	r3, #0
 800c038:	6063      	str	r3, [r4, #4]
 800c03a:	6923      	ldr	r3, [r4, #16]
 800c03c:	6023      	str	r3, [r4, #0]
 800c03e:	89a3      	ldrh	r3, [r4, #12]
 800c040:	f043 0308 	orr.w	r3, r3, #8
 800c044:	81a3      	strh	r3, [r4, #12]
 800c046:	6923      	ldr	r3, [r4, #16]
 800c048:	b94b      	cbnz	r3, 800c05e <__swsetup_r+0x7a>
 800c04a:	89a3      	ldrh	r3, [r4, #12]
 800c04c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c054:	d003      	beq.n	800c05e <__swsetup_r+0x7a>
 800c056:	4621      	mov	r1, r4
 800c058:	4628      	mov	r0, r5
 800c05a:	f000 f83f 	bl	800c0dc <__smakebuf_r>
 800c05e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c062:	f013 0201 	ands.w	r2, r3, #1
 800c066:	d00a      	beq.n	800c07e <__swsetup_r+0x9a>
 800c068:	2200      	movs	r2, #0
 800c06a:	60a2      	str	r2, [r4, #8]
 800c06c:	6962      	ldr	r2, [r4, #20]
 800c06e:	4252      	negs	r2, r2
 800c070:	61a2      	str	r2, [r4, #24]
 800c072:	6922      	ldr	r2, [r4, #16]
 800c074:	b942      	cbnz	r2, 800c088 <__swsetup_r+0xa4>
 800c076:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c07a:	d1c5      	bne.n	800c008 <__swsetup_r+0x24>
 800c07c:	bd38      	pop	{r3, r4, r5, pc}
 800c07e:	0799      	lsls	r1, r3, #30
 800c080:	bf58      	it	pl
 800c082:	6962      	ldrpl	r2, [r4, #20]
 800c084:	60a2      	str	r2, [r4, #8]
 800c086:	e7f4      	b.n	800c072 <__swsetup_r+0x8e>
 800c088:	2000      	movs	r0, #0
 800c08a:	e7f7      	b.n	800c07c <__swsetup_r+0x98>
 800c08c:	200003d4 	.word	0x200003d4

0800c090 <__swhatbuf_r>:
 800c090:	b570      	push	{r4, r5, r6, lr}
 800c092:	460c      	mov	r4, r1
 800c094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c098:	2900      	cmp	r1, #0
 800c09a:	b096      	sub	sp, #88	@ 0x58
 800c09c:	4615      	mov	r5, r2
 800c09e:	461e      	mov	r6, r3
 800c0a0:	da0d      	bge.n	800c0be <__swhatbuf_r+0x2e>
 800c0a2:	89a3      	ldrh	r3, [r4, #12]
 800c0a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0a8:	f04f 0100 	mov.w	r1, #0
 800c0ac:	bf14      	ite	ne
 800c0ae:	2340      	movne	r3, #64	@ 0x40
 800c0b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	6031      	str	r1, [r6, #0]
 800c0b8:	602b      	str	r3, [r5, #0]
 800c0ba:	b016      	add	sp, #88	@ 0x58
 800c0bc:	bd70      	pop	{r4, r5, r6, pc}
 800c0be:	466a      	mov	r2, sp
 800c0c0:	f000 f89c 	bl	800c1fc <_fstat_r>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	dbec      	blt.n	800c0a2 <__swhatbuf_r+0x12>
 800c0c8:	9901      	ldr	r1, [sp, #4]
 800c0ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c0ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c0d2:	4259      	negs	r1, r3
 800c0d4:	4159      	adcs	r1, r3
 800c0d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0da:	e7eb      	b.n	800c0b4 <__swhatbuf_r+0x24>

0800c0dc <__smakebuf_r>:
 800c0dc:	898b      	ldrh	r3, [r1, #12]
 800c0de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c0e0:	079d      	lsls	r5, r3, #30
 800c0e2:	4606      	mov	r6, r0
 800c0e4:	460c      	mov	r4, r1
 800c0e6:	d507      	bpl.n	800c0f8 <__smakebuf_r+0x1c>
 800c0e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c0ec:	6023      	str	r3, [r4, #0]
 800c0ee:	6123      	str	r3, [r4, #16]
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	6163      	str	r3, [r4, #20]
 800c0f4:	b003      	add	sp, #12
 800c0f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0f8:	ab01      	add	r3, sp, #4
 800c0fa:	466a      	mov	r2, sp
 800c0fc:	f7ff ffc8 	bl	800c090 <__swhatbuf_r>
 800c100:	9f00      	ldr	r7, [sp, #0]
 800c102:	4605      	mov	r5, r0
 800c104:	4639      	mov	r1, r7
 800c106:	4630      	mov	r0, r6
 800c108:	f7fe ff9c 	bl	800b044 <_malloc_r>
 800c10c:	b948      	cbnz	r0, 800c122 <__smakebuf_r+0x46>
 800c10e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c112:	059a      	lsls	r2, r3, #22
 800c114:	d4ee      	bmi.n	800c0f4 <__smakebuf_r+0x18>
 800c116:	f023 0303 	bic.w	r3, r3, #3
 800c11a:	f043 0302 	orr.w	r3, r3, #2
 800c11e:	81a3      	strh	r3, [r4, #12]
 800c120:	e7e2      	b.n	800c0e8 <__smakebuf_r+0xc>
 800c122:	89a3      	ldrh	r3, [r4, #12]
 800c124:	6020      	str	r0, [r4, #0]
 800c126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c12a:	81a3      	strh	r3, [r4, #12]
 800c12c:	9b01      	ldr	r3, [sp, #4]
 800c12e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c132:	b15b      	cbz	r3, 800c14c <__smakebuf_r+0x70>
 800c134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c138:	4630      	mov	r0, r6
 800c13a:	f000 f83b 	bl	800c1b4 <_isatty_r>
 800c13e:	b128      	cbz	r0, 800c14c <__smakebuf_r+0x70>
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	f023 0303 	bic.w	r3, r3, #3
 800c146:	f043 0301 	orr.w	r3, r3, #1
 800c14a:	81a3      	strh	r3, [r4, #12]
 800c14c:	89a3      	ldrh	r3, [r4, #12]
 800c14e:	431d      	orrs	r5, r3
 800c150:	81a5      	strh	r5, [r4, #12]
 800c152:	e7cf      	b.n	800c0f4 <__smakebuf_r+0x18>

0800c154 <_raise_r>:
 800c154:	291f      	cmp	r1, #31
 800c156:	b538      	push	{r3, r4, r5, lr}
 800c158:	4605      	mov	r5, r0
 800c15a:	460c      	mov	r4, r1
 800c15c:	d904      	bls.n	800c168 <_raise_r+0x14>
 800c15e:	2316      	movs	r3, #22
 800c160:	6003      	str	r3, [r0, #0]
 800c162:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c166:	bd38      	pop	{r3, r4, r5, pc}
 800c168:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c16a:	b112      	cbz	r2, 800c172 <_raise_r+0x1e>
 800c16c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c170:	b94b      	cbnz	r3, 800c186 <_raise_r+0x32>
 800c172:	4628      	mov	r0, r5
 800c174:	f000 f840 	bl	800c1f8 <_getpid_r>
 800c178:	4622      	mov	r2, r4
 800c17a:	4601      	mov	r1, r0
 800c17c:	4628      	mov	r0, r5
 800c17e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c182:	f000 b827 	b.w	800c1d4 <_kill_r>
 800c186:	2b01      	cmp	r3, #1
 800c188:	d00a      	beq.n	800c1a0 <_raise_r+0x4c>
 800c18a:	1c59      	adds	r1, r3, #1
 800c18c:	d103      	bne.n	800c196 <_raise_r+0x42>
 800c18e:	2316      	movs	r3, #22
 800c190:	6003      	str	r3, [r0, #0]
 800c192:	2001      	movs	r0, #1
 800c194:	e7e7      	b.n	800c166 <_raise_r+0x12>
 800c196:	2100      	movs	r1, #0
 800c198:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c19c:	4620      	mov	r0, r4
 800c19e:	4798      	blx	r3
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	e7e0      	b.n	800c166 <_raise_r+0x12>

0800c1a4 <raise>:
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <raise+0xc>)
 800c1a6:	4601      	mov	r1, r0
 800c1a8:	6818      	ldr	r0, [r3, #0]
 800c1aa:	f7ff bfd3 	b.w	800c154 <_raise_r>
 800c1ae:	bf00      	nop
 800c1b0:	200003d4 	.word	0x200003d4

0800c1b4 <_isatty_r>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4d06      	ldr	r5, [pc, #24]	@ (800c1d0 <_isatty_r+0x1c>)
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	4604      	mov	r4, r0
 800c1bc:	4608      	mov	r0, r1
 800c1be:	602b      	str	r3, [r5, #0]
 800c1c0:	f7f5 fcbe 	bl	8001b40 <_isatty>
 800c1c4:	1c43      	adds	r3, r0, #1
 800c1c6:	d102      	bne.n	800c1ce <_isatty_r+0x1a>
 800c1c8:	682b      	ldr	r3, [r5, #0]
 800c1ca:	b103      	cbz	r3, 800c1ce <_isatty_r+0x1a>
 800c1cc:	6023      	str	r3, [r4, #0]
 800c1ce:	bd38      	pop	{r3, r4, r5, pc}
 800c1d0:	20000c6c 	.word	0x20000c6c

0800c1d4 <_kill_r>:
 800c1d4:	b538      	push	{r3, r4, r5, lr}
 800c1d6:	4d07      	ldr	r5, [pc, #28]	@ (800c1f4 <_kill_r+0x20>)
 800c1d8:	2300      	movs	r3, #0
 800c1da:	4604      	mov	r4, r0
 800c1dc:	4608      	mov	r0, r1
 800c1de:	4611      	mov	r1, r2
 800c1e0:	602b      	str	r3, [r5, #0]
 800c1e2:	f7f5 fc3d 	bl	8001a60 <_kill>
 800c1e6:	1c43      	adds	r3, r0, #1
 800c1e8:	d102      	bne.n	800c1f0 <_kill_r+0x1c>
 800c1ea:	682b      	ldr	r3, [r5, #0]
 800c1ec:	b103      	cbz	r3, 800c1f0 <_kill_r+0x1c>
 800c1ee:	6023      	str	r3, [r4, #0]
 800c1f0:	bd38      	pop	{r3, r4, r5, pc}
 800c1f2:	bf00      	nop
 800c1f4:	20000c6c 	.word	0x20000c6c

0800c1f8 <_getpid_r>:
 800c1f8:	f7f5 bc2a 	b.w	8001a50 <_getpid>

0800c1fc <_fstat_r>:
 800c1fc:	b538      	push	{r3, r4, r5, lr}
 800c1fe:	4d07      	ldr	r5, [pc, #28]	@ (800c21c <_fstat_r+0x20>)
 800c200:	2300      	movs	r3, #0
 800c202:	4604      	mov	r4, r0
 800c204:	4608      	mov	r0, r1
 800c206:	4611      	mov	r1, r2
 800c208:	602b      	str	r3, [r5, #0]
 800c20a:	f7f5 fc89 	bl	8001b20 <_fstat>
 800c20e:	1c43      	adds	r3, r0, #1
 800c210:	d102      	bne.n	800c218 <_fstat_r+0x1c>
 800c212:	682b      	ldr	r3, [r5, #0]
 800c214:	b103      	cbz	r3, 800c218 <_fstat_r+0x1c>
 800c216:	6023      	str	r3, [r4, #0]
 800c218:	bd38      	pop	{r3, r4, r5, pc}
 800c21a:	bf00      	nop
 800c21c:	20000c6c 	.word	0x20000c6c

0800c220 <_init>:
 800c220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c222:	bf00      	nop
 800c224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c226:	bc08      	pop	{r3}
 800c228:	469e      	mov	lr, r3
 800c22a:	4770      	bx	lr

0800c22c <_fini>:
 800c22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22e:	bf00      	nop
 800c230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c232:	bc08      	pop	{r3}
 800c234:	469e      	mov	lr, r3
 800c236:	4770      	bx	lr
