
D0003E_Lab_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  000007ac  00000840  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000007ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022b  00800104  00800104  00000844  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000844  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000874  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  000008b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000123c  00000000  00000000  0000095c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b6d  00000000  00000000  00001b98  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000699  00000000  00000000  00002705  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000270  00000000  00000000  00002da0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005a0  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b6f  00000000  00000000  000035b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  0000411f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 cb 01 	jmp	0x396	; 0x396 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 f0 01 	jmp	0x3e0	; 0x3e0 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	ec ea       	ldi	r30, 0xAC	; 172
  70:	f7 e0       	ldi	r31, 0x07	; 7
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a4 30       	cpi	r26, 0x04	; 4
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	a4 e0       	ldi	r26, 0x04	; 4
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	af 32       	cpi	r26, 0x2F	; 47
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 14 02 	call	0x428	; 0x428 <main>
  92:	0c 94 d4 03 	jmp	0x7a8	; 0x7a8 <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <init_lcd>:
int pp;
mutex test;

void init_lcd() {
	// LCD Enable (LCDEN) & Low Power Waveform (LCDAB)
	LCDCRA = (1<<LCDEN) | (1<<LCDAB) | (0<<LCDIF) | (0<<LCDIE) | (0<<LCDBL);
  9a:	80 ec       	ldi	r24, 0xC0	; 192
  9c:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>

	// external asynchronous clock source (LCDCS), 1/3 bias (LCD2B), 1/4 duty (LCDMUX1:0), 25 segments enabled (LCDPM2:0)
	LCDCRB = (1<<LCDCS) | (0<<LCD2B) | (1<<LCDMUX1) | (1<<LCDMUX0) | (1<<LCDPM2) | (1<<LCDPM1) | (1<<LCDPM0);
  a0:	87 eb       	ldi	r24, 0xB7	; 183
  a2:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>

	// prescaler setting N=16 (LCDPS2:0), clock divider setting D=8 (LCDCD2:0)
	LCDFRR = (0<<LCDPS2) | (0<<LCDPS1) | (0<<LCDPS0) | (1<<LCDCD2) | (1<<LCDCD1) | (1<<LCDCD0);
  a6:	87 e0       	ldi	r24, 0x07	; 7
  a8:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>

	// drive time 300 microseconds (LCDDC2:0), contrast control voltage 3.35 V (LCDCC3:0)
	LCDCCR = (0<<LCDDC2) | (0<<LCDDC1) | (0<<LCDDC0) | (1<<LCDCC3) | (1<<LCDCC2) | (1<<LCDCC1) | (1<<LCDCC0);
  ac:	8f e0       	ldi	r24, 0x0F	; 15
  ae:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
  b2:	08 95       	ret

000000b4 <digitLookUp>:

}

uint16_t digitLookUp(uint8_t c) {
  b4:	cf 93       	push	r28
  b6:	df 93       	push	r29
  b8:	cd b7       	in	r28, 0x3d	; 61
  ba:	de b7       	in	r29, 0x3e	; 62
  bc:	64 97       	sbiw	r28, 0x14	; 20
  be:	0f b6       	in	r0, 0x3f	; 63
  c0:	f8 94       	cli
  c2:	de bf       	out	0x3e, r29	; 62
  c4:	0f be       	out	0x3f, r0	; 63
  c6:	cd bf       	out	0x3d, r28	; 61

	if(c < 48 || c > 57) {
  c8:	90 ed       	ldi	r25, 0xD0	; 208
  ca:	98 0f       	add	r25, r24
  cc:	9a 30       	cpi	r25, 0x0A	; 10
  ce:	90 f5       	brcc	.+100    	; 0x134 <digitLookUp+0x80>
		return 0;
	}

	uint16_t binary[10];

	binary[0] = 0b0001010101010001; // 0
  d0:	21 e5       	ldi	r18, 0x51	; 81
  d2:	35 e1       	ldi	r19, 0x15	; 21
  d4:	3a 83       	std	Y+2, r19	; 0x02
  d6:	29 83       	std	Y+1, r18	; 0x01
	binary[1] = 0b0000000100010000; // 1
  d8:	20 e1       	ldi	r18, 0x10	; 16
  da:	31 e0       	ldi	r19, 0x01	; 1
  dc:	3c 83       	std	Y+4, r19	; 0x04
  de:	2b 83       	std	Y+3, r18	; 0x03
	binary[2] = 0b0001000111100001; // 2
  e0:	21 ee       	ldi	r18, 0xE1	; 225
  e2:	31 e1       	ldi	r19, 0x11	; 17
  e4:	3e 83       	std	Y+6, r19	; 0x06
  e6:	2d 83       	std	Y+5, r18	; 0x05
	binary[3] = 0b0001000110110001; // 3
  e8:	21 eb       	ldi	r18, 0xB1	; 177
  ea:	31 e1       	ldi	r19, 0x11	; 17
  ec:	38 87       	std	Y+8, r19	; 0x08
  ee:	2f 83       	std	Y+7, r18	; 0x07
	binary[4] = 0b0000010110110000; // 4
  f0:	20 eb       	ldi	r18, 0xB0	; 176
  f2:	35 e0       	ldi	r19, 0x05	; 5
  f4:	3a 87       	std	Y+10, r19	; 0x0a
  f6:	29 87       	std	Y+9, r18	; 0x09
	binary[5] = 0b0001010010110001; // 5
  f8:	21 eb       	ldi	r18, 0xB1	; 177
  fa:	34 e1       	ldi	r19, 0x14	; 20
  fc:	3c 87       	std	Y+12, r19	; 0x0c
  fe:	2b 87       	std	Y+11, r18	; 0x0b
	binary[6] = 0b0001010011110001; // 6
 100:	21 ef       	ldi	r18, 0xF1	; 241
 102:	34 e1       	ldi	r19, 0x14	; 20
 104:	3e 87       	std	Y+14, r19	; 0x0e
 106:	2d 87       	std	Y+13, r18	; 0x0d
	binary[7] = 0b0001000100010000; // 7
 108:	20 e1       	ldi	r18, 0x10	; 16
 10a:	31 e1       	ldi	r19, 0x11	; 17
 10c:	38 8b       	std	Y+16, r19	; 0x10
 10e:	2f 87       	std	Y+15, r18	; 0x0f
	binary[8] = 0b0001010111110001; // 8
 110:	21 ef       	ldi	r18, 0xF1	; 241
 112:	35 e1       	ldi	r19, 0x15	; 21
 114:	3a 8b       	std	Y+18, r19	; 0x12
 116:	29 8b       	std	Y+17, r18	; 0x11
	binary[9] = 0b0001010110110000; // 9
 118:	20 eb       	ldi	r18, 0xB0	; 176
 11a:	35 e1       	ldi	r19, 0x15	; 21
 11c:	3c 8b       	std	Y+20, r19	; 0x14
 11e:	2b 8b       	std	Y+19, r18	; 0x13
	binary[10] = '\0';

	return binary[(c - 48)];
 120:	e8 2f       	mov	r30, r24
 122:	f0 e0       	ldi	r31, 0x00	; 0
 124:	f0 97       	sbiw	r30, 0x30	; 48
 126:	ee 0f       	add	r30, r30
 128:	ff 1f       	adc	r31, r31
 12a:	ec 0f       	add	r30, r28
 12c:	fd 1f       	adc	r31, r29
 12e:	81 81       	ldd	r24, Z+1	; 0x01
 130:	92 81       	ldd	r25, Z+2	; 0x02
 132:	02 c0       	rjmp	.+4      	; 0x138 <digitLookUp+0x84>
}

uint16_t digitLookUp(uint8_t c) {

	if(c < 48 || c > 57) {
		return 0;
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	90 e0       	ldi	r25, 0x00	; 0
	binary[8] = 0b0001010111110001; // 8
	binary[9] = 0b0001010110110000; // 9
	binary[10] = '\0';

	return binary[(c - 48)];
}
 138:	64 96       	adiw	r28, 0x14	; 20
 13a:	0f b6       	in	r0, 0x3f	; 63
 13c:	f8 94       	cli
 13e:	de bf       	out	0x3e, r29	; 62
 140:	0f be       	out	0x3f, r0	; 63
 142:	cd bf       	out	0x3d, r28	; 61
 144:	df 91       	pop	r29
 146:	cf 91       	pop	r28
 148:	08 95       	ret

0000014a <writeChar>:
void writeChar(char ch, int pos) {
 14a:	cf 93       	push	r28
 14c:	df 93       	push	r29
 14e:	eb 01       	movw	r28, r22
	// If pos is less than zero or greater than 5, do nothing
	if(pos < 0 || pos > 5) {
 150:	66 30       	cpi	r22, 0x06	; 6
 152:	71 05       	cpc	r23, r1
 154:	d8 f5       	brcc	.+118    	; 0x1cc <writeChar+0x82>

	uint16_t digitBinary = 0;
	uint8_t nibble_0 = 0, nibble_1 = 0, nibble_2 = 0, nibble_3 = 0, oldValue = 0, mask = 0, increment = 0;

	// Fetch the value needed to display number "ch" in LCDDRx
	digitBinary = digitLookUp(ch);
 156:	0e 94 5a 00 	call	0xb4	; 0xb4 <digitLookUp>

	// Bitshift 1 bit to get valid values for incrementing the pointer
	increment = pos >> 1;
 15a:	fe 01       	movw	r30, r28
 15c:	f5 95       	asr	r31
 15e:	e7 95       	ror	r30

	// Depending on if the value of pos is even or odd we adjust the nibbles
	// and mask correctly
	if((pos % 2) == 0) {
 160:	c0 fd       	sbrc	r28, 0
 162:	11 c0       	rjmp	.+34     	; 0x186 <writeChar+0x3c>
		nibble_0 = 0b00001111 & (digitBinary >> 12);
 164:	59 2f       	mov	r21, r25
 166:	52 95       	swap	r21
 168:	5f 70       	andi	r21, 0x0F	; 15
		nibble_1 = 0b00001111 & (digitBinary >> 8);
 16a:	49 2f       	mov	r20, r25
 16c:	4f 70       	andi	r20, 0x0F	; 15
		nibble_2 = 0b00001111 & (digitBinary >> 4);
 16e:	9c 01       	movw	r18, r24
 170:	32 95       	swap	r19
 172:	22 95       	swap	r18
 174:	2f 70       	andi	r18, 0x0F	; 15
 176:	23 27       	eor	r18, r19
 178:	3f 70       	andi	r19, 0x0F	; 15
 17a:	23 27       	eor	r18, r19
 17c:	32 2f       	mov	r19, r18
 17e:	3f 70       	andi	r19, 0x0F	; 15
		nibble_3 = 0b00001111 & digitBinary;
 180:	8f 70       	andi	r24, 0x0F	; 15
		// This mask is needed to preserve what is on the right side of
		// LCDDRx
		mask = 0b11110000;
 182:	90 ef       	ldi	r25, 0xF0	; 240
 184:	10 c0       	rjmp	.+32     	; 0x1a6 <writeChar+0x5c>
	} else {
		nibble_0 = 0b11110000 & (digitBinary >> 8);
 186:	59 2f       	mov	r21, r25
 188:	50 7f       	andi	r21, 0xF0	; 240
		nibble_1 = 0b11110000 & (digitBinary >> 4);
 18a:	9c 01       	movw	r18, r24
 18c:	32 95       	swap	r19
 18e:	22 95       	swap	r18
 190:	2f 70       	andi	r18, 0x0F	; 15
 192:	23 27       	eor	r18, r19
 194:	3f 70       	andi	r19, 0x0F	; 15
 196:	23 27       	eor	r18, r19
 198:	42 2f       	mov	r20, r18
 19a:	40 7f       	andi	r20, 0xF0	; 240
		nibble_2 = 0b11110000 & digitBinary;
 19c:	38 2f       	mov	r19, r24
 19e:	30 7f       	andi	r19, 0xF0	; 240
		nibble_3 = 0b11110000 & (digitBinary << 4);
 1a0:	82 95       	swap	r24
 1a2:	80 7f       	andi	r24, 0xF0	; 240
		// Mask needed to preserve what is on the left side of LCDDRx
		mask = 0b00001111;
 1a4:	9f e0       	ldi	r25, 0x0F	; 15
 1a6:	ff 27       	eor	r31, r31
	// Create a pointer and assign the memory address of LCDDR0
	// (is volatile really needed?)
	volatile uint8_t *LCDDRAddress = &LCDDR0;
	// Increment the pointers memory address with the value calculated earlier
	// This is needed to be able to use LCDDR0+x, LCDDR1+x, LCDDR2+x etc.
	LCDDRAddress = (LCDDRAddress + increment);
 1a8:	e4 51       	subi	r30, 0x14	; 20
 1aa:	ff 4f       	sbci	r31, 0xFF	; 255
	// Preserve the old value by using a mask
	oldValue = mask & *LCDDRAddress;
 1ac:	20 81       	ld	r18, Z
 1ae:	29 23       	and	r18, r25
	// Add the nibble using OR
	*LCDDRAddress = oldValue | nibble_0;
 1b0:	25 2b       	or	r18, r21
 1b2:	20 83       	st	Z, r18
	// Increase the memory address of the pointer with 5 to be able to
	// use LCDDRx+5
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 1b4:	25 81       	ldd	r18, Z+5	; 0x05
 1b6:	29 23       	and	r18, r25
	*LCDDRAddress = oldValue | nibble_1;
 1b8:	24 2b       	or	r18, r20
 1ba:	25 83       	std	Z+5, r18	; 0x05
	// Increase with 5 to be able to use LCDDRx+10
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 1bc:	22 85       	ldd	r18, Z+10	; 0x0a
 1be:	29 23       	and	r18, r25
	*LCDDRAddress = oldValue | nibble_2;
 1c0:	23 2b       	or	r18, r19
 1c2:	22 87       	std	Z+10, r18	; 0x0a
	// Increase with 5 to be able to use LCDDRx+15
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 1c4:	27 85       	ldd	r18, Z+15	; 0x0f
 1c6:	92 23       	and	r25, r18
	*LCDDRAddress = oldValue | nibble_3;
 1c8:	89 2b       	or	r24, r25
 1ca:	87 87       	std	Z+15, r24	; 0x0f

}
 1cc:	df 91       	pop	r29
 1ce:	cf 91       	pop	r28
 1d0:	08 95       	ret

000001d2 <is_prime>:

bool is_prime(long i) {
 1d2:	4f 92       	push	r4
 1d4:	5f 92       	push	r5
 1d6:	6f 92       	push	r6
 1d8:	7f 92       	push	r7
 1da:	8f 92       	push	r8
 1dc:	9f 92       	push	r9
 1de:	af 92       	push	r10
 1e0:	bf 92       	push	r11
 1e2:	cf 92       	push	r12
 1e4:	df 92       	push	r13
 1e6:	ef 92       	push	r14
 1e8:	ff 92       	push	r15
 1ea:	0f 93       	push	r16
 1ec:	1f 93       	push	r17
 1ee:	cf 93       	push	r28
 1f0:	df 93       	push	r29
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
 1f2:	2b 01       	movw	r4, r22
 1f4:	3c 01       	movw	r6, r24
 1f6:	99 23       	and	r25, r25
 1f8:	2c f4       	brge	.+10     	; 0x204 <is_prime+0x32>
 1fa:	2f ef       	ldi	r18, 0xFF	; 255
 1fc:	42 1a       	sub	r4, r18
 1fe:	52 0a       	sbc	r5, r18
 200:	62 0a       	sbc	r6, r18
 202:	72 0a       	sbc	r7, r18
 204:	75 94       	asr	r7
 206:	67 94       	ror	r6
 208:	57 94       	ror	r5
 20a:	47 94       	ror	r4
 20c:	53 01       	movw	r10, r6
 20e:	42 01       	movw	r8, r4
 210:	22 e0       	ldi	r18, 0x02	; 2
 212:	42 16       	cp	r4, r18
 214:	51 04       	cpc	r5, r1
 216:	61 04       	cpc	r6, r1
 218:	71 04       	cpc	r7, r1
 21a:	18 f1       	brcs	.+70     	; 0x262 <is_prime+0x90>
		if(i%c == 0) {
 21c:	c6 2f       	mov	r28, r22
 21e:	d7 2f       	mov	r29, r23
 220:	18 2f       	mov	r17, r24
 222:	09 2f       	mov	r16, r25
 224:	60 ff       	sbrs	r22, 0
 226:	2f c0       	rjmp	.+94     	; 0x286 <is_prime+0xb4>
 228:	c1 2c       	mov	r12, r1
 22a:	d1 2c       	mov	r13, r1
 22c:	76 01       	movw	r14, r12
 22e:	68 94       	set
 230:	c1 f8       	bld	r12, 1
 232:	0c c0       	rjmp	.+24     	; 0x24c <is_prime+0x7a>
 234:	6c 2f       	mov	r22, r28
 236:	7d 2f       	mov	r23, r29
 238:	81 2f       	mov	r24, r17
 23a:	90 2f       	mov	r25, r16
 23c:	a7 01       	movw	r20, r14
 23e:	96 01       	movw	r18, r12
 240:	0e 94 52 03 	call	0x6a4	; 0x6a4 <__udivmodsi4>
 244:	67 2b       	or	r22, r23
 246:	68 2b       	or	r22, r24
 248:	69 2b       	or	r22, r25
 24a:	f9 f0       	breq	.+62     	; 0x28a <is_prime+0xb8>
}

bool is_prime(long i) {
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
 24c:	8f ef       	ldi	r24, 0xFF	; 255
 24e:	c8 1a       	sub	r12, r24
 250:	d8 0a       	sbc	r13, r24
 252:	e8 0a       	sbc	r14, r24
 254:	f8 0a       	sbc	r15, r24
 256:	8c 14       	cp	r8, r12
 258:	9d 04       	cpc	r9, r13
 25a:	ae 04       	cpc	r10, r14
 25c:	bf 04       	cpc	r11, r15
 25e:	50 f7       	brcc	.-44     	; 0x234 <is_prime+0x62>
 260:	05 c0       	rjmp	.+10     	; 0x26c <is_prime+0x9a>
 262:	c1 2c       	mov	r12, r1
 264:	d1 2c       	mov	r13, r1
 266:	76 01       	movw	r14, r12
 268:	68 94       	set
 26a:	c1 f8       	bld	r12, 1
			// Return false as the value of i is not a prime number
			return false;
		}
	}

	if(c == i/2 + 1) {
 26c:	2f ef       	ldi	r18, 0xFF	; 255
 26e:	42 1a       	sub	r4, r18
 270:	52 0a       	sbc	r5, r18
 272:	62 0a       	sbc	r6, r18
 274:	72 0a       	sbc	r7, r18
 276:	81 e0       	ldi	r24, 0x01	; 1
 278:	c4 14       	cp	r12, r4
 27a:	d5 04       	cpc	r13, r5
 27c:	e6 04       	cpc	r14, r6
 27e:	f7 04       	cpc	r15, r7
 280:	29 f0       	breq	.+10     	; 0x28c <is_prime+0xba>
 282:	80 e0       	ldi	r24, 0x00	; 0
 284:	03 c0       	rjmp	.+6      	; 0x28c <is_prime+0xba>
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
		if(i%c == 0) {
			// Return false as the value of i is not a prime number
			return false;
 286:	80 e0       	ldi	r24, 0x00	; 0
 288:	01 c0       	rjmp	.+2      	; 0x28c <is_prime+0xba>
 28a:	80 e0       	ldi	r24, 0x00	; 0
		// Return true as "i" is a prime number
		return true;
	}

	return false;
}
 28c:	df 91       	pop	r29
 28e:	cf 91       	pop	r28
 290:	1f 91       	pop	r17
 292:	0f 91       	pop	r16
 294:	ff 90       	pop	r15
 296:	ef 90       	pop	r14
 298:	df 90       	pop	r13
 29a:	cf 90       	pop	r12
 29c:	bf 90       	pop	r11
 29e:	af 90       	pop	r10
 2a0:	9f 90       	pop	r9
 2a2:	8f 90       	pop	r8
 2a4:	7f 90       	pop	r7
 2a6:	6f 90       	pop	r6
 2a8:	5f 90       	pop	r5
 2aa:	4f 90       	pop	r4
 2ac:	08 95       	ret

000002ae <printAt>:

void printAt(long num, int pos) {
 2ae:	cf 92       	push	r12
 2b0:	df 92       	push	r13
 2b2:	ef 92       	push	r14
 2b4:	ff 92       	push	r15
 2b6:	0f 93       	push	r16
 2b8:	1f 93       	push	r17
 2ba:	cf 93       	push	r28
 2bc:	df 93       	push	r29
 2be:	00 d0       	rcall	.+0      	; 0x2c0 <printAt+0x12>
 2c0:	cd b7       	in	r28, 0x3d	; 61
 2c2:	de b7       	in	r29, 0x3e	; 62
 2c4:	6b 01       	movw	r12, r22
 2c6:	7c 01       	movw	r14, r24
 2c8:	8a 01       	movw	r16, r20
    pp = pos;
 2ca:	50 93 09 01 	sts	0x0109, r21	; 0x800109 <pp+0x1>
 2ce:	40 93 08 01 	sts	0x0108, r20	; 0x800108 <pp>
    writeChar( (num % 100) / 10 + '0', pp);
 2d2:	24 e6       	ldi	r18, 0x64	; 100
 2d4:	30 e0       	ldi	r19, 0x00	; 0
 2d6:	40 e0       	ldi	r20, 0x00	; 0
 2d8:	50 e0       	ldi	r21, 0x00	; 0
 2da:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__divmodsi4>
 2de:	2a e0       	ldi	r18, 0x0A	; 10
 2e0:	30 e0       	ldi	r19, 0x00	; 0
 2e2:	40 e0       	ldi	r20, 0x00	; 0
 2e4:	50 e0       	ldi	r21, 0x00	; 0
 2e6:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__divmodsi4>
 2ea:	b8 01       	movw	r22, r16
 2ec:	80 e3       	ldi	r24, 0x30	; 48
 2ee:	82 0f       	add	r24, r18
 2f0:	0e 94 a5 00 	call	0x14a	; 0x14a <writeChar>
	for(volatile int i = 0; i < 1000; i++) {}
 2f4:	1a 82       	std	Y+2, r1	; 0x02
 2f6:	19 82       	std	Y+1, r1	; 0x01
 2f8:	89 81       	ldd	r24, Y+1	; 0x01
 2fa:	9a 81       	ldd	r25, Y+2	; 0x02
 2fc:	88 3e       	cpi	r24, 0xE8	; 232
 2fe:	93 40       	sbci	r25, 0x03	; 3
 300:	54 f4       	brge	.+20     	; 0x316 <printAt+0x68>
 302:	89 81       	ldd	r24, Y+1	; 0x01
 304:	9a 81       	ldd	r25, Y+2	; 0x02
 306:	01 96       	adiw	r24, 0x01	; 1
 308:	9a 83       	std	Y+2, r25	; 0x02
 30a:	89 83       	std	Y+1, r24	; 0x01
 30c:	89 81       	ldd	r24, Y+1	; 0x01
 30e:	9a 81       	ldd	r25, Y+2	; 0x02
 310:	88 3e       	cpi	r24, 0xE8	; 232
 312:	93 40       	sbci	r25, 0x03	; 3
 314:	b4 f3       	brlt	.-20     	; 0x302 <printAt+0x54>
    pp++;
 316:	00 91 08 01 	lds	r16, 0x0108	; 0x800108 <pp>
 31a:	10 91 09 01 	lds	r17, 0x0109	; 0x800109 <pp+0x1>
 31e:	0f 5f       	subi	r16, 0xFF	; 255
 320:	1f 4f       	sbci	r17, 0xFF	; 255
 322:	10 93 09 01 	sts	0x0109, r17	; 0x800109 <pp+0x1>
 326:	00 93 08 01 	sts	0x0108, r16	; 0x800108 <pp>
    writeChar( num % 10 + '0', pp);
 32a:	c7 01       	movw	r24, r14
 32c:	b6 01       	movw	r22, r12
 32e:	2a e0       	ldi	r18, 0x0A	; 10
 330:	30 e0       	ldi	r19, 0x00	; 0
 332:	40 e0       	ldi	r20, 0x00	; 0
 334:	50 e0       	ldi	r21, 0x00	; 0
 336:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__divmodsi4>
 33a:	86 2f       	mov	r24, r22
 33c:	b8 01       	movw	r22, r16
 33e:	80 5d       	subi	r24, 0xD0	; 208
 340:	0e 94 a5 00 	call	0x14a	; 0x14a <writeChar>
}
 344:	0f 90       	pop	r0
 346:	0f 90       	pop	r0
 348:	df 91       	pop	r29
 34a:	cf 91       	pop	r28
 34c:	1f 91       	pop	r17
 34e:	0f 91       	pop	r16
 350:	ff 90       	pop	r15
 352:	ef 90       	pop	r14
 354:	df 90       	pop	r13
 356:	cf 90       	pop	r12
 358:	08 95       	ret

0000035a <computePrimes>:

void computePrimes(int pos) {
 35a:	ec 01       	movw	r28, r24
    long n;

    for(n = 1; ; n++) {
 35c:	c1 2c       	mov	r12, r1
 35e:	d1 2c       	mov	r13, r1
 360:	76 01       	movw	r14, r12
 362:	c3 94       	inc	r12
        if (is_prime(n)) {
 364:	c7 01       	movw	r24, r14
 366:	b6 01       	movw	r22, r12
 368:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <is_prime>
 36c:	88 23       	and	r24, r24
 36e:	69 f0       	breq	.+26     	; 0x38a <computePrimes+0x30>
	        lock(&test);
 370:	8a e0       	ldi	r24, 0x0A	; 10
 372:	91 e0       	ldi	r25, 0x01	; 1
 374:	0e 94 0b 03 	call	0x616	; 0x616 <lock>
            printAt(n, pos);
 378:	ae 01       	movw	r20, r28
 37a:	c7 01       	movw	r24, r14
 37c:	b6 01       	movw	r22, r12
 37e:	0e 94 57 01 	call	0x2ae	; 0x2ae <printAt>
            //yield();
            unlock(&test);
 382:	8a e0       	ldi	r24, 0x0A	; 10
 384:	91 e0       	ldi	r25, 0x01	; 1
 386:	0e 94 2f 03 	call	0x65e	; 0x65e <unlock>
}

void computePrimes(int pos) {
    long n;

    for(n = 1; ; n++) {
 38a:	8f ef       	ldi	r24, 0xFF	; 255
 38c:	c8 1a       	sub	r12, r24
 38e:	d8 0a       	sbc	r13, r24
 390:	e8 0a       	sbc	r14, r24
 392:	f8 0a       	sbc	r15, r24
	        lock(&test);
            printAt(n, pos);
            //yield();
            unlock(&test);
        }
    }
 394:	e7 cf       	rjmp	.-50     	; 0x364 <computePrimes+0xa>

00000396 <__vector_3>:
}

ISR(PCINT1_vect) {
 396:	1f 92       	push	r1
 398:	0f 92       	push	r0
 39a:	0f b6       	in	r0, 0x3f	; 63
 39c:	0f 92       	push	r0
 39e:	11 24       	eor	r1, r1
 3a0:	2f 93       	push	r18
 3a2:	3f 93       	push	r19
 3a4:	4f 93       	push	r20
 3a6:	5f 93       	push	r21
 3a8:	6f 93       	push	r22
 3aa:	7f 93       	push	r23
 3ac:	8f 93       	push	r24
 3ae:	9f 93       	push	r25
 3b0:	af 93       	push	r26
 3b2:	bf 93       	push	r27
 3b4:	ef 93       	push	r30
 3b6:	ff 93       	push	r31
//code for interrupt handler
	if((PINB >> 7) == 0) {
 3b8:	1f 9b       	sbis	0x03, 7	; 3
		yield();
 3ba:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <yield>
	}
}
 3be:	ff 91       	pop	r31
 3c0:	ef 91       	pop	r30
 3c2:	bf 91       	pop	r27
 3c4:	af 91       	pop	r26
 3c6:	9f 91       	pop	r25
 3c8:	8f 91       	pop	r24
 3ca:	7f 91       	pop	r23
 3cc:	6f 91       	pop	r22
 3ce:	5f 91       	pop	r21
 3d0:	4f 91       	pop	r20
 3d2:	3f 91       	pop	r19
 3d4:	2f 91       	pop	r18
 3d6:	0f 90       	pop	r0
 3d8:	0f be       	out	0x3f, r0	; 63
 3da:	0f 90       	pop	r0
 3dc:	1f 90       	pop	r1
 3de:	18 95       	reti

000003e0 <__vector_7>:

ISR(TIMER1_COMPA_vect) {
 3e0:	1f 92       	push	r1
 3e2:	0f 92       	push	r0
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	0f 92       	push	r0
 3e8:	11 24       	eor	r1, r1
 3ea:	2f 93       	push	r18
 3ec:	3f 93       	push	r19
 3ee:	4f 93       	push	r20
 3f0:	5f 93       	push	r21
 3f2:	6f 93       	push	r22
 3f4:	7f 93       	push	r23
 3f6:	8f 93       	push	r24
 3f8:	9f 93       	push	r25
 3fa:	af 93       	push	r26
 3fc:	bf 93       	push	r27
 3fe:	ef 93       	push	r30
 400:	ff 93       	push	r31
	yield();
 402:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <yield>
}
 406:	ff 91       	pop	r31
 408:	ef 91       	pop	r30
 40a:	bf 91       	pop	r27
 40c:	af 91       	pop	r26
 40e:	9f 91       	pop	r25
 410:	8f 91       	pop	r24
 412:	7f 91       	pop	r23
 414:	6f 91       	pop	r22
 416:	5f 91       	pop	r21
 418:	4f 91       	pop	r20
 41a:	3f 91       	pop	r19
 41c:	2f 91       	pop	r18
 41e:	0f 90       	pop	r0
 420:	0f be       	out	0x3f, r0	; 63
 422:	0f 90       	pop	r0
 424:	1f 90       	pop	r1
 426:	18 95       	reti

00000428 <main>:

int main() {
	// Setup the clockspeed
	CLKPR  = 0x80;
 428:	e1 e6       	ldi	r30, 0x61	; 97
 42a:	f0 e0       	ldi	r31, 0x00	; 0
 42c:	80 e8       	ldi	r24, 0x80	; 128
 42e:	80 83       	st	Z, r24
	CLKPR  = 0x00;
 430:	10 82       	st	Z, r1

	init_lcd();
 432:	0e 94 4d 00 	call	0x9a	; 0x9a <init_lcd>

    spawn(computePrimes, 0);
 436:	60 e0       	ldi	r22, 0x00	; 0
 438:	70 e0       	ldi	r23, 0x00	; 0
 43a:	8d ea       	ldi	r24, 0xAD	; 173
 43c:	91 e0       	ldi	r25, 0x01	; 1
 43e:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <spawn>
    computePrimes(3);
 442:	83 e0       	ldi	r24, 0x03	; 3
 444:	90 e0       	ldi	r25, 0x00	; 0
 446:	0e 94 ad 01 	call	0x35a	; 0x35a <computePrimes>

0000044a <enqueue>:

    initialized = 1;
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 44a:	dc 01       	movw	r26, r24
 44c:	15 96       	adiw	r26, 0x05	; 5
 44e:	1c 92       	st	X, r1
 450:	1e 92       	st	-X, r1
 452:	14 97       	sbiw	r26, 0x04	; 4
    if (*queue == NULL) {
 454:	db 01       	movw	r26, r22
 456:	ed 91       	ld	r30, X+
 458:	fc 91       	ld	r31, X
 45a:	11 97       	sbiw	r26, 0x01	; 1
 45c:	30 97       	sbiw	r30, 0x00	; 0
 45e:	21 f4       	brne	.+8      	; 0x468 <enqueue+0x1e>
        *queue = p;
 460:	8d 93       	st	X+, r24
 462:	9c 93       	st	X, r25
 464:	08 95       	ret
    } else {
        thread q = *queue;
        while (q->next)
            q = q->next;
 466:	f9 01       	movw	r30, r18
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 468:	24 81       	ldd	r18, Z+4	; 0x04
 46a:	35 81       	ldd	r19, Z+5	; 0x05
 46c:	21 15       	cp	r18, r1
 46e:	31 05       	cpc	r19, r1
 470:	d1 f7       	brne	.-12     	; 0x466 <enqueue+0x1c>
            q = q->next;
        q->next = p;
 472:	95 83       	std	Z+5, r25	; 0x05
 474:	84 83       	std	Z+4, r24	; 0x04
 476:	08 95       	ret

00000478 <dispatch>:
        while (1) ;  // not much else to do...
    }
    return p;
}

static void dispatch(thread next) {
 478:	cf 93       	push	r28
 47a:	df 93       	push	r29
 47c:	00 d0       	rcall	.+0      	; 0x47e <dispatch+0x6>
 47e:	cd b7       	in	r28, 0x3d	; 61
 480:	de b7       	in	r29, 0x3e	; 62
 482:	9a 83       	std	Y+2, r25	; 0x02
 484:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 486:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 48a:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 48e:	06 96       	adiw	r24, 0x06	; 6
 490:	0e 94 93 03 	call	0x726	; 0x726 <setjmp>
 494:	89 2b       	or	r24, r25
 496:	59 f4       	brne	.+22     	; 0x4ae <dispatch+0x36>
        current = next;
 498:	89 81       	ldd	r24, Y+1	; 0x01
 49a:	9a 81       	ldd	r25, Y+2	; 0x02
 49c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 4a0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
        longjmp(next->context,1);
 4a4:	61 e0       	ldi	r22, 0x01	; 1
 4a6:	70 e0       	ldi	r23, 0x00	; 0
 4a8:	06 96       	adiw	r24, 0x06	; 6
 4aa:	0e 94 b3 03 	call	0x766	; 0x766 <longjmp>
    }
}
 4ae:	0f 90       	pop	r0
 4b0:	0f 90       	pop	r0
 4b2:	df 91       	pop	r29
 4b4:	cf 91       	pop	r28
 4b6:	08 95       	ret

000004b8 <spawn>:

void spawn(void (* function)(int), int arg) {
 4b8:	cf 93       	push	r28
 4ba:	df 93       	push	r29
 4bc:	00 d0       	rcall	.+0      	; 0x4be <spawn+0x6>
 4be:	cd b7       	in	r28, 0x3d	; 61
 4c0:	de b7       	in	r29, 0x3e	; 62
    thread newp;

    DISABLE();
 4c2:	f8 94       	cli
    if (!initialized) initialize();
 4c4:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <__data_end>
 4c8:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <__data_end+0x1>
 4cc:	23 2b       	or	r18, r19
 4ce:	71 f5       	brne	.+92     	; 0x52c <__stack+0x2d>
int initialized = 0;

static void initialize(void) {
    int i;
    for (i=0; i<NTHREADS-1; i++)
        threads[i].next = &threads[i+1];
 4d0:	28 ee       	ldi	r18, 0xE8	; 232
 4d2:	31 e0       	ldi	r19, 0x01	; 1
 4d4:	30 93 80 01 	sts	0x0180, r19	; 0x800180 <threads+0x5>
 4d8:	20 93 7f 01 	sts	0x017F, r18	; 0x80017f <threads+0x4>
 4dc:	25 e5       	ldi	r18, 0x55	; 85
 4de:	32 e0       	ldi	r19, 0x02	; 2
 4e0:	30 93 ed 01 	sts	0x01ED, r19	; 0x8001ed <threads+0x72>
 4e4:	20 93 ec 01 	sts	0x01EC, r18	; 0x8001ec <threads+0x71>
 4e8:	22 ec       	ldi	r18, 0xC2	; 194
 4ea:	32 e0       	ldi	r19, 0x02	; 2
 4ec:	30 93 5a 02 	sts	0x025A, r19	; 0x80025a <threads+0xdf>
 4f0:	20 93 59 02 	sts	0x0259, r18	; 0x800259 <threads+0xde>
    threads[NTHREADS-1].next = NULL;
 4f4:	10 92 c7 02 	sts	0x02C7, r1	; 0x8002c7 <threads+0x14c>
 4f8:	10 92 c6 02 	sts	0x02C6, r1	; 0x8002c6 <threads+0x14b>

	PORTB = (1<<PB7);
 4fc:	20 e8       	ldi	r18, 0x80	; 128
 4fe:	25 b9       	out	0x05, r18	; 5
	// Pin Change Enable Mask (PCINT15)
	PCMSK1 = (1<<PCINT15);
 500:	20 93 6c 00 	sts	0x006C, r18	; 0x80006c <__TEXT_REGION_LENGTH__+0x7e006c>
	// External Interrupt Mask Register (EIMSK)
	EIMSK = (1<<PCIE1);
 504:	2d bb       	out	0x1d, r18	; 29
	// Timer 1 with 1024 prescaler with CTC (WGM13, WGM12)
	TCCR1B = (0<<WGM13) | (1<<WGM12) | (1<<CS12) | (0<<CS11) | (1<<CS10);
 506:	2d e0       	ldi	r18, 0x0D	; 13
 508:	20 93 81 00 	sts	0x0081, r18	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	 * 7812,5 / 1000 * 50 = 390,625
	 * 391 = 50 ms
	 * 391 = 0b110000111
	 */
	// Set Timer1 Output Compare A
	TIMSK1 = (1<<OCIE1A);
 50c:	22 e0       	ldi	r18, 0x02	; 2
 50e:	20 93 6f 00 	sts	0x006F, r18	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	// Set Output Compare Register 1 A to 391 in binary
	OCR1AL = 0b110000111;
 512:	27 e8       	ldi	r18, 0x87	; 135
 514:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	// Start the timer on value 0
	TCNT1 = 0;
 518:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
 51c:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>

    initialized = 1;
 520:	21 e0       	ldi	r18, 0x01	; 1
 522:	30 e0       	ldi	r19, 0x00	; 0
 524:	30 93 05 01 	sts	0x0105, r19	; 0x800105 <__data_end+0x1>
 528:	20 93 04 01 	sts	0x0104, r18	; 0x800104 <__data_end>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 52c:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <freeQ>
 530:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <freeQ+0x1>
 534:	3a 83       	std	Y+2, r19	; 0x02
 536:	29 83       	std	Y+1, r18	; 0x01
    if (*queue) {
 538:	23 2b       	or	r18, r19
 53a:	a9 f0       	breq	.+42     	; 0x566 <__stack+0x67>
        *queue = (*queue)->next;
 53c:	e9 81       	ldd	r30, Y+1	; 0x01
 53e:	fa 81       	ldd	r31, Y+2	; 0x02
 540:	44 81       	ldd	r20, Z+4	; 0x04
 542:	55 81       	ldd	r21, Z+5	; 0x05
 544:	50 93 03 01 	sts	0x0103, r21	; 0x800103 <freeQ+0x1>
 548:	40 93 02 01 	sts	0x0102, r20	; 0x800102 <freeQ>

    DISABLE();
    if (!initialized) initialize();

    newp = dequeue(&freeQ);
    newp->function = function;
 54c:	91 83       	std	Z+1, r25	; 0x01
 54e:	80 83       	st	Z, r24
    newp->arg = arg;
 550:	73 83       	std	Z+3, r23	; 0x03
 552:	62 83       	std	Z+2, r22	; 0x02
    newp->next = NULL;
 554:	15 82       	std	Z+5, r1	; 0x05
 556:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 558:	cf 01       	movw	r24, r30
 55a:	06 96       	adiw	r24, 0x06	; 6
 55c:	0e 94 93 03 	call	0x726	; 0x726 <setjmp>
 560:	01 97       	sbiw	r24, 0x01	; 1
 562:	49 f5       	brne	.+82     	; 0x5b6 <__stack+0xb7>
 564:	01 c0       	rjmp	.+2      	; 0x568 <__stack+0x69>
 566:	ff cf       	rjmp	.-2      	; 0x566 <__stack+0x67>
        ENABLE();
 568:	78 94       	sei
        current->function(current->arg);
 56a:	a0 91 00 01 	lds	r26, 0x0100	; 0x800100 <__data_start>
 56e:	b0 91 01 01 	lds	r27, 0x0101	; 0x800101 <__data_start+0x1>
 572:	ed 91       	ld	r30, X+
 574:	fc 91       	ld	r31, X
 576:	11 97       	sbiw	r26, 0x01	; 1
 578:	12 96       	adiw	r26, 0x02	; 2
 57a:	8d 91       	ld	r24, X+
 57c:	9c 91       	ld	r25, X
 57e:	13 97       	sbiw	r26, 0x03	; 3
 580:	09 95       	icall
        DISABLE();
 582:	f8 94       	cli
        enqueue(current, &freeQ);
 584:	62 e0       	ldi	r22, 0x02	; 2
 586:	71 e0       	ldi	r23, 0x01	; 1
 588:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 58c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 590:	0e 94 25 02 	call	0x44a	; 0x44a <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 594:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <readyQ>
 598:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <readyQ+0x1>
    if (*queue) {
 59c:	00 97       	sbiw	r24, 0x00	; 0
 59e:	51 f0       	breq	.+20     	; 0x5b4 <__stack+0xb5>
        *queue = (*queue)->next;
 5a0:	fc 01       	movw	r30, r24
 5a2:	24 81       	ldd	r18, Z+4	; 0x04
 5a4:	35 81       	ldd	r19, Z+5	; 0x05
 5a6:	30 93 07 01 	sts	0x0107, r19	; 0x800107 <readyQ+0x1>
 5aa:	20 93 06 01 	sts	0x0106, r18	; 0x800106 <readyQ>
    if (setjmp(newp->context) == 1) {
        ENABLE();
        current->function(current->arg);
        DISABLE();
        enqueue(current, &freeQ);
        dispatch(dequeue(&readyQ));
 5ae:	0e 94 3c 02 	call	0x478	; 0x478 <dispatch>
 5b2:	01 c0       	rjmp	.+2      	; 0x5b6 <__stack+0xb7>
 5b4:	ff cf       	rjmp	.-2      	; 0x5b4 <__stack+0xb5>
    }
    SETSTACK(&newp->context, &newp->stack);
 5b6:	e9 81       	ldd	r30, Y+1	; 0x01
 5b8:	fa 81       	ldd	r31, Y+2	; 0x02
 5ba:	36 96       	adiw	r30, 0x06	; 6
 5bc:	89 81       	ldd	r24, Y+1	; 0x01
 5be:	9a 81       	ldd	r25, Y+2	; 0x02
 5c0:	87 59       	subi	r24, 0x97	; 151
 5c2:	9f 4f       	sbci	r25, 0xFF	; 255
 5c4:	91 8b       	std	Z+17, r25	; 0x11
 5c6:	80 8b       	std	Z+16, r24	; 0x10
 5c8:	93 8b       	std	Z+19, r25	; 0x13
 5ca:	82 8b       	std	Z+18, r24	; 0x12

    enqueue(newp, &readyQ);
 5cc:	66 e0       	ldi	r22, 0x06	; 6
 5ce:	71 e0       	ldi	r23, 0x01	; 1
 5d0:	89 81       	ldd	r24, Y+1	; 0x01
 5d2:	9a 81       	ldd	r25, Y+2	; 0x02
 5d4:	0e 94 25 02 	call	0x44a	; 0x44a <enqueue>
    ENABLE();
 5d8:	78 94       	sei
}
 5da:	0f 90       	pop	r0
 5dc:	0f 90       	pop	r0
 5de:	df 91       	pop	r29
 5e0:	cf 91       	pop	r28
 5e2:	08 95       	ret

000005e4 <yield>:

void yield(void) {
	enqueue(current, &readyQ);
 5e4:	66 e0       	ldi	r22, 0x06	; 6
 5e6:	71 e0       	ldi	r23, 0x01	; 1
 5e8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 5ec:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 5f0:	0e 94 25 02 	call	0x44a	; 0x44a <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 5f4:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <readyQ>
 5f8:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <readyQ+0x1>
    if (*queue) {
 5fc:	00 97       	sbiw	r24, 0x00	; 0
 5fe:	51 f0       	breq	.+20     	; 0x614 <yield+0x30>
        *queue = (*queue)->next;
 600:	fc 01       	movw	r30, r24
 602:	24 81       	ldd	r18, Z+4	; 0x04
 604:	35 81       	ldd	r19, Z+5	; 0x05
 606:	30 93 07 01 	sts	0x0107, r19	; 0x800107 <readyQ+0x1>
 60a:	20 93 06 01 	sts	0x0106, r18	; 0x800106 <readyQ>
    ENABLE();
}

void yield(void) {
	enqueue(current, &readyQ);
	dispatch(dequeue(&readyQ));
 60e:	0e 94 3c 02 	call	0x478	; 0x478 <dispatch>
 612:	08 95       	ret
 614:	ff cf       	rjmp	.-2      	; 0x614 <yield+0x30>

00000616 <lock>:
}

void lock(mutex *m) {
	if(m->locked == 0) {
 616:	fc 01       	movw	r30, r24
 618:	20 81       	ld	r18, Z
 61a:	31 81       	ldd	r19, Z+1	; 0x01
 61c:	23 2b       	or	r18, r19
 61e:	29 f4       	brne	.+10     	; 0x62a <lock+0x14>
		m->locked = 1;
 620:	21 e0       	ldi	r18, 0x01	; 1
 622:	30 e0       	ldi	r19, 0x00	; 0
 624:	31 83       	std	Z+1, r19	; 0x01
 626:	20 83       	st	Z, r18
 628:	08 95       	ret
	} else {
		enqueue(current, &m->waitQ);
 62a:	bc 01       	movw	r22, r24
 62c:	6e 5f       	subi	r22, 0xFE	; 254
 62e:	7f 4f       	sbci	r23, 0xFF	; 255
 630:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 634:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 638:	0e 94 25 02 	call	0x44a	; 0x44a <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 63c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <readyQ>
 640:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <readyQ+0x1>
    if (*queue) {
 644:	00 97       	sbiw	r24, 0x00	; 0
 646:	51 f0       	breq	.+20     	; 0x65c <lock+0x46>
        *queue = (*queue)->next;
 648:	fc 01       	movw	r30, r24
 64a:	24 81       	ldd	r18, Z+4	; 0x04
 64c:	35 81       	ldd	r19, Z+5	; 0x05
 64e:	30 93 07 01 	sts	0x0107, r19	; 0x800107 <readyQ+0x1>
 652:	20 93 06 01 	sts	0x0106, r18	; 0x800106 <readyQ>
void lock(mutex *m) {
	if(m->locked == 0) {
		m->locked = 1;
	} else {
		enqueue(current, &m->waitQ);
		dispatch(dequeue(&readyQ));
 656:	0e 94 3c 02 	call	0x478	; 0x478 <dispatch>
 65a:	08 95       	ret
 65c:	ff cf       	rjmp	.-2      	; 0x65c <lock+0x46>

0000065e <unlock>:
	}
}

void unlock(mutex *m) {
 65e:	cf 93       	push	r28
 660:	df 93       	push	r29
	if(m->waitQ) {
 662:	fc 01       	movw	r30, r24
 664:	22 81       	ldd	r18, Z+2	; 0x02
 666:	33 81       	ldd	r19, Z+3	; 0x03
 668:	23 2b       	or	r18, r19
 66a:	b1 f0       	breq	.+44     	; 0x698 <unlock+0x3a>
 66c:	ec 01       	movw	r28, r24
		enqueue(current, &readyQ);
 66e:	66 e0       	ldi	r22, 0x06	; 6
 670:	71 e0       	ldi	r23, 0x01	; 1
 672:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 676:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 67a:	0e 94 25 02 	call	0x44a	; 0x44a <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 67e:	8a 81       	ldd	r24, Y+2	; 0x02
 680:	9b 81       	ldd	r25, Y+3	; 0x03
    if (*queue) {
 682:	00 97       	sbiw	r24, 0x00	; 0
 684:	41 f0       	breq	.+16     	; 0x696 <unlock+0x38>
        *queue = (*queue)->next;
 686:	fc 01       	movw	r30, r24
 688:	24 81       	ldd	r18, Z+4	; 0x04
 68a:	35 81       	ldd	r19, Z+5	; 0x05
 68c:	3b 83       	std	Y+3, r19	; 0x03
 68e:	2a 83       	std	Y+2, r18	; 0x02
}

void unlock(mutex *m) {
	if(m->waitQ) {
		enqueue(current, &readyQ);
		dispatch(dequeue(&m->waitQ));
 690:	0e 94 3c 02 	call	0x478	; 0x478 <dispatch>
 694:	04 c0       	rjmp	.+8      	; 0x69e <unlock+0x40>
 696:	ff cf       	rjmp	.-2      	; 0x696 <unlock+0x38>
	} else {
		m->locked = 0;
 698:	fc 01       	movw	r30, r24
 69a:	11 82       	std	Z+1, r1	; 0x01
 69c:	10 82       	st	Z, r1
	}
}
 69e:	df 91       	pop	r29
 6a0:	cf 91       	pop	r28
 6a2:	08 95       	ret

000006a4 <__udivmodsi4>:
 6a4:	a1 e2       	ldi	r26, 0x21	; 33
 6a6:	1a 2e       	mov	r1, r26
 6a8:	aa 1b       	sub	r26, r26
 6aa:	bb 1b       	sub	r27, r27
 6ac:	fd 01       	movw	r30, r26
 6ae:	0d c0       	rjmp	.+26     	; 0x6ca <__udivmodsi4_ep>

000006b0 <__udivmodsi4_loop>:
 6b0:	aa 1f       	adc	r26, r26
 6b2:	bb 1f       	adc	r27, r27
 6b4:	ee 1f       	adc	r30, r30
 6b6:	ff 1f       	adc	r31, r31
 6b8:	a2 17       	cp	r26, r18
 6ba:	b3 07       	cpc	r27, r19
 6bc:	e4 07       	cpc	r30, r20
 6be:	f5 07       	cpc	r31, r21
 6c0:	20 f0       	brcs	.+8      	; 0x6ca <__udivmodsi4_ep>
 6c2:	a2 1b       	sub	r26, r18
 6c4:	b3 0b       	sbc	r27, r19
 6c6:	e4 0b       	sbc	r30, r20
 6c8:	f5 0b       	sbc	r31, r21

000006ca <__udivmodsi4_ep>:
 6ca:	66 1f       	adc	r22, r22
 6cc:	77 1f       	adc	r23, r23
 6ce:	88 1f       	adc	r24, r24
 6d0:	99 1f       	adc	r25, r25
 6d2:	1a 94       	dec	r1
 6d4:	69 f7       	brne	.-38     	; 0x6b0 <__udivmodsi4_loop>
 6d6:	60 95       	com	r22
 6d8:	70 95       	com	r23
 6da:	80 95       	com	r24
 6dc:	90 95       	com	r25
 6de:	9b 01       	movw	r18, r22
 6e0:	ac 01       	movw	r20, r24
 6e2:	bd 01       	movw	r22, r26
 6e4:	cf 01       	movw	r24, r30
 6e6:	08 95       	ret

000006e8 <__divmodsi4>:
 6e8:	05 2e       	mov	r0, r21
 6ea:	97 fb       	bst	r25, 7
 6ec:	1e f4       	brtc	.+6      	; 0x6f4 <__divmodsi4+0xc>
 6ee:	00 94       	com	r0
 6f0:	0e 94 8b 03 	call	0x716	; 0x716 <__negsi2>
 6f4:	57 fd       	sbrc	r21, 7
 6f6:	07 d0       	rcall	.+14     	; 0x706 <__divmodsi4_neg2>
 6f8:	0e 94 52 03 	call	0x6a4	; 0x6a4 <__udivmodsi4>
 6fc:	07 fc       	sbrc	r0, 7
 6fe:	03 d0       	rcall	.+6      	; 0x706 <__divmodsi4_neg2>
 700:	4e f4       	brtc	.+18     	; 0x714 <__divmodsi4_exit>
 702:	0c 94 8b 03 	jmp	0x716	; 0x716 <__negsi2>

00000706 <__divmodsi4_neg2>:
 706:	50 95       	com	r21
 708:	40 95       	com	r20
 70a:	30 95       	com	r19
 70c:	21 95       	neg	r18
 70e:	3f 4f       	sbci	r19, 0xFF	; 255
 710:	4f 4f       	sbci	r20, 0xFF	; 255
 712:	5f 4f       	sbci	r21, 0xFF	; 255

00000714 <__divmodsi4_exit>:
 714:	08 95       	ret

00000716 <__negsi2>:
 716:	90 95       	com	r25
 718:	80 95       	com	r24
 71a:	70 95       	com	r23
 71c:	61 95       	neg	r22
 71e:	7f 4f       	sbci	r23, 0xFF	; 255
 720:	8f 4f       	sbci	r24, 0xFF	; 255
 722:	9f 4f       	sbci	r25, 0xFF	; 255
 724:	08 95       	ret

00000726 <setjmp>:
 726:	dc 01       	movw	r26, r24
 728:	2d 92       	st	X+, r2
 72a:	3d 92       	st	X+, r3
 72c:	4d 92       	st	X+, r4
 72e:	5d 92       	st	X+, r5
 730:	6d 92       	st	X+, r6
 732:	7d 92       	st	X+, r7
 734:	8d 92       	st	X+, r8
 736:	9d 92       	st	X+, r9
 738:	ad 92       	st	X+, r10
 73a:	bd 92       	st	X+, r11
 73c:	cd 92       	st	X+, r12
 73e:	dd 92       	st	X+, r13
 740:	ed 92       	st	X+, r14
 742:	fd 92       	st	X+, r15
 744:	0d 93       	st	X+, r16
 746:	1d 93       	st	X+, r17
 748:	cd 93       	st	X+, r28
 74a:	dd 93       	st	X+, r29
 74c:	ff 91       	pop	r31
 74e:	ef 91       	pop	r30
 750:	8d b7       	in	r24, 0x3d	; 61
 752:	8d 93       	st	X+, r24
 754:	8e b7       	in	r24, 0x3e	; 62
 756:	8d 93       	st	X+, r24
 758:	8f b7       	in	r24, 0x3f	; 63
 75a:	8d 93       	st	X+, r24
 75c:	ed 93       	st	X+, r30
 75e:	fd 93       	st	X+, r31
 760:	88 27       	eor	r24, r24
 762:	99 27       	eor	r25, r25
 764:	09 94       	ijmp

00000766 <longjmp>:
 766:	dc 01       	movw	r26, r24
 768:	cb 01       	movw	r24, r22
 76a:	81 30       	cpi	r24, 0x01	; 1
 76c:	91 05       	cpc	r25, r1
 76e:	81 1d       	adc	r24, r1
 770:	2d 90       	ld	r2, X+
 772:	3d 90       	ld	r3, X+
 774:	4d 90       	ld	r4, X+
 776:	5d 90       	ld	r5, X+
 778:	6d 90       	ld	r6, X+
 77a:	7d 90       	ld	r7, X+
 77c:	8d 90       	ld	r8, X+
 77e:	9d 90       	ld	r9, X+
 780:	ad 90       	ld	r10, X+
 782:	bd 90       	ld	r11, X+
 784:	cd 90       	ld	r12, X+
 786:	dd 90       	ld	r13, X+
 788:	ed 90       	ld	r14, X+
 78a:	fd 90       	ld	r15, X+
 78c:	0d 91       	ld	r16, X+
 78e:	1d 91       	ld	r17, X+
 790:	cd 91       	ld	r28, X+
 792:	dd 91       	ld	r29, X+
 794:	ed 91       	ld	r30, X+
 796:	fd 91       	ld	r31, X+
 798:	0d 90       	ld	r0, X+
 79a:	f8 94       	cli
 79c:	fe bf       	out	0x3e, r31	; 62
 79e:	0f be       	out	0x3f, r0	; 63
 7a0:	ed bf       	out	0x3d, r30	; 61
 7a2:	ed 91       	ld	r30, X+
 7a4:	fd 91       	ld	r31, X+
 7a6:	09 94       	ijmp

000007a8 <_exit>:
 7a8:	f8 94       	cli

000007aa <__stop_program>:
 7aa:	ff cf       	rjmp	.-2      	; 0x7aa <__stop_program>
