#contributor : Aaron , generated by script from template provided by Xilinx
#name : S3a_MULT18X18SIO
#key:S3a_MULT18X18SIO
# --

MULT18X18SIO #(
   .AREG(1), // Enable the input registers on the A port (1=on, 0=off)
   .BREG(1), // Enable the input registers on the B port (1=on, 0=off)
   .B_INPUT("DIRECT"), // B cascade input "DIRECT" or "CASCADE" 
   .PREG(1)  // Enable the input registers on the P port (1=on, 0=off)
) U_MULT18X18SIO (
   .BCOUT(BCOUT), // 18-bit cascade output
   .P(P),    // 36-bit multiplier output
   .A(A),    // 18-bit multiplier input
   .B(B),    // 18-bit multiplier input
   .BCIN(BCIN), // 18-bit cascade input
   .CEA(CEA), // Clock enable input for the A port
   .CEB(CEB), // Clock enable input for the B port
   .CEP(CEP), // Clock enable input for the P port
   .CLK(CLK), // Clock input
   .RSTA(RSTA), // Synchronous reset input for the A port
   .RSTB(RSTB), // Synchronous reset input for the B port
   .RSTP(RSTP)  // Synchronous reset input for the P port
);

