<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001147</ID>
            <Severity>Warning</Severity>
            <Dynamic>AUTOMOTIVE</Dynamic>
            <Dynamic>COMMERCIAL</Dynamic>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/counter[2]</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18112048p147a81fa_1_1_0</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18112048p147a81fa_0_0_3</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18112048p147a81fa_0_1_2</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk1.u1_isp8_prom/pmi_ram_dqMnhprom_initsadn18112048p147a81fa_1_0_1</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e_0_1_0</Dynamic>
        </Message>
        <Message>
            <ID>51001051</ID>
            <Severity>Warning</Severity>
            <Dynamic>platform1_u/LM8/genblk3.u1_scratchpad/pmi_ram_dqMnhscratchpad_initsadn8112048p14d96a0e_0_0_1</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>H3</Dynamic>
            <Dynamic>uartSOUT</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>K2</Dynamic>
            <Dynamic>reset_n</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>H2</Dynamic>
            <Dynamic>LEDPIO_OUT_3_</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>F3</Dynamic>
            <Dynamic>LEDPIO_OUT_2_</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>F2</Dynamic>
            <Dynamic>LEDPIO_OUT_1_</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>F1</Dynamic>
            <Dynamic>LEDPIO_OUT_0_</Dynamic>
        </Message>
        <Message>
            <ID>51001102</ID>
            <Severity>Warning</Severity>
            <Dynamic>H1</Dynamic>
            <Dynamic>uartSIN</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;uartSOUT&quot; SITE &quot;H3&quot; ;&quot;: </Dynamic>
            <Dynamic>H3</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;reset_n&quot; SITE &quot;K2&quot; ;&quot;: </Dynamic>
            <Dynamic>K2</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;LEDPIO_OUT_3_&quot; SITE &quot;H2&quot; ;&quot;: </Dynamic>
            <Dynamic>H2</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;LEDPIO_OUT_2_&quot; SITE &quot;F3&quot; ;&quot;: </Dynamic>
            <Dynamic>F3</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;LEDPIO_OUT_1_&quot; SITE &quot;F2&quot; ;&quot;: </Dynamic>
            <Dynamic>F2</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;LEDPIO_OUT_0_&quot; SITE &quot;F1&quot; ;&quot;: </Dynamic>
            <Dynamic>F1</Dynamic>
        </Message>
        <Message>
            <ID>1103694</ID>
            <Severity>Warning</Severity>
            <Dynamic>Semantic error in &quot;LOCATE COMP &quot;uartSIN&quot; SITE &quot;H1&quot; ;&quot;: </Dynamic>
            <Dynamic>H1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_WB</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STK_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>start1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>stop_halfbit</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>stop_2bit</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>stop_1bit</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>parity</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>shift</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>start</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>lat_family</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>idle1</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>stop</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>parity</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>shift</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_DIV</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_LSR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_LCR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_IIR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_IER</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_THR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>A_RBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIMFAST</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_SET_BREAK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_STICK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ODD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_STOP_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BAUD_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STK_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_WB</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REG15</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REG14</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REG13</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REGISTER_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REGISTERS_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_WB</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EXT_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BAUD_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_STOP_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ODD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_STICK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_SET_BREAK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIMFAST</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIMFAST</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_SET_BREAK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_STICK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ODD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_STOP_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BAUD_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UDLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TRISTATE_PORTS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BOTH_INPUT_AND_OUTPUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_PORTS_ONLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EITHER_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NEGE_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POSE_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>IRQ_MODE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FAMILY_NAME</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EXT_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_WB</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REGISTERS_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>REGISTER_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PGM_STACK_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ALIGN_IO_BASE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ALIGN_SP_ROM_BASE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ALIGN_SP_BASE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ALIGN_PROM_ROM_BASE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>PROM_AW</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_8</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_DISTRIBUTED_RAM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_REGISTER_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_REGISTER_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_8</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_IO_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_PORT_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_SP_INIT_FILE_FORMAT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_SP_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_INIT_FILE_FORMAT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>I_CFG_XIP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_ROM_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_ROM_EN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LATTICE_FAMILY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBM1_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBM0_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBS_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAX_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>MAX_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBS_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBM0_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WBM1_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_REGISTER_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_REGISTER_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EBR</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_DISTRIBUTED_RAM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_8</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_CALL_STACK_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_PROM_INIT_FILE_FORMAT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_SIZE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SP_PORT_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_SP_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_SP_INIT_FILE_FORMAT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_8</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_16</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_EXT_SIZE_32</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LATTICE_FAMILY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_ROM_EN</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CFG_ROM_BASE_ADDRESS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>I_CFG_XIP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>GPIO_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_PORTS_ONLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>TRISTATE_PORTS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BOTH_INPUT_AND_OUTPUT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>IRQ_MODE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EITHER_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POSE_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NEGE_EDGE_IRQ</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_DAT_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>UART_WB_ADR_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BAUD_RATE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIM</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STDOUT_SIMFAST</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_STOP_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ENABLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_ODD</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_PARITY_STICK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LCR_SET_BREAK</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>FIFO</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_9_0_COUT</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_9_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S0</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S1</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/potential_address_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_COUT</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_S1</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_s_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S0</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S1</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_flow_cntl/un1_stack_ptr_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/u1_lm8_alu/Overflow</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/u1_lm8_alu/Overflow</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_txmitt/counter_s_0_COUT[15]</Dynamic>
            <Navigation>platform1_u/uart/u_txmitt/counter_s_0_COUT[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_txmitt/counter_s_0_S1[15]</Dynamic>
            <Navigation>platform1_u/uart/u_txmitt/counter_s_0_S1[15]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_txmitt/counter_cry_0_S0[0]</Dynamic>
            <Navigation>platform1_u/uart/u_txmitt/counter_cry_0_S0[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_COUT</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_21_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S1</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_33_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S1</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_27_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S1</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_I_1_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_I_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/cs_state12_0_N_37</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/cs_state12_0_N_37</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/counter_11_s_15_0_COUT</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/counter_11_s_15_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/counter_11_s_15_0_S1</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/counter_11_s_15_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/counter_11_cry_0_0_S0</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/counter_11_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/uart/u_rxcver/counter_11_cry_0_0_S1</Dynamic>
            <Navigation>platform1_u/uart/u_rxcver/counter_11_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>platform1_u/LM8/u1_isp8_core/GND</Dynamic>
            <Navigation>platform1_u/LM8/u1_isp8_core/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>OSCH_inst_SEDSTDBY</Dynamic>
            <Navigation>OSCH_inst_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>27</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:252:12:252:18|ipd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>252</Navigation>
            <Navigation>12</Navigation>
            <Navigation>252</Navigation>
            <Navigation>18</Navigation>
            <Navigation>ipd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:262:15:262:21|jpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>262</Navigation>
            <Navigation>15</Navigation>
            <Navigation>262</Navigation>
            <Navigation>21</Navigation>
            <Navigation>jpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:273:15:273:21|kpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>273</Navigation>
            <Navigation>15</Navigation>
            <Navigation>273</Navigation>
            <Navigation>21</Navigation>
            <Navigation>kpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:284:15:284:21|lpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>284</Navigation>
            <Navigation>15</Navigation>
            <Navigation>284</Navigation>
            <Navigation>21</Navigation>
            <Navigation>lpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:390:12:390:19|iopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>390</Navigation>
            <Navigation>12</Navigation>
            <Navigation>390</Navigation>
            <Navigation>19</Navigation>
            <Navigation>iopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:400:15:400:22|jopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>400</Navigation>
            <Navigation>15</Navigation>
            <Navigation>400</Navigation>
            <Navigation>22</Navigation>
            <Navigation>jopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:411:15:411:22|kopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>411</Navigation>
            <Navigation>15</Navigation>
            <Navigation>411</Navigation>
            <Navigation>22</Navigation>
            <Navigation>kopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:422:15:422:22|lopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>422</Navigation>
            <Navigation>15</Navigation>
            <Navigation>422</Navigation>
            <Navigation>22</Navigation>
            <Navigation>lopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:432:12:432:19|mopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>432</Navigation>
            <Navigation>12</Navigation>
            <Navigation>432</Navigation>
            <Navigation>19</Navigation>
            <Navigation>mopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:442:15:442:22|nopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>442</Navigation>
            <Navigation>15</Navigation>
            <Navigation>442</Navigation>
            <Navigation>22</Navigation>
            <Navigation>nopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:453:15:453:22|oopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>453</Navigation>
            <Navigation>15</Navigation>
            <Navigation>453</Navigation>
            <Navigation>22</Navigation>
            <Navigation>oopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:464:15:464:22|popd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>464</Navigation>
            <Navigation>15</Navigation>
            <Navigation>464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>popd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:645:9:645:11|iti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>645</Navigation>
            <Navigation>9</Navigation>
            <Navigation>645</Navigation>
            <Navigation>11</Navigation>
            <Navigation>iti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:672:12:672:14|jti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>672</Navigation>
            <Navigation>12</Navigation>
            <Navigation>672</Navigation>
            <Navigation>14</Navigation>
            <Navigation>jti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:700:12:700:14|kti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>700</Navigation>
            <Navigation>12</Navigation>
            <Navigation>700</Navigation>
            <Navigation>14</Navigation>
            <Navigation>kti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:728:12:728:14|lti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>728</Navigation>
            <Navigation>12</Navigation>
            <Navigation>728</Navigation>
            <Navigation>14</Navigation>
            <Navigation>lti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1112:12:1112:17|im_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>17</Navigation>
            <Navigation>im_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1122:15:1122:20|jm_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>20</Navigation>
            <Navigation>jm_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1133:15:1133:20|km_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>20</Navigation>
            <Navigation>km_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1144:15:1144:20|lm_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>20</Navigation>
            <Navigation>lm_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1155:12:1155:18|imb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>18</Navigation>
            <Navigation>imb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1165:15:1165:21|jmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>21</Navigation>
            <Navigation>jmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1176:15:1176:21|kmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>21</Navigation>
            <Navigation>kmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1187:15:1187:21|lmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>21</Navigation>
            <Navigation>lmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1270:12:1270:12|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1282:15:1282:15|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1282</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1282</Navigation>
            <Navigation>15</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1295:15:1295:15|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1295</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1295</Navigation>
            <Navigation>15</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1308:15:1308:15|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1308</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1308</Navigation>
            <Navigation>15</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1339:19:1339:19|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1339</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1339</Navigation>
            <Navigation>19</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1363:22:1363:22|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1363</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1363</Navigation>
            <Navigation>22</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1388:22:1388:22|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1388</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1388</Navigation>
            <Navigation>22</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1413:22:1413:22|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1413</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1413</Navigation>
            <Navigation>22</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1440:19:1440:19|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1464:22:1464:22|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1489:22:1489:22|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1514:22:1514:22|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1606:12:1606:19|iitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>19</Navigation>
            <Navigation>iitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1618:15:1618:22|jitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>22</Navigation>
            <Navigation>jitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1631:15:1631:22|kitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>22</Navigation>
            <Navigation>kitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1644:15:1644:22|litb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>22</Navigation>
            <Navigation>litb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1773:12:1773:17|i_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>17</Navigation>
            <Navigation>i_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1796:15:1796:20|j_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>20</Navigation>
            <Navigation>j_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1820:15:1820:20|k_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>20</Navigation>
            <Navigation>k_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1844:15:1844:20|l_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>20</Navigation>
            <Navigation>l_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:252:12:252:18|ipd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>252</Navigation>
            <Navigation>12</Navigation>
            <Navigation>252</Navigation>
            <Navigation>18</Navigation>
            <Navigation>ipd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:262:15:262:21|jpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>262</Navigation>
            <Navigation>15</Navigation>
            <Navigation>262</Navigation>
            <Navigation>21</Navigation>
            <Navigation>jpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:273:15:273:21|kpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>273</Navigation>
            <Navigation>15</Navigation>
            <Navigation>273</Navigation>
            <Navigation>21</Navigation>
            <Navigation>kpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:284:15:284:21|lpd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>284</Navigation>
            <Navigation>15</Navigation>
            <Navigation>284</Navigation>
            <Navigation>21</Navigation>
            <Navigation>lpd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:390:12:390:19|iopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>390</Navigation>
            <Navigation>12</Navigation>
            <Navigation>390</Navigation>
            <Navigation>19</Navigation>
            <Navigation>iopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:400:15:400:22|jopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>400</Navigation>
            <Navigation>15</Navigation>
            <Navigation>400</Navigation>
            <Navigation>22</Navigation>
            <Navigation>jopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:411:15:411:22|kopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>411</Navigation>
            <Navigation>15</Navigation>
            <Navigation>411</Navigation>
            <Navigation>22</Navigation>
            <Navigation>kopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:422:15:422:22|lopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>422</Navigation>
            <Navigation>15</Navigation>
            <Navigation>422</Navigation>
            <Navigation>22</Navigation>
            <Navigation>lopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:432:12:432:19|mopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>432</Navigation>
            <Navigation>12</Navigation>
            <Navigation>432</Navigation>
            <Navigation>19</Navigation>
            <Navigation>mopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:442:15:442:22|nopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>442</Navigation>
            <Navigation>15</Navigation>
            <Navigation>442</Navigation>
            <Navigation>22</Navigation>
            <Navigation>nopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:453:15:453:22|oopd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>453</Navigation>
            <Navigation>15</Navigation>
            <Navigation>453</Navigation>
            <Navigation>22</Navigation>
            <Navigation>oopd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:464:15:464:22|popd_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>464</Navigation>
            <Navigation>15</Navigation>
            <Navigation>464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>popd_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:645:9:645:11|iti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>645</Navigation>
            <Navigation>9</Navigation>
            <Navigation>645</Navigation>
            <Navigation>11</Navigation>
            <Navigation>iti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:672:12:672:14|jti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>672</Navigation>
            <Navigation>12</Navigation>
            <Navigation>672</Navigation>
            <Navigation>14</Navigation>
            <Navigation>jti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:700:12:700:14|kti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>700</Navigation>
            <Navigation>12</Navigation>
            <Navigation>700</Navigation>
            <Navigation>14</Navigation>
            <Navigation>kti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:728:12:728:14|lti is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>728</Navigation>
            <Navigation>12</Navigation>
            <Navigation>728</Navigation>
            <Navigation>14</Navigation>
            <Navigation>lti is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1112:12:1112:17|im_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>17</Navigation>
            <Navigation>im_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1122:15:1122:20|jm_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>20</Navigation>
            <Navigation>jm_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1133:15:1133:20|km_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>20</Navigation>
            <Navigation>km_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1144:15:1144:20|lm_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>20</Navigation>
            <Navigation>lm_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1155:12:1155:18|imb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>18</Navigation>
            <Navigation>imb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1165:15:1165:21|jmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>21</Navigation>
            <Navigation>jmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1176:15:1176:21|kmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>21</Navigation>
            <Navigation>kmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1187:15:1187:21|lmb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>21</Navigation>
            <Navigation>lmb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1270:12:1270:12|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1282:15:1282:15|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1282</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1282</Navigation>
            <Navigation>15</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1295:15:1295:15|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1295</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1295</Navigation>
            <Navigation>15</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1308:15:1308:15|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1308</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1308</Navigation>
            <Navigation>15</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1339:19:1339:19|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1339</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1339</Navigation>
            <Navigation>19</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1363:22:1363:22|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1363</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1363</Navigation>
            <Navigation>22</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1388:22:1388:22|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1388</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1388</Navigation>
            <Navigation>22</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1413:22:1413:22|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1413</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1413</Navigation>
            <Navigation>22</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1440:19:1440:19|i is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>i is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1464:22:1464:22|j is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>j is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1489:22:1489:22|k is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>k is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1514:22:1514:22|l is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>l is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1606:12:1606:19|iitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>19</Navigation>
            <Navigation>iitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1618:15:1618:22|jitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>22</Navigation>
            <Navigation>jitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1631:15:1631:22|kitb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>22</Navigation>
            <Navigation>kitb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1644:15:1644:22|litb_idx is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>22</Navigation>
            <Navigation>litb_idx is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1773:12:1773:17|i_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>17</Navigation>
            <Navigation>i_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1796:15:1796:20|j_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>20</Navigation>
            <Navigation>j_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1820:15:1820:20|k_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>20</Navigation>
            <Navigation>k_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG921 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1844:15:1844:20|l_both is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>20</Navigation>
            <Navigation>l_both is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:226:25:229:39|Incomplete sensitivity list - assuming completeness</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>25</Navigation>
            <Navigation>229</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Incomplete sensitivity list - assuming completeness</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:235:52:235:58|Referenced variable import_ is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>235</Navigation>
            <Navigation>52</Navigation>
            <Navigation>235</Navigation>
            <Navigation>58</Navigation>
            <Navigation>Referenced variable import_ is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:235:36:235:42|Referenced variable export_ is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>235</Navigation>
            <Navigation>36</Navigation>
            <Navigation>235</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Referenced variable export_ is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:122:14:122:22|Object fetch_cyc is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>122</Navigation>
            <Navigation>14</Navigation>
            <Navigation>122</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object fetch_cyc is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:123:60:123:72|Object fetch_cyc_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>123</Navigation>
            <Navigation>60</Navigation>
            <Navigation>123</Navigation>
            <Navigation>72</Navigation>
            <Navigation>Object fetch_cyc_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v&quot;:115:31:115:39|Object page_ptr2 is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v</Navigation>
            <Navigation>115</Navigation>
            <Navigation>31</Navigation>
            <Navigation>115</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object page_ptr2 is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v&quot;:115:42:115:50|Object page_ptr3 is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v</Navigation>
            <Navigation>115</Navigation>
            <Navigation>42</Navigation>
            <Navigation>115</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Object page_ptr3 is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:363:25:363:39|Object first_fetch_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>363</Navigation>
            <Navigation>25</Navigation>
            <Navigation>363</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object first_fetch_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:86:15:86:21|Object I_CYC_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>86</Navigation>
            <Navigation>15</Navigation>
            <Navigation>86</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object I_CYC_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:87:15:87:21|Object I_STB_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>87</Navigation>
            <Navigation>15</Navigation>
            <Navigation>87</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object I_STB_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:88:21:88:27|Object I_CTI_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>88</Navigation>
            <Navigation>21</Navigation>
            <Navigation>88</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Object I_CTI_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:89:21:89:27|Object I_BTE_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>21</Navigation>
            <Navigation>89</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Object I_BTE_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:90:15:90:20|Object I_WE_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>90</Navigation>
            <Navigation>15</Navigation>
            <Navigation>90</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object I_WE_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:91:15:91:21|Object I_SEL_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>91</Navigation>
            <Navigation>15</Navigation>
            <Navigation>91</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object I_SEL_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:92:21:92:27|Object I_DAT_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>92</Navigation>
            <Navigation>21</Navigation>
            <Navigation>92</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Object I_DAT_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:93:22:93:28|Object I_ADR_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>93</Navigation>
            <Navigation>22</Navigation>
            <Navigation>93</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Object I_ADR_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:94:15:94:22|Object I_LOCK_O is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>94</Navigation>
            <Navigation>15</Navigation>
            <Navigation>94</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object I_LOCK_O is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:211:23:211:32|Object prom_waddr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>23</Navigation>
            <Navigation>211</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Object prom_waddr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:211:35:211:44|Object prom_raddr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>211</Navigation>
            <Navigation>35</Navigation>
            <Navigation>211</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Object prom_raddr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:212:22:212:31|Object prom_wdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>212</Navigation>
            <Navigation>22</Navigation>
            <Navigation>212</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Object prom_wdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:214:23:214:30|Object sp_waddr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>214</Navigation>
            <Navigation>23</Navigation>
            <Navigation>214</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Object sp_waddr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:214:33:214:40|Object sp_raddr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>214</Navigation>
            <Navigation>33</Navigation>
            <Navigation>214</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Object sp_raddr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:215:21:215:28|Object sp_wdata is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>215</Navigation>
            <Navigation>21</Navigation>
            <Navigation>215</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Object sp_wdata is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:226:23:226:34|Object prom_wb_addr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>23</Navigation>
            <Navigation>226</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object prom_wb_addr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:226:37:226:52|Object prom_wb_addr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>37</Navigation>
            <Navigation>226</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Object prom_wb_addr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:227:22:227:34|Object prom_wb_instr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>227</Navigation>
            <Navigation>22</Navigation>
            <Navigation>227</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object prom_wb_instr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:227:37:227:53|Object prom_wb_instr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>227</Navigation>
            <Navigation>37</Navigation>
            <Navigation>227</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Object prom_wb_instr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:228:21:228:33|Object prom_wb_state is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>228</Navigation>
            <Navigation>21</Navigation>
            <Navigation>228</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Object prom_wb_state is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:228:36:228:52|Object prom_wb_state_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>228</Navigation>
            <Navigation>36</Navigation>
            <Navigation>228</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Object prom_wb_state_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:412:14:412:20|Object ext_din is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>412</Navigation>
            <Navigation>14</Navigation>
            <Navigation>412</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object ext_din is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:414:14:414:23|Object sp_rd_addr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>414</Navigation>
            <Navigation>14</Navigation>
            <Navigation>414</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object sp_rd_addr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:414:26:414:39|Object sp_rd_addr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>414</Navigation>
            <Navigation>26</Navigation>
            <Navigation>414</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object sp_rd_addr_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:643:40:643:49|Removing wire core_start, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>643</Navigation>
            <Navigation>40</Navigation>
            <Navigation>643</Navigation>
            <Navigation>49</Navigation>
            <Navigation>Removing wire core_start, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:644:8:644:21|Object prom_copy_done is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>644</Navigation>
            <Navigation>8</Navigation>
            <Navigation>644</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object prom_copy_done is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:644:24:644:41|Object prom_copy_done_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>644</Navigation>
            <Navigation>24</Navigation>
            <Navigation>644</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Object prom_copy_done_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:645:8:645:19|Object sp_copy_done is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>645</Navigation>
            <Navigation>8</Navigation>
            <Navigation>645</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object sp_copy_done is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:645:22:645:37|Object sp_copy_done_nxt is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>645</Navigation>
            <Navigation>22</Navigation>
            <Navigation>645</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Object sp_copy_done_nxt is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v&quot;:109:9:109:16|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>9</Navigation>
            <Navigation>109</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v&quot;:110:9:110:16|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>9</Navigation>
            <Navigation>110</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v&quot;:111:9:111:20|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v</Navigation>
            <Navigation>111</Navigation>
            <Navigation>9</Navigation>
            <Navigation>111</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v&quot;:112:9:112:20|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\tpio.v</Navigation>
            <Navigation>112</Navigation>
            <Navigation>9</Navigation>
            <Navigation>112</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:124:30:124:41|Removing wire PIO_BOTH_OUT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>30</Navigation>
            <Navigation>124</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing wire PIO_BOTH_OUT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:145:26:145:34|Object PIO_DATAO is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>145</Navigation>
            <Navigation>26</Navigation>
            <Navigation>145</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object PIO_DATAO is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:146:26:146:34|Object PIO_DATAI is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>146</Navigation>
            <Navigation>26</Navigation>
            <Navigation>146</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object PIO_DATAI is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:167:26:167:33|Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>167</Navigation>
            <Navigation>26</Navigation>
            <Navigation>167</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Object IRQ_MASK is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:168:26:168:38|Object IRQ_MASK_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>168</Navigation>
            <Navigation>26</Navigation>
            <Navigation>168</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Object IRQ_MASK_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:169:26:169:33|Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>169</Navigation>
            <Navigation>26</Navigation>
            <Navigation>169</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Object IRQ_TEMP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:170:26:170:38|Object IRQ_TEMP_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>170</Navigation>
            <Navigation>26</Navigation>
            <Navigation>170</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Object IRQ_TEMP_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:171:26:171:37|Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>171</Navigation>
            <Navigation>26</Navigation>
            <Navigation>171</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Object EDGE_CAPTURE is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:172:26:172:42|Object EDGE_CAPTURE_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>172</Navigation>
            <Navigation>26</Navigation>
            <Navigation>172</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Object EDGE_CAPTURE_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:173:26:173:37|Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>173</Navigation>
            <Navigation>26</Navigation>
            <Navigation>173</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Object PIO_DATA_DLY is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:174:26:174:42|Object PIO_DATA_DLY_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>26</Navigation>
            <Navigation>174</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Object PIO_DATA_DLY_BOTH is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:262:15:262:21|Object jpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>262</Navigation>
            <Navigation>15</Navigation>
            <Navigation>262</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object jpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:273:15:273:21|Object kpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>273</Navigation>
            <Navigation>15</Navigation>
            <Navigation>273</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object kpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:284:15:284:21|Object lpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>284</Navigation>
            <Navigation>15</Navigation>
            <Navigation>284</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object lpd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:390:12:390:19|Object iopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>390</Navigation>
            <Navigation>12</Navigation>
            <Navigation>390</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object iopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:400:15:400:22|Object jopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>400</Navigation>
            <Navigation>15</Navigation>
            <Navigation>400</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object jopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:411:15:411:22|Object kopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>411</Navigation>
            <Navigation>15</Navigation>
            <Navigation>411</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object kopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:422:15:422:22|Object lopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>422</Navigation>
            <Navigation>15</Navigation>
            <Navigation>422</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object lopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:432:12:432:19|Object mopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>432</Navigation>
            <Navigation>12</Navigation>
            <Navigation>432</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object mopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:442:15:442:22|Object nopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>442</Navigation>
            <Navigation>15</Navigation>
            <Navigation>442</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object nopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:453:15:453:22|Object oopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>453</Navigation>
            <Navigation>15</Navigation>
            <Navigation>453</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object oopd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:464:15:464:22|Object popd_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>464</Navigation>
            <Navigation>15</Navigation>
            <Navigation>464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object popd_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:672:12:672:14|Object jti is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>672</Navigation>
            <Navigation>12</Navigation>
            <Navigation>672</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object jti is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:700:12:700:14|Object kti is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>700</Navigation>
            <Navigation>12</Navigation>
            <Navigation>700</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object kti is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:728:12:728:14|Object lti is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>728</Navigation>
            <Navigation>12</Navigation>
            <Navigation>728</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object lti is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1112:12:1112:17|Object im_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1112</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object im_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1122:15:1122:20|Object jm_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object jm_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1133:15:1133:20|Object km_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1133</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object km_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1144:15:1144:20|Object lm_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1144</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object lm_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1155:12:1155:18|Object imb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1155</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object imb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1165:15:1165:21|Object jmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1165</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object jmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1176:15:1176:21|Object kmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1176</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object kmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1187:15:1187:21|Object lmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1187</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object lmb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1440:19:1440:19|Object i is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1440</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object i is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1464:22:1464:22|Object j is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1464</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object j is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1489:22:1489:22|Object k is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1489</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object k is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1514:22:1514:22|Object l is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>1514</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object l is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1606:12:1606:19|Object iitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1606</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object iitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1618:15:1618:22|Object jitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1618</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object jitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1631:15:1631:22|Object kitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1631</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object kitb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1644:15:1644:22|Object litb_idx is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1644</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object litb_idx is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1773:12:1773:17|Object i_both is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1773</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object i_both is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1796:15:1796:20|Object j_both is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1796</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object j_both is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1820:15:1820:20|Object k_both is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1820</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object k_both is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:1844:15:1844:20|Object l_both is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1844</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object l_both is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:501:21:501:54|Rounding real from 217.013889 to 217 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>501</Navigation>
            <Navigation>21</Navigation>
            <Navigation>501</Navigation>
            <Navigation>54</Navigation>
            <Navigation>Rounding real from 217.013889 to 217 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:382:11:382:24|Removing wire fifo_empty_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>382</Navigation>
            <Navigation>11</Navigation>
            <Navigation>382</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire fifo_empty_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:383:8:383:20|Removing wire fifo_full_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>383</Navigation>
            <Navigation>8</Navigation>
            <Navigation>383</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire fifo_full_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:436:32:436:39|Removing wire thr_fifo, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>436</Navigation>
            <Navigation>32</Navigation>
            <Navigation>436</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire thr_fifo, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:466:13:466:31|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>466</Navigation>
            <Navigation>13</Navigation>
            <Navigation>466</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:469:13:469:18|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>469</Navigation>
            <Navigation>13</Navigation>
            <Navigation>469</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:469:21:469:26|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>469</Navigation>
            <Navigation>21</Navigation>
            <Navigation>469</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:469:29:469:34|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>469</Navigation>
            <Navigation>29</Navigation>
            <Navigation>469</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:491:13:491:32|Removing wire fifo_almost_full_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>491</Navigation>
            <Navigation>13</Navigation>
            <Navigation>491</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire fifo_almost_full_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:492:13:492:33|Removing wire fifo_almost_empty_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>492</Navigation>
            <Navigation>13</Navigation>
            <Navigation>492</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire fifo_almost_empty_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:493:19:493:30|Removing wire fifo_din_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>493</Navigation>
            <Navigation>19</Navigation>
            <Navigation>493</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire fifo_din_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:494:13:494:23|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>494</Navigation>
            <Navigation>13</Navigation>
            <Navigation>494</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:495:13:495:25|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>495</Navigation>
            <Navigation>13</Navigation>
            <Navigation>495</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:496:13:496:29|Removing wire fifo_wr_pulse_thr, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>496</Navigation>
            <Navigation>13</Navigation>
            <Navigation>496</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire fifo_wr_pulse_thr, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:134:26:134:33|Removing wire rbr_fifo, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>134</Navigation>
            <Navigation>26</Navigation>
            <Navigation>134</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire rbr_fifo, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:141:27:141:36|Removing wire fifo_empty, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>141</Navigation>
            <Navigation>27</Navigation>
            <Navigation>141</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire fifo_empty, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:142:27:142:42|Removing wire fifo_almost_full, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>27</Navigation>
            <Navigation>142</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Removing wire fifo_almost_full, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:151:25:151:29|Object count is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>25</Navigation>
            <Navigation>151</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Object count is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:163:13:163:20|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>163</Navigation>
            <Navigation>13</Navigation>
            <Navigation>163</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:166:26:166:39|Removing wire rbr_fifo_error, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>166</Navigation>
            <Navigation>26</Navigation>
            <Navigation>166</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire rbr_fifo_error, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:181:16:181:24|Removing wire fifo_full, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>181</Navigation>
            <Navigation>16</Navigation>
            <Navigation>181</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire fifo_full, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:184:16:184:32|Removing wire fifo_almost_empty, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>184</Navigation>
            <Navigation>16</Navigation>
            <Navigation>184</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Removing wire fifo_almost_empty, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:185:16:185:23|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>185</Navigation>
            <Navigation>16</Navigation>
            <Navigation>185</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:186:16:186:22|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>186</Navigation>
            <Navigation>16</Navigation>
            <Navigation>186</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:187:16:187:24|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>187</Navigation>
            <Navigation>16</Navigation>
            <Navigation>187</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:188:16:188:28|Removing wire fifo_wr_pulse, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>16</Navigation>
            <Navigation>188</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire fifo_wr_pulse, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:472:3:472:8|Sharing sequential element sin_d0_delay. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>472</Navigation>
            <Navigation>3</Navigation>
            <Navigation>472</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Sharing sequential element sin_d0_delay. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:150:27:150:39|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>150</Navigation>
            <Navigation>27</Navigation>
            <Navigation>150</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:155:27:155:35|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>155</Navigation>
            <Navigation>27</Navigation>
            <Navigation>155</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:156:27:156:35|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>156</Navigation>
            <Navigation>27</Navigation>
            <Navigation>156</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:158:27:158:33|Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>158</Navigation>
            <Navigation>27</Navigation>
            <Navigation>158</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:159:27:159:36|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>159</Navigation>
            <Navigation>27</Navigation>
            <Navigation>159</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:160:27:160:38|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>160</Navigation>
            <Navigation>27</Navigation>
            <Navigation>160</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:161:27:161:35|Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>161</Navigation>
            <Navigation>27</Navigation>
            <Navigation>161</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:560:1:560:3|Input PIO_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>560</Navigation>
            <Navigation>1</Navigation>
            <Navigation>560</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Input PIO_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:560:1:560:3|Input PIO_BOTH_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>560</Navigation>
            <Navigation>1</Navigation>
            <Navigation>560</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Input PIO_BOTH_IN on instance LED is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:340:7:340:7|Object i is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>340</Navigation>
            <Navigation>7</Navigation>
            <Navigation>340</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Object i is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:356:5:356:16|Removing wire SHAREDBUS_en, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>356</Navigation>
            <Navigation>5</Navigation>
            <Navigation>356</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire SHAREDBUS_en, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:134:26:134:33|*Output rbr_fifo has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>134</Navigation>
            <Navigation>26</Navigation>
            <Navigation>134</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Output rbr_fifo has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:141:27:141:36|*Output fifo_empty has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>141</Navigation>
            <Navigation>27</Navigation>
            <Navigation>141</Navigation>
            <Navigation>36</Navigation>
            <Navigation>*Output fifo_empty has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v&quot;:142:27:142:42|*Output fifo_almost_full has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\rxcver.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>27</Navigation>
            <Navigation>142</Navigation>
            <Navigation>42</Navigation>
            <Navigation>*Output fifo_almost_full has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:382:11:382:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>382</Navigation>
            <Navigation>11</Navigation>
            <Navigation>382</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output fifo_empty_thr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v&quot;:383:8:383:20|*Output fifo_full_thr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\intface.v</Navigation>
            <Navigation>383</Navigation>
            <Navigation>8</Navigation>
            <Navigation>383</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output fifo_full_thr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:111:34:111:43|Input port bits 7 to 4 of GPIO_DAT_I[7:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>111</Navigation>
            <Navigation>34</Navigation>
            <Navigation>111</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Input port bits 7 to 4 of GPIO_DAT_I[7:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL157 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v&quot;:124:30:124:41|*Output PIO_BOTH_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL157</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/gpio/rtl/verilog\gpio.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>30</Navigation>
            <Navigation>124</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output PIO_BOTH_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_alu.v&quot;:52:17:52:21|Input port bits 13 to 2 of instr[17:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>D:\Github\Lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_alu.v</Navigation>
            <Navigation>52</Navigation>
            <Navigation>17</Navigation>
            <Navigation>52</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Input port bits 13 to 2 of instr[17:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v&quot;:528:6:528:11|Removing sequential instance platform1_u.uart.u_txmitt.genblk5.thr_ready because it is equivalent to instance platform1_u.uart.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\txmitt.v</Navigation>
            <Navigation>528</Navigation>
            <Navigation>6</Navigation>
            <Navigation>528</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Removing sequential instance platform1_u.uart.u_txmitt.genblk5.thr_ready because it is equivalent to instance platform1_u.uart.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:246:0:246:5|Found inferred clock platform1_top|clk_in_inferred_clock which controls 283 sequential elements including platform1_u.arbiter.locked. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>0</Navigation>
            <Navigation>246</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock platform1_top|clk_in_inferred_clock which controls 283 sequential elements including platform1_u.arbiter.locked. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO160 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:246:0:246:5|Register bit selected[0] is always 0, optimizing ...</Dynamic>
            <Navigation>MO160</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>0</Navigation>
            <Navigation>246</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Register bit selected[0] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[0] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[0] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[1] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[1] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[2] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[2] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[3] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[3] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[4] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[4] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[5] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[5] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[6] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[6] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:507:3:507:8|Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[7] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>507</Navigation>
            <Navigation>3</Navigation>
            <Navigation>507</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Removing instance platform1_u.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[7] because it is equivalent to instance platform1_u.LM8.u1_isp8_core.din_rd1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BW268 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\uart_core.v&quot;:246:3:246:11|Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file</Dynamic>
            <Navigation>BW268</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/uart_core/rtl/verilog\uart_core.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>3</Navigation>
            <Navigation>246</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BW268 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v&quot;:599:1:599:4|Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file</Dynamic>
            <Navigation>BW268</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\platform1.v</Navigation>
            <Navigation>599</Navigation>
            <Navigation>1</Navigation>
            <Navigation>599</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:607:8:607:20|Blackbox pmi_ram_dq_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>607</Navigation>
            <Navigation>8</Navigation>
            <Navigation>607</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox pmi_ram_dq_Z6_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v&quot;:377:8:377:19|Blackbox pmi_ram_dq_Z5_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_top.v</Navigation>
            <Navigation>377</Navigation>
            <Navigation>8</Navigation>
            <Navigation>377</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Blackbox pmi_ram_dq_Z5_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v&quot;:534:14:534:25|Blackbox pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_core.v</Navigation>
            <Navigation>534</Navigation>
            <Navigation>14</Navigation>
            <Navigation>534</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Blackbox pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v&quot;:456:3:456:15|Blackbox pmi_distributed_spram_16s_4s_13s_noreg_none_binary_MachXO2_pmi_distributed_spram_1_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v</Navigation>
            <Navigation>456</Navigation>
            <Navigation>3</Navigation>
            <Navigation>456</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Blackbox pmi_distributed_spram_16s_4s_13s_noreg_none_binary_MachXO2_pmi_distributed_spram_1_layer0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_alu.v&quot;:102:18:102:27|Blackbox pmi_addsub_8s_8s_off_MachXO2_pmi_addsub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>d:\github\lattice\lm8_tutor\platform1\soc\../soc\../components/lm8/rtl/verilog\lm8_alu.v</Navigation>
            <Navigation>102</Navigation>
            <Navigation>18</Navigation>
            <Navigation>102</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Blackbox pmi_addsub_8s_8s_off_MachXO2_pmi_addsub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock platform1_top|clk_in_inferred_clock with period 41.36ns. Please declare a user-defined clock on object &quot;n:clk_in&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock platform1_top|clk_in_inferred_clock with period 41.36ns. Please declare a user-defined clock on object &quot;n:clk_in&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>