# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
  wire width 8 input 1 \A
  wire input 2 \S
  wire width 4 output 3 \Y
  cell $bmux \UUT
    parameter \S_WIDTH 1
    parameter \WIDTH 4
    connect \A \A
    connect \S \S
    connect \Y \Y
  end
end
