// Seed: 711370052
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3
    , id_23,
    input uwire id_4,
    output tri id_5,
    input tri id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input supply1 id_21
);
  supply0 id_24, id_25 = {id_24{1}}, id_26;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
