simulator lang=spectre

include "../../../SUBCKTS/bitcell_st.scs"

// Voltage sources
_VDD (VDD 0) vsource dc=pvdd
_VSS (VSS 0) vsource dc=pvss

_VWL (WL 0) vsource dc=0
_VBL (BL 0) vsource dc=bitline
_VBLB (BLB 0) vsource dc=bitline
VVBP (VBP 0) vsource dc=pvbp
VVBN (VBN 0) vsource dc=pvbn

// Devices
ICell (BL BLB WL VDD VBP VSS VBN) BITCELL



// DC convergence
nodeset ICell.Q=0 ICell.QB=pvdd
