;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 12, #10
	ADD 210, 60
	SUB @121, 106
	MOV -1, <-20
	ADD 130, 6
	SUB #130, @8
	ADD 130, 6
	CMP @0, @2
	ADD 130, 6
	CMP @0, @2
	SPL 12, #10
	ADD #130, 9
	MOV -1, <-20
	SUB -17, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP 8, @480
	SLT @11, 0
	SLT @11, 0
	SPL 0, <-12
	SLT @11, 0
	ADD #130, 9
	ADD #130, 9
	SUB @121, 106
	SPL 0, <-12
	SUB @-13, 0
	SUB @-13, 0
	SUB @0, @2
	DJN 0, <-12
	DJN 0, <-12
	CMP -207, <-120
	DJN 0, <-12
	CMP 300, 96
	CMP -207, <-120
	SPL 474, 2
	SPL 447, 390
	MOV -17, <-20
	SPL 447, 390
	DJN -1, @-29
	DJN -1, @-29
	MOV -1, <-20
	DJN -1, @-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
