#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150004200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1500043a0 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x1500163c0_0 .var "clk_in", 0 0;
v0x150016480_0 .net "data_out", 31 0, v0x150015a80_0;  1 drivers
v0x150016510_0 .var "deq_in", 0 0;
v0x1500165c0_0 .net "empty_out", 0 0, v0x150015bb0_0;  1 drivers
v0x150016670_0 .var "enq_data_in", 31 0;
v0x150016740_0 .var "enq_in", 0 0;
v0x1500167f0_0 .net "full_out", 0 0, v0x150015d90_0;  1 drivers
v0x1500168a0_0 .var "rst_in", 0 0;
v0x150016950_0 .net "valid_out", 0 0, v0x150016190_0;  1 drivers
S_0x150004520 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x1500043a0;
 .timescale -9 -12;
v0x1500046e0_0 .var/2s "i", 31 0;
S_0x150014790 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 79, 3 79 0, S_0x1500043a0;
 .timescale -9 -12;
v0x150014960_0 .var/2s "i", 31 0;
S_0x1500149f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 91, 3 91 0, S_0x1500043a0;
 .timescale -9 -12;
v0x150014bd0_0 .var/2s "i", 31 0;
S_0x150014c80 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 104, 3 104 0, S_0x1500043a0;
 .timescale -9 -12;
v0x150014e40_0 .var/2s "i", 31 0;
S_0x150014f00 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 116, 3 116 0, S_0x1500043a0;
 .timescale -9 -12;
v0x150015100_0 .var/2s "i", 31 0;
S_0x1500151c0 .scope module, "Q" "FIFO" 3 19, 4 4 0, S_0x1500043a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x150015380 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x1500153c0 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x1500159d0_0 .net "clk_in", 0 0, v0x1500163c0_0;  1 drivers
v0x150015a80_0 .var "data_out", 31 0;
v0x150015b20_0 .net "deq_in", 0 0, v0x150016510_0;  1 drivers
v0x150015bb0_0 .var "empty_out", 0 0;
v0x150015c40_0 .net "enq_data_in", 31 0, v0x150016670_0;  1 drivers
v0x150015cf0_0 .net "enq_in", 0 0, v0x150016740_0;  1 drivers
v0x150015d90_0 .var "full_out", 0 0;
v0x150015e30 .array "queue", 0 7, 31 0;
v0x150015ed0_0 .var "read_ptr", 3 0;
v0x150015fe0_0 .net "rst_in", 0 0, v0x1500168a0_0;  1 drivers
v0x150016080 .array "valid", 0 7, 0 0;
v0x150016190_0 .var "valid_out", 0 0;
v0x150016230_0 .var "write_ptr", 3 0;
E_0x150015650 .event posedge, v0x1500159d0_0;
v0x150016080_0 .array/port v0x150016080, 0;
v0x150016080_1 .array/port v0x150016080, 1;
E_0x1500156b0/0 .event anyedge, v0x150015ed0_0, v0x150016230_0, v0x150016080_0, v0x150016080_1;
v0x150016080_2 .array/port v0x150016080, 2;
v0x150016080_3 .array/port v0x150016080, 3;
v0x150016080_4 .array/port v0x150016080, 4;
v0x150016080_5 .array/port v0x150016080, 5;
E_0x1500156b0/1 .event anyedge, v0x150016080_2, v0x150016080_3, v0x150016080_4, v0x150016080_5;
v0x150016080_6 .array/port v0x150016080, 6;
v0x150016080_7 .array/port v0x150016080, 7;
E_0x1500156b0/2 .event anyedge, v0x150016080_6, v0x150016080_7;
E_0x1500156b0 .event/or E_0x1500156b0/0, E_0x1500156b0/1, E_0x1500156b0/2;
S_0x150015740 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 27, 4 27 0, S_0x1500151c0;
 .timescale -9 -12;
v0x150015910_0 .var/2s "i", 31 0;
    .scope S_0x1500151c0;
T_0 ;
Ewait_0 .event/or E_0x1500156b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x150015ed0_0;
    %load/vec4 v0x150016230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x150015ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x150016080, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x150015bb0_0, 0, 1;
    %load/vec4 v0x150015ed0_0;
    %load/vec4 v0x150016230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x150015ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x150016080, 4;
    %and;
T_0.1;
    %store/vec4 v0x150015d90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1500151c0;
T_1 ;
    %wait E_0x150015650;
    %load/vec4 v0x150015fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x150015740;
    %jmp t_0;
    .scope S_0x150015740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150015910_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x150015910_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x150015910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150015e30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x150015910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150016080, 0, 4;
    %load/vec4 v0x150015910_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x150015910_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x1500151c0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x150015a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150015bb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150015ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150016230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150016190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150015b20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x150015bb0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x150015ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x150016080, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x150015ed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x150015e30, 4;
    %assign/vec4 v0x150015a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150016190_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150015ed0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150016080, 0, 4;
    %load/vec4 v0x150015ed0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x150015ed0_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x150015ed0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150016190_0, 0;
T_1.5 ;
    %load/vec4 v0x150015cf0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x150015d90_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x150016230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x150016080, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x150015c40_0;
    %load/vec4 v0x150016230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150015e30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x150016230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150016080, 0, 4;
    %load/vec4 v0x150016230_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x150016230_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x150016230_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1500043a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x1500163c0_0;
    %nor/r;
    %store/vec4 v0x1500163c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1500043a0;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1500043a0 {0 0 0};
    %vpi_call/w 3 42 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1500163c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1500168a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150016670_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1500168a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1500168a0_0, 0, 1;
    %fork t_3, S_0x150004520;
    %jmp t_2;
    .scope S_0x150004520;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1500046e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1500046e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x150016670_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x150016670_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %load/vec4 v0x1500046e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1500046e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x1500043a0;
t_2 %join;
    %fork t_5, S_0x150014790;
    %jmp t_4;
    .scope S_0x150014790;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150014960_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x150014960_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x1500167f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %load/vec4 v0x150014960_0;
    %store/vec4 v0x150016670_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x150014960_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x150014960_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1500043a0;
t_4 %join;
    %fork t_7, S_0x1500149f0;
    %jmp t_6;
    .scope S_0x1500149f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150014bd0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x150014bd0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x1500165c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x150014bd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x150014bd0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .scope S_0x1500043a0;
t_6 %join;
    %fork t_9, S_0x150014c80;
    %jmp t_8;
    .scope S_0x150014c80;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150014e40_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x150014e40_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.11, 5;
    %load/vec4 v0x1500167f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
    %load/vec4 v0x150014e40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x150016670_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016740_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x150014e40_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x150014e40_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_0x1500043a0;
t_8 %join;
    %fork t_11, S_0x150014f00;
    %jmp t_10;
    .scope S_0x150014f00;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150015100_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x150015100_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v0x1500165c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150016510_0, 0, 1;
T_3.16 ;
    %load/vec4 v0x150015100_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x150015100_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_0x1500043a0;
t_10 %join;
    %delay 500000, 0;
    %vpi_call/w 3 127 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/fifo_tb.sv";
    "hdl/fifo.sv";
