Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/brb/lapo2/incRam/fault_checker_test_isim_beh.exe" -prj "/home/brb/lapo2/incRam/fault_checker_test_beh.prj" "work.fault_checker_test" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/brb/lapo2/incRam/D_FF.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/up_counter.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/MISR.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/golden_control_ROM.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/golden_bus_ROM.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/equality_comparator.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/down_counter.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/fault_checker.vhd" into library work
Parsing VHDL file "/home/brb/lapo2/incRam/fault_checker_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103008 KB
Fuse CPU Usage: 1840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity D_FF [d_ff_default]
Compiling architecture structural of entity MISR [misr_default]
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture golden_bus_rom_a of entity golden_bus_ROM [golden_bus_rom_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture golden_control_rom_a of entity golden_control_ROM [golden_control_rom_default]
Compiling architecture behavioral of entity down_counter [down_counter_default]
Compiling architecture behavioral of entity up_counter [up_counter_default]
Compiling architecture behavioral of entity equality_comparator [\equality_comparator(129)\]
Compiling architecture structural of entity fault_checker [fault_checker_default]
Compiling architecture behavior of entity fault_checker_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 40 VHDL Units
Built simulation executable /home/brb/lapo2/incRam/fault_checker_test_isim_beh.exe
Fuse Memory Usage: 421848 KB
Fuse CPU Usage: 2250 ms
GCC CPU Usage: 250 ms
