<stg><name>mvprod_layer_2</name>


<trans_list>

<trans id="430" from="1" to="2">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="2" to="3">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="3" to="4">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="4" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="5" to="6">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="6" to="7">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="7" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="8" to="9">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="9" to="10">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="10" to="11">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="11" to="12">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="12" to="13">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="13" to="14">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="14" to="15">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="15" to="16">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="16" to="17">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="17" to="18">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="18" to="19">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="19" to="2">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
rewind_header:2  %phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %._crit_edge.0 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:1  %phi_mul_cast = zext i8 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:7  %matrix_V_addr = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %phi_mul_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:8  %tmp_4 = or i8 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:9  %tmp_12_cast = zext i8 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %matrix_V_addr_1 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:11  %tmp_5 = add i8 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:14  %tmp_6 = add i8 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:84  %input_V_addr = getelementptr [26 x i18]* %input_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:85  %input_V_load = load i18* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:87  %matrix_V_load = load i18* %matrix_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:90  %input_V_addr_1 = getelementptr [26 x i18]* %input_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:91  %input_V_load_1 = load i18* %input_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:93  %matrix_V_load_1 = load i18* %matrix_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:12  %tmp_13_cast = zext i8 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %matrix_V_addr_2 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:15  %tmp_14_cast = zext i8 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %matrix_V_addr_3 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:17  %tmp_7 = add i8 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:20  %tmp_9 = add i8 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:85  %input_V_load = load i18* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:87  %matrix_V_load = load i18* %matrix_V_addr, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:91  %input_V_load_1 = load i18* %input_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:93  %matrix_V_load_1 = load i18* %matrix_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:99  %input_V_addr_2 = getelementptr [26 x i18]* %input_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:100  %input_V_load_2 = load i18* %input_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:102  %matrix_V_load_2 = load i18* %matrix_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:108  %input_V_addr_3 = getelementptr [26 x i18]* %input_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:109  %input_V_load_3 = load i18* %input_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:111  %matrix_V_load_3 = load i18* %matrix_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:18  %tmp_15_cast = zext i8 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %matrix_V_addr_4 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:21  %tmp_16_cast = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %matrix_V_addr_5 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:23  %tmp_10 = add i8 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:26  %tmp_11 = add i8 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:86  %OP1_V_cast = sext i18 %input_V_load to i35

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:88  %OP2_V_cast = sext i18 %matrix_V_load to i35

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:89  %p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:92  %OP1_V_1 = sext i18 %input_V_load_1 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:94  %OP2_V_1 = sext i18 %matrix_V_load_1 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:95  %p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:100  %input_V_load_2 = load i18* %input_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:102  %matrix_V_load_2 = load i18* %matrix_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:109  %input_V_load_3 = load i18* %input_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:111  %matrix_V_load_3 = load i18* %matrix_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:117  %input_V_addr_4 = getelementptr [26 x i18]* %input_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:118  %input_V_load_4 = load i18* %input_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:120  %matrix_V_load_4 = load i18* %matrix_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:126  %input_V_addr_5 = getelementptr [26 x i18]* %input_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:127  %input_V_load_5 = load i18* %input_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:129  %matrix_V_load_5 = load i18* %matrix_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:24  %tmp_17_cast = zext i8 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %matrix_V_addr_6 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:27  %tmp_18_cast = zext i8 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:28  %matrix_V_addr_7 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:29  %tmp_12 = add i8 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:32  %tmp_13 = add i8 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:89  %p_Val2_s = mul i35 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:95  %p_Val2_14_1 = mul i35 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_14_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:96  %tmp_30 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_s, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:101  %OP1_V_2 = sext i18 %input_V_load_2 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:103  %OP2_V_2 = sext i18 %matrix_V_load_2 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:104  %p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:110  %OP1_V_3 = sext i18 %input_V_load_3 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:112  %OP2_V_3 = sext i18 %matrix_V_load_3 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:113  %p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_14_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:118  %input_V_load_4 = load i18* %input_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:120  %matrix_V_load_4 = load i18* %matrix_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:127  %input_V_load_5 = load i18* %input_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:129  %matrix_V_load_5 = load i18* %matrix_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_5"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:135  %input_V_addr_6 = getelementptr [26 x i18]* %input_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:136  %input_V_load_6 = load i18* %input_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:138  %matrix_V_load_6 = load i18* %matrix_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_6"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:144  %input_V_addr_7 = getelementptr [26 x i18]* %input_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:145  %input_V_load_7 = load i18* %input_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:147  %matrix_V_load_7 = load i18* %matrix_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:30  %tmp_19_cast = zext i8 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:31  %matrix_V_addr_8 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_19_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_8"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:33  %tmp_20_cast = zext i8 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:34  %matrix_V_addr_9 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_9"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:35  %tmp_14 = add i8 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:38  %tmp_15 = add i8 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:97  %tmp_41_1 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_30, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:98  %p_Val2_15_1 = add i35 %p_Val2_14_1, %tmp_41_1

]]></Node>
<StgValue><ssdm name="p_Val2_15_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:104  %p_Val2_14_2 = mul i35 %OP1_V_2, %OP2_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_14_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:105  %tmp_31 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_1, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:113  %p_Val2_14_3 = mul i35 %OP1_V_3, %OP2_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_14_3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:119  %OP1_V_4 = sext i18 %input_V_load_4 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:121  %OP2_V_4 = sext i18 %matrix_V_load_4 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:122  %p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_14_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:128  %OP1_V_5 = sext i18 %input_V_load_5 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:130  %OP2_V_5 = sext i18 %matrix_V_load_5 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:131  %p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_14_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:136  %input_V_load_6 = load i18* %input_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:138  %matrix_V_load_6 = load i18* %matrix_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_6"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:145  %input_V_load_7 = load i18* %input_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:147  %matrix_V_load_7 = load i18* %matrix_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_7"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:153  %input_V_addr_8 = getelementptr [26 x i18]* %input_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_V_addr_8"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:154  %input_V_load_8 = load i18* %input_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:156  %matrix_V_load_8 = load i18* %matrix_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_8"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:162  %input_V_addr_9 = getelementptr [26 x i18]* %input_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_V_addr_9"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:163  %input_V_load_9 = load i18* %input_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_9"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:165  %matrix_V_load_9 = load i18* %matrix_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %._crit_edge.0 ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3  br i1 %do_init, label %rewind_init, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
rewind_init:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
rewind_init:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:36  %tmp_21_cast = zext i8 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:37  %matrix_V_addr_10 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_10"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:39  %tmp_22_cast = zext i8 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:40  %matrix_V_addr_11 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_11"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:41  %tmp_16 = add i8 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:44  %tmp_17 = add i8 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:106  %tmp_41_2 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_31, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:107  %p_Val2_15_2 = add i35 %p_Val2_14_2, %tmp_41_2

]]></Node>
<StgValue><ssdm name="p_Val2_15_2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:114  %tmp_32 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_2, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:115  %tmp_41_3 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_32, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:116  %p_Val2_15_3 = add i35 %p_Val2_14_3, %tmp_41_3

]]></Node>
<StgValue><ssdm name="p_Val2_15_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:122  %p_Val2_14_4 = mul i35 %OP1_V_4, %OP2_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_14_4"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:123  %tmp_33 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_3, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:131  %p_Val2_14_5 = mul i35 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_14_5"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:137  %OP1_V_6 = sext i18 %input_V_load_6 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:139  %OP2_V_6 = sext i18 %matrix_V_load_6 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:140  %p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_14_6"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:146  %OP1_V_7 = sext i18 %input_V_load_7 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:148  %OP2_V_7 = sext i18 %matrix_V_load_7 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:149  %p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_14_7"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:154  %input_V_load_8 = load i18* %input_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:156  %matrix_V_load_8 = load i18* %matrix_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_8"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:163  %input_V_load_9 = load i18* %input_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_9"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:165  %matrix_V_load_9 = load i18* %matrix_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_9"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:171  %input_V_addr_10 = getelementptr [26 x i18]* %input_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_V_addr_10"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:172  %input_V_load_10 = load i18* %input_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_10"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:174  %matrix_V_load_10 = load i18* %matrix_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_10"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:180  %input_V_addr_11 = getelementptr [26 x i18]* %input_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_V_addr_11"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:181  %input_V_load_11 = load i18* %input_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_11"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:183  %matrix_V_load_11 = load i18* %matrix_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:42  %tmp_23_cast = zext i8 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:43  %matrix_V_addr_12 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_12"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:45  %tmp_24_cast = zext i8 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:46  %matrix_V_addr_13 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_13"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:47  %tmp_18 = add i8 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:50  %tmp_19 = add i8 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:124  %tmp_41_4 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_33, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:125  %p_Val2_15_4 = add i35 %p_Val2_14_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="p_Val2_15_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:132  %tmp_34 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_4, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:133  %tmp_41_5 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_34, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:134  %p_Val2_15_5 = add i35 %p_Val2_14_5, %tmp_41_5

]]></Node>
<StgValue><ssdm name="p_Val2_15_5"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:140  %p_Val2_14_6 = mul i35 %OP1_V_6, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_14_6"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:141  %tmp_35 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_5, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:149  %p_Val2_14_7 = mul i35 %OP1_V_7, %OP2_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_14_7"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:155  %OP1_V_8 = sext i18 %input_V_load_8 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:157  %OP2_V_8 = sext i18 %matrix_V_load_8 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_8"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:158  %p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_14_8"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:164  %OP1_V_9 = sext i18 %input_V_load_9 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:166  %OP2_V_9 = sext i18 %matrix_V_load_9 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:167  %p_Val2_14_9 = mul i35 %OP1_V_9, %OP2_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_14_9"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:172  %input_V_load_10 = load i18* %input_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_10"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:174  %matrix_V_load_10 = load i18* %matrix_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_10"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:181  %input_V_load_11 = load i18* %input_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_11"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:183  %matrix_V_load_11 = load i18* %matrix_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_11"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:189  %input_V_addr_12 = getelementptr [26 x i18]* %input_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_V_addr_12"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:190  %input_V_load_12 = load i18* %input_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_12"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:192  %matrix_V_load_12 = load i18* %matrix_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_12"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:198  %input_V_addr_13 = getelementptr [26 x i18]* %input_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_V_addr_13"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:199  %input_V_load_13 = load i18* %input_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_13"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:201  %matrix_V_load_13 = load i18* %matrix_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:48  %tmp_25_cast = zext i8 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:49  %matrix_V_addr_14 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_14"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:51  %tmp_26_cast = zext i8 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:52  %matrix_V_addr_15 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_15"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:53  %tmp_20 = add i8 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:56  %tmp_21 = add i8 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:142  %tmp_41_6 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_35, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:143  %p_Val2_15_6 = add i35 %p_Val2_14_6, %tmp_41_6

]]></Node>
<StgValue><ssdm name="p_Val2_15_6"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_36 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_6, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:151  %tmp_41_7 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_36, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:152  %p_Val2_15_7 = add i35 %p_Val2_14_7, %tmp_41_7

]]></Node>
<StgValue><ssdm name="p_Val2_15_7"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:158  %p_Val2_14_8 = mul i35 %OP1_V_8, %OP2_V_8

]]></Node>
<StgValue><ssdm name="p_Val2_14_8"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:159  %tmp_37 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_7, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:167  %p_Val2_14_9 = mul i35 %OP1_V_9, %OP2_V_9

]]></Node>
<StgValue><ssdm name="p_Val2_14_9"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:173  %OP1_V_s = sext i18 %input_V_load_10 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:175  %OP2_V_s = sext i18 %matrix_V_load_10 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:176  %p_Val2_14_s = mul i35 %OP1_V_s, %OP2_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_14_s"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:182  %OP1_V_10 = sext i18 %input_V_load_11 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_10"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:184  %OP2_V_10 = sext i18 %matrix_V_load_11 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_10"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:185  %p_Val2_14_10 = mul i35 %OP1_V_10, %OP2_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_14_10"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:190  %input_V_load_12 = load i18* %input_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_12"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:192  %matrix_V_load_12 = load i18* %matrix_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_12"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:199  %input_V_load_13 = load i18* %input_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_13"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:201  %matrix_V_load_13 = load i18* %matrix_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_13"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:207  %input_V_addr_14 = getelementptr [26 x i18]* %input_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_V_addr_14"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:208  %input_V_load_14 = load i18* %input_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_14"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:210  %matrix_V_load_14 = load i18* %matrix_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_14"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:216  %input_V_addr_15 = getelementptr [26 x i18]* %input_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_V_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:217  %input_V_load_15 = load i18* %input_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_15"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:219  %matrix_V_load_15 = load i18* %matrix_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:54  %tmp_27_cast = zext i8 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:55  %matrix_V_addr_16 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_16"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:57  %tmp_28_cast = zext i8 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:58  %matrix_V_addr_17 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_17"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:59  %tmp_22 = add i8 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:62  %tmp_23 = add i8 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:160  %tmp_41_8 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_37, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_8"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:161  %p_Val2_15_8 = add i35 %p_Val2_14_8, %tmp_41_8

]]></Node>
<StgValue><ssdm name="p_Val2_15_8"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:168  %tmp_38 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_8, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:169  %tmp_41_9 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_38, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_9"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:170  %p_Val2_15_9 = add i35 %p_Val2_14_9, %tmp_41_9

]]></Node>
<StgValue><ssdm name="p_Val2_15_9"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:176  %p_Val2_14_s = mul i35 %OP1_V_s, %OP2_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_14_s"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:177  %tmp_39 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_9, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:185  %p_Val2_14_10 = mul i35 %OP1_V_10, %OP2_V_10

]]></Node>
<StgValue><ssdm name="p_Val2_14_10"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:191  %OP1_V_11 = sext i18 %input_V_load_12 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_11"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:193  %OP2_V_11 = sext i18 %matrix_V_load_12 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_11"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:194  %p_Val2_14_11 = mul i35 %OP1_V_11, %OP2_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_14_11"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:200  %OP1_V_12 = sext i18 %input_V_load_13 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_12"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:202  %OP2_V_12 = sext i18 %matrix_V_load_13 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_12"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:203  %p_Val2_14_12 = mul i35 %OP1_V_12, %OP2_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_14_12"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:208  %input_V_load_14 = load i18* %input_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_14"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:210  %matrix_V_load_14 = load i18* %matrix_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_14"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:217  %input_V_load_15 = load i18* %input_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_15"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:219  %matrix_V_load_15 = load i18* %matrix_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_15"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:225  %input_V_addr_16 = getelementptr [26 x i18]* %input_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_V_addr_16"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:226  %input_V_load_16 = load i18* %input_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_16"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:228  %matrix_V_load_16 = load i18* %matrix_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_16"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:234  %input_V_addr_17 = getelementptr [26 x i18]* %input_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_V_addr_17"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:235  %input_V_load_17 = load i18* %input_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_17"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:237  %matrix_V_load_17 = load i18* %matrix_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:60  %tmp_29_cast = zext i8 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:61  %matrix_V_addr_18 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_29_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_18"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:63  %tmp_30_cast = zext i8 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:64  %matrix_V_addr_19 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_30_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_19"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:65  %tmp_24 = add i8 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:68  %tmp_25 = add i8 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:178  %tmp_41_s = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_39, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_s"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:179  %p_Val2_15_s = add i35 %p_Val2_14_s, %tmp_41_s

]]></Node>
<StgValue><ssdm name="p_Val2_15_s"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_40 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_s, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:187  %tmp_41_10 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_40, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_10"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:188  %p_Val2_15_10 = add i35 %p_Val2_14_10, %tmp_41_10

]]></Node>
<StgValue><ssdm name="p_Val2_15_10"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:194  %p_Val2_14_11 = mul i35 %OP1_V_11, %OP2_V_11

]]></Node>
<StgValue><ssdm name="p_Val2_14_11"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:195  %tmp_41 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_10, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:203  %p_Val2_14_12 = mul i35 %OP1_V_12, %OP2_V_12

]]></Node>
<StgValue><ssdm name="p_Val2_14_12"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:209  %OP1_V_13 = sext i18 %input_V_load_14 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_13"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:211  %OP2_V_13 = sext i18 %matrix_V_load_14 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_13"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:212  %p_Val2_14_13 = mul i35 %OP1_V_13, %OP2_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_14_13"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:218  %OP1_V_14 = sext i18 %input_V_load_15 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_14"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:220  %OP2_V_14 = sext i18 %matrix_V_load_15 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_14"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:221  %p_Val2_14_14 = mul i35 %OP1_V_14, %OP2_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_14_14"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:226  %input_V_load_16 = load i18* %input_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_16"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:228  %matrix_V_load_16 = load i18* %matrix_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_16"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:235  %input_V_load_17 = load i18* %input_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_17"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:237  %matrix_V_load_17 = load i18* %matrix_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_17"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:243  %input_V_addr_18 = getelementptr [26 x i18]* %input_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_V_addr_18"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:244  %input_V_load_18 = load i18* %input_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_18"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:246  %matrix_V_load_18 = load i18* %matrix_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_18"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:252  %input_V_addr_19 = getelementptr [26 x i18]* %input_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_V_addr_19"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:253  %input_V_load_19 = load i18* %input_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_19"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:255  %matrix_V_load_19 = load i18* %matrix_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:0  %phi_mul_cast2 = zext i8 %phi_mul to i9

]]></Node>
<StgValue><ssdm name="phi_mul_cast2"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:66  %tmp_31_cast = zext i8 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:67  %matrix_V_addr_20 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_20"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0:69  %tmp_32_cast = zext i8 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:70  %matrix_V_addr_21 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_21"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:71  %tmp_26 = add i9 %phi_mul_cast2, 22

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:74  %tmp_27 = add i9 %phi_mul_cast2, 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:196  %tmp_41_11 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_41, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_11"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:197  %p_Val2_15_11 = add i35 %p_Val2_14_11, %tmp_41_11

]]></Node>
<StgValue><ssdm name="p_Val2_15_11"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:204  %tmp_42 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_11, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:205  %tmp_41_12 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_42, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_12"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:206  %p_Val2_15_12 = add i35 %p_Val2_14_12, %tmp_41_12

]]></Node>
<StgValue><ssdm name="p_Val2_15_12"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:212  %p_Val2_14_13 = mul i35 %OP1_V_13, %OP2_V_13

]]></Node>
<StgValue><ssdm name="p_Val2_14_13"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:213  %tmp_43 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_12, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:221  %p_Val2_14_14 = mul i35 %OP1_V_14, %OP2_V_14

]]></Node>
<StgValue><ssdm name="p_Val2_14_14"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:227  %OP1_V_15 = sext i18 %input_V_load_16 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_15"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:229  %OP2_V_15 = sext i18 %matrix_V_load_16 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_15"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:230  %p_Val2_14_15 = mul i35 %OP1_V_15, %OP2_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_14_15"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:236  %OP1_V_16 = sext i18 %input_V_load_17 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_16"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:238  %OP2_V_16 = sext i18 %matrix_V_load_17 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_16"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:239  %p_Val2_14_16 = mul i35 %OP1_V_16, %OP2_V_16

]]></Node>
<StgValue><ssdm name="p_Val2_14_16"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:244  %input_V_load_18 = load i18* %input_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_18"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:246  %matrix_V_load_18 = load i18* %matrix_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_18"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:253  %input_V_load_19 = load i18* %input_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_19"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:255  %matrix_V_load_19 = load i18* %matrix_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_19"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:261  %input_V_addr_20 = getelementptr [26 x i18]* %input_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_V_addr_20"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:262  %input_V_load_20 = load i18* %input_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_20"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:264  %matrix_V_load_20 = load i18* %matrix_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_20"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:270  %input_V_addr_21 = getelementptr [26 x i18]* %input_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_V_addr_21"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:271  %input_V_load_21 = load i18* %input_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_21"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:273  %matrix_V_load_21 = load i18* %matrix_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0:72  %tmp_33_cast = zext i9 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:73  %matrix_V_addr_22 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_22"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0:75  %tmp_34_cast = zext i9 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:76  %matrix_V_addr_23 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_23"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:77  %tmp_28 = add i9 %phi_mul_cast2, 24

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:80  %tmp_29 = add i9 %phi_mul_cast2, 25

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:214  %tmp_41_13 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_43, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_13"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:215  %p_Val2_15_13 = add i35 %p_Val2_14_13, %tmp_41_13

]]></Node>
<StgValue><ssdm name="p_Val2_15_13"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:222  %tmp_44 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_13, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:223  %tmp_41_14 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_44, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_14"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:224  %p_Val2_15_14 = add i35 %p_Val2_14_14, %tmp_41_14

]]></Node>
<StgValue><ssdm name="p_Val2_15_14"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:230  %p_Val2_14_15 = mul i35 %OP1_V_15, %OP2_V_15

]]></Node>
<StgValue><ssdm name="p_Val2_14_15"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:231  %tmp_45 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_14, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:239  %p_Val2_14_16 = mul i35 %OP1_V_16, %OP2_V_16

]]></Node>
<StgValue><ssdm name="p_Val2_14_16"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:245  %OP1_V_17 = sext i18 %input_V_load_18 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_17"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:247  %OP2_V_17 = sext i18 %matrix_V_load_18 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_17"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:248  %p_Val2_14_17 = mul i35 %OP1_V_17, %OP2_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_14_17"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:254  %OP1_V_18 = sext i18 %input_V_load_19 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_18"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:256  %OP2_V_18 = sext i18 %matrix_V_load_19 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_18"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:257  %p_Val2_14_18 = mul i35 %OP1_V_18, %OP2_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_14_18"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:262  %input_V_load_20 = load i18* %input_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_20"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:264  %matrix_V_load_20 = load i18* %matrix_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_20"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:271  %input_V_load_21 = load i18* %input_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_21"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:273  %matrix_V_load_21 = load i18* %matrix_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_21"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:279  %input_V_addr_22 = getelementptr [26 x i18]* %input_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_V_addr_22"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:280  %input_V_load_22 = load i18* %input_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_22"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:282  %matrix_V_load_22 = load i18* %matrix_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_22"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:288  %input_V_addr_23 = getelementptr [26 x i18]* %input_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_V_addr_23"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:289  %input_V_load_23 = load i18* %input_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_23"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:291  %matrix_V_load_23 = load i18* %matrix_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
rewind_header:1  %m1 = phi i4 [ 0, %0 ], [ %m, %._crit_edge.0 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:6  %next_mul = add i8 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0:78  %tmp_35_cast = zext i9 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:79  %matrix_V_addr_24 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_24"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0:81  %tmp_36_cast = zext i9 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:82  %matrix_V_addr_25 = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="matrix_V_addr_25"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:232  %tmp_41_15 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_45, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_15"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:233  %p_Val2_15_15 = add i35 %p_Val2_14_15, %tmp_41_15

]]></Node>
<StgValue><ssdm name="p_Val2_15_15"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:240  %tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_15, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:241  %tmp_41_16 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_46, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_16"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:242  %p_Val2_15_16 = add i35 %p_Val2_14_16, %tmp_41_16

]]></Node>
<StgValue><ssdm name="p_Val2_15_16"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:248  %p_Val2_14_17 = mul i35 %OP1_V_17, %OP2_V_17

]]></Node>
<StgValue><ssdm name="p_Val2_14_17"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:249  %tmp_47 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_16, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:257  %p_Val2_14_18 = mul i35 %OP1_V_18, %OP2_V_18

]]></Node>
<StgValue><ssdm name="p_Val2_14_18"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:263  %OP1_V_19 = sext i18 %input_V_load_20 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_19"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:265  %OP2_V_19 = sext i18 %matrix_V_load_20 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_19"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:266  %p_Val2_14_19 = mul i35 %OP1_V_19, %OP2_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_14_19"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:272  %OP1_V_20 = sext i18 %input_V_load_21 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_20"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:274  %OP2_V_20 = sext i18 %matrix_V_load_21 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_20"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:275  %p_Val2_14_20 = mul i35 %OP1_V_20, %OP2_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_14_20"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:280  %input_V_load_22 = load i18* %input_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_22"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:282  %matrix_V_load_22 = load i18* %matrix_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_22"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:289  %input_V_load_23 = load i18* %input_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_23"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:291  %matrix_V_load_23 = load i18* %matrix_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_23"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:297  %input_V_addr_24 = getelementptr [26 x i18]* %input_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_V_addr_24"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:298  %input_V_load_24 = load i18* %input_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_24"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:300  %matrix_V_load_24 = load i18* %matrix_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_24"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:306  %input_V_addr_25 = getelementptr [26 x i18]* %input_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_V_addr_25"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:307  %input_V_load_25 = load i18* %input_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_25"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:309  %matrix_V_load_25 = load i18* %matrix_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_25"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.0:319  %tmp = icmp eq i4 %m1, -7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:250  %tmp_41_17 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_47, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_17"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:251  %p_Val2_15_17 = add i35 %p_Val2_14_17, %tmp_41_17

]]></Node>
<StgValue><ssdm name="p_Val2_15_17"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:258  %tmp_48 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_17, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:259  %tmp_41_18 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_48, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_18"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:260  %p_Val2_15_18 = add i35 %p_Val2_14_18, %tmp_41_18

]]></Node>
<StgValue><ssdm name="p_Val2_15_18"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:266  %p_Val2_14_19 = mul i35 %OP1_V_19, %OP2_V_19

]]></Node>
<StgValue><ssdm name="p_Val2_14_19"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:267  %tmp_49 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_18, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:275  %p_Val2_14_20 = mul i35 %OP1_V_20, %OP2_V_20

]]></Node>
<StgValue><ssdm name="p_Val2_14_20"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:281  %OP1_V_21 = sext i18 %input_V_load_22 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_21"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:283  %OP2_V_21 = sext i18 %matrix_V_load_22 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_21"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:284  %p_Val2_14_21 = mul i35 %OP1_V_21, %OP2_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_14_21"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:290  %OP1_V_22 = sext i18 %input_V_load_23 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_22"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:292  %OP2_V_22 = sext i18 %matrix_V_load_23 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_22"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:293  %p_Val2_14_22 = mul i35 %OP1_V_22, %OP2_V_22

]]></Node>
<StgValue><ssdm name="p_Val2_14_22"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:298  %input_V_load_24 = load i18* %input_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_24"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:300  %matrix_V_load_24 = load i18* %matrix_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_24"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="5">
<![CDATA[
._crit_edge.0:307  %input_V_load_25 = load i18* %input_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_25"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge.0:309  %matrix_V_load_25 = load i18* %matrix_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="matrix_V_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:268  %tmp_41_19 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_49, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_19"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:269  %p_Val2_15_19 = add i35 %p_Val2_14_19, %tmp_41_19

]]></Node>
<StgValue><ssdm name="p_Val2_15_19"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:276  %tmp_50 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_19, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:277  %tmp_41_20 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_50, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_20"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:278  %p_Val2_15_20 = add i35 %p_Val2_14_20, %tmp_41_20

]]></Node>
<StgValue><ssdm name="p_Val2_15_20"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:284  %p_Val2_14_21 = mul i35 %OP1_V_21, %OP2_V_21

]]></Node>
<StgValue><ssdm name="p_Val2_14_21"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:285  %tmp_51 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_20, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:293  %p_Val2_14_22 = mul i35 %OP1_V_22, %OP2_V_22

]]></Node>
<StgValue><ssdm name="p_Val2_14_22"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:299  %OP1_V_23 = sext i18 %input_V_load_24 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_23"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:301  %OP2_V_23 = sext i18 %matrix_V_load_24 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_23"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:302  %p_Val2_14_23 = mul i35 %OP1_V_23, %OP2_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_14_23"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:308  %OP1_V_24 = sext i18 %input_V_load_25 to i35

]]></Node>
<StgValue><ssdm name="OP1_V_24"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="35" op_0_bw="18">
<![CDATA[
._crit_edge.0:310  %OP2_V_24 = sext i18 %matrix_V_load_25 to i35

]]></Node>
<StgValue><ssdm name="OP2_V_24"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:311  %p_Val2_14_24 = mul i35 %OP1_V_24, %OP2_V_24

]]></Node>
<StgValue><ssdm name="p_Val2_14_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:286  %tmp_41_21 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_51, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_21"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:287  %p_Val2_15_21 = add i35 %p_Val2_14_21, %tmp_41_21

]]></Node>
<StgValue><ssdm name="p_Val2_15_21"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_52 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_21, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:295  %tmp_41_22 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_52, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_22"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:296  %p_Val2_15_22 = add i35 %p_Val2_14_22, %tmp_41_22

]]></Node>
<StgValue><ssdm name="p_Val2_15_22"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:302  %p_Val2_14_23 = mul i35 %OP1_V_23, %OP2_V_23

]]></Node>
<StgValue><ssdm name="p_Val2_14_23"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:303  %tmp_53 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_22, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:311  %p_Val2_14_24 = mul i35 %OP1_V_24, %OP2_V_24

]]></Node>
<StgValue><ssdm name="p_Val2_14_24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:304  %tmp_41_23 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_53, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_23"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:305  %p_Val2_15_23 = add i35 %p_Val2_14_23, %tmp_41_23

]]></Node>
<StgValue><ssdm name="p_Val2_15_23"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:312  %tmp_54 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_23, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="35" op_0_bw="35" op_1_bw="18" op_2_bw="17">
<![CDATA[
._crit_edge.0:313  %tmp_41_24 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_54, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_41_24"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge.0:314  %p_Val2_15_24 = add i35 %p_Val2_14_24, %tmp_41_24

]]></Node>
<StgValue><ssdm name="p_Val2_15_24"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:315  %acc_V_s = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %p_Val2_15_24, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="acc_V_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="419" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:3  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 13, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.0:5  %tmp_s = zext i4 %m1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:83  %result_V_addr = getelementptr [10 x i18]* %result_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="result_V_addr"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="18" op_1_bw="4">
<![CDATA[
._crit_edge.0:316  store i18 %acc_V_s, i18* %result_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0:317  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str5, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.0:318  %m = add i4 %m1, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:320  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:321  br i1 %tmp, label %1, label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
