Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Wed Sep 11 13:37:48 2024
| Host             : crimson.eecg running 64-bit Debian GNU/Linux 10 (buster)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.800        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.127        |
| Device Static (W)        | 0.673        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.3         |
| Junction Temperature (C) | 29.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.154 |        8 |       --- |             --- |
| CLB Logic                |     1.780 |   438770 |       --- |             --- |
|   LUT as Logic           |     1.653 |   255129 |    274080 |           93.09 |
|   CARRY8                 |     0.117 |    26819 |     34260 |           78.28 |
|   LUT as Shift Register  |     0.004 |      510 |    144000 |            0.35 |
|   LUT as Distributed RAM |     0.003 |      544 |    144000 |            0.38 |
|   Register               |     0.003 |    49750 |    548160 |            9.08 |
|   BUFG                   |    <0.001 |       18 |        32 |           56.25 |
|   Others                 |     0.000 |     1295 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     5156 |    274080 |            1.88 |
| Signals                  |     1.892 |   262064 |       --- |             --- |
| Block RAM                |     0.013 |     18.5 |       912 |            2.03 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.187 |     1044 |      2520 |           41.43 |
| I/O                      |     0.004 |        5 |       328 |            1.52 |
| Static Power             |     0.673 |          |           |                 |
| Total                    |     4.800 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     4.945 |       4.734 |      0.211 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.037 |       0.001 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.002 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.247 |       0.054 |      0.192 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.034 |       0.002 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.009 |       0.000 |      0.009 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                           |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                   |            66.7 |
| user_si570_sysclk_clk_p                                                                             | user_si570_sysclk_clk_p                                           |             3.3 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     4.127 |
|   dbg_hub                     |     0.005 |
|     inst                      |     0.005 |
|       BSCANID.u_xsdbm_id      |     0.005 |
|   design_1_i                  |     4.122 |
|     axi_bram_ctrl_0           |     0.001 |
|       U0                      |     0.001 |
|     axi_bram_ctrl_0_bram      |     0.001 |
|       U0                      |     0.001 |
|     axi_uartlite_0            |     0.001 |
|       U0                      |     0.001 |
|     clk_wiz_1                 |     0.101 |
|       inst                    |     0.101 |
|     ila_0                     |     0.027 |
|       inst                    |     0.027 |
|     mdm_1                     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0              |     0.020 |
|       U0                      |     0.020 |
|     microblaze_0_axi_periph   |     0.002 |
|       xbar                    |     0.002 |
|     microblaze_0_local_memory |     0.004 |
|       lmb_bram                |     0.004 |
|     parallel_ber_top_0        |     3.946 |
|       inst                    |     3.820 |
|     sim_controller_0          |     0.015 |
|       inst                    |     0.015 |
+-------------------------------+-----------+


