Assertion report generated on: 27-Mar-2024 09:01:55 PM

Assertion summary report for design: uartTrans
##############################################

  Target   | Total | Passed | Failed | Vacuous | Hit | Miss
---------- | ----- | ------ | ------ | ------- | --- | ----
    tx     |   2   |   0    |   0    |    2    | 0.0 | 1.0 
txDoneTick |   9   |   0    |   0    |    9    | 0.0 | 1.0 


Resource usage summary report for the desing: uartTrans
#######################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.255526        |     904.77    
   Simulation     |       0:00:02.037241        |     968.77    
     D Parse      |       0:00:22.369760        |     969.79    
     Mining       |       0:00:35.717064        |    1043.92    
     Overall      |       0:01:09.790497        |    1043.92    
