TRACE::2025-05-22.21:55:14::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:14::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:14::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:18::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-22.21:55:18::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-05-22.21:55:18::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper"
		}]
}
TRACE::2025-05-22.21:55:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-05-22.21:55:18::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-05-22.21:55:18::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper"
		}]
}
TRACE::2025-05-22.21:55:18::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper"
		}]
}
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:18::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:18::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:18::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:18::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:18::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:18::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:18::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-22.21:55:18::SCWMssOS::No sw design opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::mss does not exists at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::Creating sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::Adding the swdes entry, created swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::updating the scw layer changes to swdes at   C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::Writing mss at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:18::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.21:55:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-22.21:55:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-22.21:55:18::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.21:55:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-05-22.21:55:20::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:55:20::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-05-22.21:55:21::SCWMssOS::Could not open the swdb for C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2025-05-22.21:55:21::SCWMssOS::Could not open the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2025-05-22.21:55:21::SCWMssOS::Cleared the swdb table entry
TRACE::2025-05-22.21:55:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-22.21:55:21::SCWMssOS::Writing the mss file completed C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-22.21:55:21::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.21:55:21::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:55:21::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.21:55:21::SCWSystem::Not a boot domain 
LOG::2025-05-22.21:55:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.21:55:21::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.21:55:21::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.21:55:21::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.21:55:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.21:55:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.21:55:21::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-05-22.21:55:21::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-22.21:55:21::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.21:55:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.21:55:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.21:55:21::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.21:55:21::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:55:21::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.21:55:21::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWSystem::dir created 
TRACE::2025-05-22.21:55:21::SCWSystem::Writing the bif 
TRACE::2025-05-22.21:55:21::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.21:55:21::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.21:55:21::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.21:55:21::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.21:55:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.21:55:21::SCWPlatform::updated the xpfm file.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.21:55:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.21:55:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-22.21:55:21::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.21:55:21::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:55:21::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.21:55:21::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.21:55:21::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.21:55:21::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.21:55:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.21:55:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.21:55:21::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.21:55:21::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-22.21:55:21::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.21:55:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.21:55:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.21:55:21::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.21:55:21::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:55:21::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.21:55:21::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:55:21::SCWSystem::dir created 
TRACE::2025-05-22.21:55:21::SCWSystem::Writing the bif 
TRACE::2025-05-22.21:55:21::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.21:55:21::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.21:55:21::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.21:55:21::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.21:55:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:55:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:55:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:55:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:55:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:55:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:55:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.21:55:21::SCWPlatform::updated the xpfm file.
LOG::2025-05-22.21:56:38::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:56:38::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-22.21:56:38::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:56:38::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-22.21:56:38::SCWSystem::Not a boot domain 
LOG::2025-05-22.21:56:38::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-22.21:56:38::SCWDomain::Generating domain artifcats
TRACE::2025-05-22.21:56:38::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-22.21:56:38::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-22.21:56:38::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:38::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:38::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:38::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:56:38::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:56:38::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:38::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:56:38::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:38::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:56:38::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:38::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-22.21:56:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-22.21:56:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-22.21:56:38::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-22.21:56:38::SCWMssOS::doing bsp build ... 
TRACE::2025-05-22.21:56:38::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-22.21:56:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-22.21:56:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-22.21:56:39::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-22.21:56:39::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-22.21:56:39::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-22.21:56:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.21:56:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:39::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.21:56:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:39::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-22.21:56:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:39::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.21:56:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.21:56:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.21:56:39::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.21:56:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.21:56:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.21:56:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.21:56:41::SCWMssOS::all -Wextra"

TRACE::2025-05-22.21:56:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-22.21:56:41::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-22.21:56:41::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-22.21:56:41::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-22.21:56:41::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-22.21:56:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-22.21:56:42::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-22.21:56:42::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-22.21:56:42::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:42::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:42::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-22.21:56:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-22.21:56:42::SCWMssOS::-Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-22.21:56:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-22.21:56:42::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-22.21:56:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-22.21:56:42::SCWMssOS::all -Wextra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-22.21:56:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-22.21:56:42::SCWMssOS::xtra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-22.21:56:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-22.21:56:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-22.21:56:42::SCWMssOS::xtra"

TRACE::2025-05-22.21:56:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-22.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-22.21:56:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-22.21:56:43::SCWMssOS::xtra"

TRACE::2025-05-22.21:56:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-22.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-22.21:56:43::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-22.21:56:43::SCWMssOS::ll -Wextra"

TRACE::2025-05-22.21:56:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-22.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-22.21:56:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-22.21:56:43::SCWMssOS:: -Wextra"

TRACE::2025-05-22.21:56:45::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-22.21:56:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-22.21:56:46::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-22.21:56:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-22.21:56:46::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-22.21:56:46::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-22.21:56:46::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-22.21:56:46::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-22.21:56:46::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-22.21:56:46::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-22.21:56:46::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-22.21:56:46::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-22.21:56:46::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-22.21:56:46::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-22.21:56:46::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-22.21:56:46::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-22.21:56:46::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-22.21:56:46::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-22.21:56:46::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-22.21:56:46::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-22.21:56:46::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-22.21:56:46::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-22.21:56:46::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-22.21:56:46::SCWMssOS::o_selftest.o

TRACE::2025-05-22.21:56:46::SCWMssOS::'Finished building libraries'

TRACE::2025-05-22.21:56:47::SCWMssOS::Copying to export directory.
TRACE::2025-05-22.21:56:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-22.21:56:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-22.21:56:47::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-22.21:56:47::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-22.21:56:47::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:56:47::SCWPlatform::Started preparing the platform 
TRACE::2025-05-22.21:56:47::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-22.21:56:47::SCWSystem::dir created 
TRACE::2025-05-22.21:56:47::SCWSystem::Writing the bif 
TRACE::2025-05-22.21:56:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-22.21:56:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-22.21:56:47::SCWPlatform::Completed generating the platform
TRACE::2025-05-22.21:56:47::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-22.21:56:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-22.21:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:56:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:56:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:56:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:56:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:56:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:56:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:56:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:56:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:56:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-22.21:56:47::SCWPlatform::updated the xpfm file.
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-22.21:56:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-22.21:56:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-22.21:56:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-22.21:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-22.21:56:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-22.21:56:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-22.21:56:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:33::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.00:56:33::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.00:56:33::SCWMssOS::Removing the swdes entry for  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:33::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.00:56:33::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.00:56:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:33::SCWPlatform:: Platform location is C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:33::SCWPlatform::Removing the HwDB with name C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:34::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.00:56:34::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:34::SCWReader::Active system found as  AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:56:34::SCWReader::Handling sysconfig AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:56:34::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.00:56:34::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:34::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:34::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:34::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:34::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:34::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:35::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:35::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:35::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:35::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.00:56:35::SCWMssOS::No sw design opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::mss exists loading the mss file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::Opened the sw design from mss  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::Adding the swdes entry C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.00:56:35::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.00:56:35::SCWMssOS::Opened the sw design.  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.00:56:35::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.00:56:35::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.00:56:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.00:56:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:35::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:35::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:35::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:35::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:56:35::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:35::SCWReader::No isolation master present  
TRACE::2025-05-23.00:56:45::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:45::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:45::SCWPlatform:: Platform location is C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.00:56:45::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:45::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:46::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:46::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_2
TRACE::2025-05-23.00:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:46::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:46::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:56:46::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.00:56:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:46::SCWPlatform::update - Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.00:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:46::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.00:56:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.00:56:46::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.00:56:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.00:56:46::SCWMssOS::Removing the swdes entry for  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:46::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.00:56:47::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:56:47::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.00:56:47::SCWMssOS::Writing the mss file completed C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.00:56:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:56:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:56:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:56:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:56:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:56:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:56:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:56:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:56:47::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis3/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-23.00:57:06::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.00:57:06::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.00:57:06::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.00:57:07::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.00:57:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.00:57:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.00:57:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.00:57:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.00:57:12::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.00:57:22::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:57:22::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.00:57:22::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.00:57:22::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.00:57:22::SCWSystem::Not a boot domain 
LOG::2025-05-23.00:57:22::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.00:57:22::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.00:57:22::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.00:57:22::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.00:57:22::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:22::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:22::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:22::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:57:22::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:57:22::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:22::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:57:22::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:22::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:57:22::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:22::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.00:57:22::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.00:57:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.00:57:22::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.00:57:22::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.00:57:22::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.00:57:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.00:57:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:57:22::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.00:57:22::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.00:57:22::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.00:57:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:57:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:23::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:57:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:23::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:57:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:24::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:57:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.00:57:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.00:57:24::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.00:57:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:57:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.00:57:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.00:57:25::SCWMssOS::all -Wextra"

TRACE::2025-05-23.00:57:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:57:25::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.00:57:25::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.00:57:25::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.00:57:25::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.00:57:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.00:57:28::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.00:57:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:57:28::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.00:57:28::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.00:57:28::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.00:57:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:57:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:28::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:57:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:28::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:57:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:57:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:57:28::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:57:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:57:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.00:57:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.00:57:29::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.00:57:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:57:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.00:57:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.00:57:29::SCWMssOS::all -Wextra"

TRACE::2025-05-23.00:57:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:57:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:57:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:57:29::SCWMssOS::xtra"

TRACE::2025-05-23.00:57:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:57:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:57:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:57:30::SCWMssOS::xtra"

TRACE::2025-05-23.00:57:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:57:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:57:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:57:30::SCWMssOS::xtra"

TRACE::2025-05-23.00:57:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:57:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.00:57:30::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.00:57:30::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.00:57:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:57:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.00:57:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.00:57:31::SCWMssOS:: -Wextra"

TRACE::2025-05-23.00:57:41::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.00:57:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.00:57:44::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.00:57:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.00:57:44::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.00:57:44::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.00:57:44::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.00:57:44::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.00:57:44::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.00:57:44::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.00:57:44::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.00:57:44::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.00:57:44::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.00:57:44::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.00:57:44::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.00:57:44::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.00:57:44::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.00:57:44::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.00:57:44::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.00:57:44::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.00:57:44::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.00:57:44::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.00:57:44::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.00:57:44::SCWMssOS::o_selftest.o

TRACE::2025-05-23.00:57:45::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.00:57:47::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.00:57:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.00:57:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.00:57:48::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.00:57:48::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.00:57:48::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:57:48::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.00:57:48::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:57:48::SCWSystem::dir created 
TRACE::2025-05-23.00:57:48::SCWSystem::Writing the bif 
TRACE::2025-05-23.00:57:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.00:57:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.00:57:48::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.00:57:48::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.00:57:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.00:57:48::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.00:57:48::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:48::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:48::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:48::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:57:48::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:48::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:57:48::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:48::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:57:48::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:48::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:57:48::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:48::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis3/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.00:57:48::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.00:57:49::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:49::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:49::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:49::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:57:49::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:57:49::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:57:49::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:49::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:57:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:57:49::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:57:49::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:57:49::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:04::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.00:58:04::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.00:58:04::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.00:58:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.00:58:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.00:58:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.00:58:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.00:58:07::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.00:58:08::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.00:58:28::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:58:28::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.00:58:28::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.00:58:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.00:58:28::SCWSystem::Not a boot domain 
LOG::2025-05-23.00:58:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.00:58:28::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.00:58:28::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.00:58:28::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.00:58:28::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:28::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:28::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:28::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:58:28::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:58:28::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:28::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:58:28::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:28::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:58:28::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:28::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.00:58:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.00:58:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.00:58:28::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.00:58:28::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.00:58:28::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.00:58:28::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.00:58:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:58:28::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.00:58:28::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.00:58:28::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.00:58:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:58:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:28::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:58:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:29::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:58:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:29::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:58:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.00:58:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.00:58:29::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.00:58:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:58:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.00:58:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.00:58:30::SCWMssOS::all -Wextra"

TRACE::2025-05-23.00:58:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:58:30::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.00:58:30::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.00:58:30::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.00:58:30::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.00:58:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.00:58:31::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.00:58:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.00:58:32::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.00:58:32::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.00:58:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:32::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:32::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.00:58:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.00:58:32::SCWMssOS::-Wextra"

TRACE::2025-05-23.00:58:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.00:58:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.00:58:32::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.00:58:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:58:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.00:58:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.00:58:32::SCWMssOS::all -Wextra"

TRACE::2025-05-23.00:58:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.00:58:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:58:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:58:33::SCWMssOS::xtra"

TRACE::2025-05-23.00:58:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.00:58:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:58:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:58:33::SCWMssOS::xtra"

TRACE::2025-05-23.00:58:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.00:58:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.00:58:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.00:58:33::SCWMssOS::xtra"

TRACE::2025-05-23.00:58:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.00:58:33::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.00:58:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.00:58:33::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.00:58:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.00:58:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.00:58:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.00:58:34::SCWMssOS:: -Wextra"

TRACE::2025-05-23.00:58:39::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.00:58:41::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.00:58:41::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.00:58:41::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.00:58:41::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.00:58:41::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.00:58:41::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.00:58:41::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.00:58:41::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.00:58:41::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.00:58:41::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.00:58:41::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.00:58:41::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.00:58:41::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.00:58:41::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.00:58:41::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.00:58:41::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.00:58:41::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.00:58:41::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.00:58:41::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.00:58:41::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.00:58:41::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.00:58:41::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.00:58:41::SCWMssOS::o_selftest.o

TRACE::2025-05-23.00:58:42::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.00:58:43::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.00:58:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.00:58:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.00:58:44::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.00:58:44::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.00:58:44::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:58:44::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.00:58:44::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.00:58:44::SCWSystem::dir created 
TRACE::2025-05-23.00:58:44::SCWSystem::Writing the bif 
TRACE::2025-05-23.00:58:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.00:58:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.00:58:44::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.00:58:44::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.00:58:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.00:58:44::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.00:58:44::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:58:44::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:58:44::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:44::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:58:44::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:44::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:58:44::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:44::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis3/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.00:58:44::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.00:58:44::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.00:58:44::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.00:58:44::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.00:58:44::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:44::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.00:58:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.00:58:44::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.00:58:44::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.00:58:44::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:23::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:23::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:23::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:32::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:32::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWReader::Active system found as  AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWReader::Handling sysconfig AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:33::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.09:48:33::SCWMssOS::No sw design opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::mss exists loading the mss file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::Opened the sw design from mss  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::Adding the swdes entry C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.09:48:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.09:48:33::SCWMssOS::Opened the sw design.  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.09:48:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.09:48:33::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.09:48:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.09:48:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:33::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:33::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:33::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:48:33::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:33::SCWReader::No isolation master present  
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform location is C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:42::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:42::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:42::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:48:42::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::update - Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_0
TRACE::2025-05-23.09:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:42::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.09:48:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.09:48:42::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.09:48:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.09:48:42::SCWMssOS::Removing the swdes entry for  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.09:48:42::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:48:42::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.09:48:42::SCWMssOS::Writing the mss file completed C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:48:42::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:48:42::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:48:42::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:48:42::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:48:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:48:42::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:48:42::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:48:42::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis4/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-23.09:48:52::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.09:48:52::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.09:48:53::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.09:48:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.09:48:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.09:48:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.09:48:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.09:48:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.09:48:55::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.09:49:03::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:03::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.09:49:03::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.09:49:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.09:49:03::SCWSystem::Not a boot domain 
LOG::2025-05-23.09:49:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.09:49:03::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.09:49:03::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.09:49:03::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.09:49:03::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:03::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:03::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:03::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:03::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:03::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:03::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:03::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:03::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:03::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:03::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:03::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.09:49:03::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.09:49:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.09:49:03::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.09:49:03::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.09:49:03::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.09:49:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.09:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:04::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.09:49:04::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.09:49:04::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.09:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:04::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:04::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:04::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.09:49:05::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.09:49:05::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.09:49:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.09:49:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.09:49:05::SCWMssOS::all -Wextra"

TRACE::2025-05-23.09:49:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:05::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.09:49:05::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.09:49:05::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.09:49:06::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.09:49:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.09:49:09::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.09:49:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:09::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.09:49:09::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.09:49:09::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:10::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:10::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:10::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.09:49:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.09:49:10::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.09:49:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.09:49:10::SCWMssOS::all -Wextra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:10::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:11::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:11::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.09:49:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.09:49:11::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.09:49:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.09:49:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.09:49:11::SCWMssOS:: -Wextra"

TRACE::2025-05-23.09:49:15::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.09:49:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.09:49:16::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.09:49:16::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.09:49:16::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.09:49:16::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.09:49:16::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.09:49:16::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.09:49:16::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.09:49:16::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.09:49:16::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.09:49:16::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.09:49:16::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.09:49:16::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.09:49:16::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.09:49:16::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.09:49:16::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.09:49:16::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.09:49:16::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.09:49:16::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.09:49:16::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.09:49:16::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.09:49:16::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.09:49:16::SCWMssOS::o_selftest.o

TRACE::2025-05-23.09:49:17::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.09:49:17::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.09:49:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.09:49:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.09:49:17::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.09:49:17::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.09:49:17::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:17::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.09:49:17::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:17::SCWSystem::dir created 
TRACE::2025-05-23.09:49:17::SCWSystem::Writing the bif 
TRACE::2025-05-23.09:49:17::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.09:49:17::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.09:49:17::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.09:49:17::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.09:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.09:49:17::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.09:49:17::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:17::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:17::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:17::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:17::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:17::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:17::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:17::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis4/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.09:49:17::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.09:49:17::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:17::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:17::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:17::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:17::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:17::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:17::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:26::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.09:49:26::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.09:49:26::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.09:49:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.09:49:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.09:49:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.09:49:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.09:49:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.09:49:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.09:49:39::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:39::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.09:49:39::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.09:49:39::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.09:49:39::SCWSystem::Not a boot domain 
LOG::2025-05-23.09:49:39::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.09:49:39::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.09:49:39::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.09:49:39::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.09:49:39::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:39::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:39::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:39::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:39::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:39::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:39::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:39::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:39::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:39::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:39::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:39::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.09:49:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.09:49:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.09:49:39::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.09:49:39::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.09:49:39::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.09:49:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.09:49:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:39::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.09:49:39::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.09:49:39::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.09:49:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:39::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:39::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:39::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:40::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.09:49:40::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.09:49:40::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.09:49:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.09:49:40::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.09:49:40::SCWMssOS::all -Wextra"

TRACE::2025-05-23.09:49:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:40::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.09:49:40::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.09:49:40::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.09:49:41::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.09:49:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.09:49:41::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.09:49:42::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.09:49:42::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:42::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:42::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.09:49:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.09:49:42::SCWMssOS::-Wextra"

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.09:49:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.09:49:42::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.09:49:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.09:49:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.09:49:42::SCWMssOS::all -Wextra"

TRACE::2025-05-23.09:49:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.09:49:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:43::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.09:49:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:43::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.09:49:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.09:49:43::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.09:49:43::SCWMssOS::xtra"

TRACE::2025-05-23.09:49:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.09:49:43::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.09:49:43::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.09:49:43::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.09:49:43::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.09:49:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.09:49:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.09:49:43::SCWMssOS:: -Wextra"

TRACE::2025-05-23.09:49:47::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.09:49:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.09:49:48::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.09:49:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.09:49:48::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.09:49:48::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.09:49:48::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.09:49:48::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.09:49:48::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.09:49:48::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.09:49:48::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.09:49:48::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.09:49:48::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.09:49:48::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.09:49:48::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.09:49:48::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.09:49:48::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.09:49:48::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.09:49:48::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.09:49:48::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.09:49:48::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.09:49:48::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.09:49:48::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.09:49:48::SCWMssOS::o_selftest.o

TRACE::2025-05-23.09:49:49::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.09:49:49::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.09:49:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.09:49:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.09:49:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.09:49:50::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.09:49:50::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:50::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.09:49:50::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.09:49:50::SCWSystem::dir created 
TRACE::2025-05-23.09:49:50::SCWSystem::Writing the bif 
TRACE::2025-05-23.09:49:50::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.09:49:50::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.09:49:50::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.09:49:50::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.09:49:50::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.09:49:50::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.09:49:50::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:50::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:50::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:50::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:50::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:50::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:50::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:50::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis4/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.09:49:50::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.09:49:50::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.09:49:50::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.09:49:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.09:49:50::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:50::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_1
TRACE::2025-05-23.09:49:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.09:49:50::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.09:49:50::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.09:49:50::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:46::SCWPlatform::Clearing the existing platform
TRACE::2025-05-23.16:36:46::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-23.16:36:46::SCWMssOS::Removing the swdes entry for  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:46::SCWSystem::Clearing the domains completed.
TRACE::2025-05-23.16:36:46::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-23.16:36:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform:: Platform location is C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:46::SCWPlatform::Removing the HwDB with name C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:46::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWReader::Active system found as  AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:36:47::SCWReader::Handling sysconfig AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:36:47::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-23.16:36:47::SCWMssOS::No sw design opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::mss exists loading the mss file  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::Opened the sw design from mss  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::Adding the swdes entry C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.16:36:47::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-23.16:36:47::SCWMssOS::Opened the sw design.  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.16:36:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.16:36:47::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:36:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-23.16:36:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:47::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:47::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:47::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:36:47::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:47::SCWReader::No isolation master present  
TRACE::2025-05-23.16:36:58::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:58::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:58::SCWPlatform:: Platform location is C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.16:36:58::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:58::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:59::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:59::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:59::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:59::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_3
TRACE::2025-05-23.16:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:59::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:36:59::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/tempdsa/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::update - Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_4
TRACE::2025-05-23.16:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:59::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.16:36:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.16:36:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:36:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2025-05-23.16:36:59::SCWMssOS::Removing the swdes entry for  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:59::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-23.16:36:59::SCWPlatform::Opened new HwDB with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:36:59::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.16:36:59::SCWMssOS::Writing the mss file completed C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:36:59::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:36:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:36:59::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:36:59::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:36:59::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:36:59::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:36:59::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis6/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dec2757c4314a2b4e961ba2f9098a943",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-23.16:37:20::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.16:37:20::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.16:37:23::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.16:37:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.16:37:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.16:37:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.16:37:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.16:37:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.16:37:29::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.16:37:43::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:37:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.16:37:43::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:37:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.16:37:43::SCWSystem::Not a boot domain 
LOG::2025-05-23.16:37:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.16:37:43::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.16:37:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.16:37:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.16:37:43::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:37:43::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:37:43::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:37:43::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:37:43::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:37:43::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:37:43::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:37:43::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:37:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:37:43::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:37:43::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:37:43::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:37:43::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.16:37:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:37:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2025-05-23.16:37:54::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.16:37:54::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.16:37:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.16:37:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:37:54::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:37:54::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:37:54::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:37:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:37:55::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:37:55::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:37:55::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:37:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:37:55::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:37:55::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:37:55::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:37:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:37:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:37:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:37:56::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:37:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:37:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:37:57::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:37:57::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:37:57::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:37:57::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:37:57::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:37:57::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:38:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:38:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:38:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:38:01::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:38:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:38:02::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:38:02::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:38:02::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:38:02::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.16:38:07::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:38:07::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:38:07::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:38:07::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:38:07::SCWMssOS::"Compiling axi4_lite_spi_master..."

TRACE::2025-05-23.16:38:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.16:38:08::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:38:09::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:38:09::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:38:09::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:38:09::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:38:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:38:09::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:38:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:38:09::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:38:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:38:09::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:38:09::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:38:09::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:38:09::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:38:09::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:38:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:38:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:38:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:38:10::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:38:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:38:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:38:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:38:10::SCWMssOS::xtra"

TRACE::2025-05-23.16:38:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:38:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:38:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:38:10::SCWMssOS::xtra"

TRACE::2025-05-23.16:38:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:38:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:38:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:38:11::SCWMssOS::xtra"

TRACE::2025-05-23.16:38:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:38:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.16:38:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.16:38:11::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.16:38:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:38:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.16:38:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.16:38:12::SCWMssOS:: -Wextra"

TRACE::2025-05-23.16:38:18::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.16:38:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.16:38:19::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.16:38:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.16:38:19::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.16:38:19::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.16:38:19::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.16:38:19::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.16:38:19::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.16:38:19::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.16:38:19::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.16:38:19::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.16:38:19::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.16:38:19::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.16:38:19::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.16:38:19::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.16:38:19::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.16:38:19::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.16:38:19::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.16:38:19::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.16:38:19::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.16:38:19::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.16:38:19::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.16:38:19::SCWMssOS::o_selftest.o

TRACE::2025-05-23.16:38:20::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.16:38:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.16:38:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.16:38:21::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.16:38:21::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:38:21::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:38:21::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.16:38:21::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:38:21::SCWSystem::dir created 
TRACE::2025-05-23.16:38:21::SCWSystem::Writing the bif 
TRACE::2025-05-23.16:38:21::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.16:38:21::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.16:38:21::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.16:38:21::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:38:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.16:38:21::SCWMssOS::Running validate of swdbs.
KEYINFO::2025-05-23.16:38:21::SCWMssOS::Could not open the swdb for system
KEYINFO::2025-05-23.16:38:21::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2025-05-23.16:38:21::SCWMssOS::Cleared the swdb table entry
TRACE::2025-05-23.16:38:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-05-23.16:38:21::SCWMssOS::Writing the mss file completed C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:38:21::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:38:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:38:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:38:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:38:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:38:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:38:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:38:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:38:21::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis6/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2f94d4d6c2ae08ad38926037b6538a9b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.16:38:21::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.16:38:21::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:38:21::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:38:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:38:21::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:38:21::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:38:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:38:21::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:38:21::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:38:21::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:40:29::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.16:40:29::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.16:40:29::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.16:40:29::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s clean 

TRACE::2025-05-23.16:40:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.16:40:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.16:40:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.16:40:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.16:40:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.16:40:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.16:40:44::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:40:44::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.16:40:44::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:40:44::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.16:40:44::SCWSystem::Not a boot domain 
LOG::2025-05-23.16:40:44::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.16:40:44::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.16:40:44::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.16:40:44::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.16:40:44::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:40:44::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:40:44::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:40:44::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:40:44::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:40:44::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:40:44::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:40:44::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:40:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:40:44::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:40:44::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:40:44::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:40:44::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.16:40:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:40:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.16:40:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.16:40:44::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.16:40:44::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.16:40:44::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.16:40:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.16:40:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:40:44::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:40:44::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:40:44::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:40:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:40:45::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:40:45::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:40:45::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:40:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:40:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:45::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:40:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:45::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:40:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:46::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:40:46::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:40:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:40:46::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:40:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:40:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:40:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:40:47::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:40:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:40:47::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:40:47::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:40:47::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:40:47::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.16:40:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:40:48::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:40:48::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:40:48::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:40:48::SCWMssOS::"Compiling axi4_lite_spi_master..."

TRACE::2025-05-23.16:40:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.16:40:49::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:40:50::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:40:50::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:40:50::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:40:50::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:40:50::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:40:50::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:40:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:50::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:40:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:50::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:40:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:40:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:40:50::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:40:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:40:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:40:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:40:51::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:40:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:40:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:40:51::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:40:51::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:40:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:40:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:40:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:40:51::SCWMssOS::xtra"

TRACE::2025-05-23.16:40:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:40:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:40:51::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:40:51::SCWMssOS::xtra"

TRACE::2025-05-23.16:40:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:40:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:40:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:40:52::SCWMssOS::xtra"

TRACE::2025-05-23.16:40:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:40:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.16:40:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.16:40:52::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.16:40:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:40:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.16:40:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.16:40:52::SCWMssOS:: -Wextra"

TRACE::2025-05-23.16:40:57::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.16:40:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.16:40:58::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.16:40:59::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.16:40:59::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.16:40:59::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.16:40:59::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.16:40:59::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.16:40:59::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.16:40:59::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.16:40:59::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.16:40:59::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.16:40:59::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.16:40:59::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.16:40:59::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.16:40:59::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.16:40:59::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.16:40:59::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.16:40:59::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.16:40:59::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.16:40:59::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.16:40:59::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.16:40:59::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.16:40:59::SCWMssOS::o_selftest.o

TRACE::2025-05-23.16:40:59::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.16:41:00::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.16:41:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.16:41:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.16:41:00::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.16:41:00::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:41:00::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:41:00::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.16:41:00::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:41:00::SCWSystem::dir created 
TRACE::2025-05-23.16:41:00::SCWSystem::Writing the bif 
TRACE::2025-05-23.16:41:00::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.16:41:00::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.16:41:00::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.16:41:00::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.16:41:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.16:41:00::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:41:00::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:41:00::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:41:00::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:00::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:41:00::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:00::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:41:00::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:00::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis6/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2f94d4d6c2ae08ad38926037b6538a9b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.16:41:00::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.16:41:00::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:41:00::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:41:00::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:00::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:41:00::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:00::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:41:00::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:14::SCWMssOS::cleaning the bsp 
TRACE::2025-05-23.16:41:14::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2025-05-23.16:41:15::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s clean 

TRACE::2025-05-23.16:41:15::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s clean 

TRACE::2025-05-23.16:41:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s clean 

TRACE::2025-05-23.16:41:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2025-05-23.16:41:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s clean 

TRACE::2025-05-23.16:41:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2025-05-23.16:41:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s clean 

TRACE::2025-05-23.16:41:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-05-23.16:41:36::SCWPlatform::Started generating the artifacts platform AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:41:36::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-23.16:41:36::SCWPlatform::Started generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:41:36::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-05-23.16:41:36::SCWSystem::Not a boot domain 
LOG::2025-05-23.16:41:36::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-05-23.16:41:36::SCWDomain::Generating domain artifcats
TRACE::2025-05-23.16:41:36::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-23.16:41:36::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-23.16:41:36::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:36::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:36::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:36::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:41:36::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:36::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:41:36::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:36::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:41:36::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:36::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:41:36::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:36::SCWMssOS::Completed writing the mss file at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-05-23.16:41:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-23.16:41:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-23.16:41:36::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-05-23.16:41:36::SCWMssOS::doing bsp build ... 
TRACE::2025-05-23.16:41:36::SCWMssOS::System Command Ran  C: & cd  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-05-23.16:41:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-23.16:41:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:41:37::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:41:37::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:41:37::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:41:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:41:37::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:41:37::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:41:37::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:41:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:41:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:38::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:41:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:38::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:41:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:38::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:41:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:41:39::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:41:39::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:41:39::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:41:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:41:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:41:39::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:41:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:41:40::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:41:40::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:41:40::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:41:40::SCWMssOS::"Compiling AXI4_LITE_I2C_PERIPH..."

TRACE::2025-05-23.16:41:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2025-05-23.16:41:41::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2025-05-23.16:41:41::SCWMssOS::ctions -Wall -Wextra"

TRACE::2025-05-23.16:41:42::SCWMssOS::"Compiling axi4_lite_spi_master..."

TRACE::2025-05-23.16:41:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-05-23.16:41:43::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2025-05-23.16:41:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src"

TRACE::2025-05-23.16:41:43::SCWMssOS::make -C microblaze_0/libsrc/AXI4_LITE_I2C_PERIPH_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:41:43::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:41:43::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:41:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src"

TRACE::2025-05-23.16:41:43::SCWMssOS::make -C microblaze_0/libsrc/axi4_lite_spi_master_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER
TRACE::2025-05-23.16:41:43::SCWMssOS::=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata
TRACE::2025-05-23.16:41:43::SCWMssOS::-sections -Wall -Wextra"

TRACE::2025-05-23.16:41:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:44::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:44::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-05-23.16:41:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-05-23.16:41:44::SCWMssOS::-Wextra"

TRACE::2025-05-23.16:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-23.16:41:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2025-05-23.16:41:44::SCWMssOS::-Wall -Wextra"

TRACE::2025-05-23.16:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-23.16:41:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-05-23.16:41:44::SCWMssOS::all -Wextra"

TRACE::2025-05-23.16:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2025-05-23.16:41:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:41:45::SCWMssOS::xtra"

TRACE::2025-05-23.16:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2025-05-23.16:41:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:41:45::SCWMssOS::xtra"

TRACE::2025-05-23.16:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_7/src"

TRACE::2025-05-23.16:41:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-05-23.16:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-05-23.16:41:45::SCWMssOS::xtra"

TRACE::2025-05-23.16:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2025-05-23.16:41:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-05-23.16:41:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-05-23.16:41:45::SCWMssOS::ll -Wextra"

TRACE::2025-05-23.16:41:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2025-05-23.16:41:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-23.16:41:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-05-23.16:41:46::SCWMssOS:: -Wextra"

TRACE::2025-05-23.16:41:50::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-05-23.16:41:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-05-23.16:41:52::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-23.16:41:52::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2025-05-23.16:41:52::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2025-05-23.16:41:52::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/
TRACE::2025-05-23.16:41:52::SCWMssOS::lib/xbram_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0
TRACE::2025-05-23.16:41:52::SCWMssOS::/lib/inbyte.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o mic
TRACE::2025-05-23.16:41:52::SCWMssOS::roblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts
TRACE::2025-05-23.16:41:52::SCWMssOS::.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache
TRACE::2025-05-23.16:41:52::SCWMssOS::.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/x
TRACE::2025-05-23.16:41:52::SCWMssOS::bram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o 
TRACE::2025-05-23.16:41:52::SCWMssOS::microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_ran
TRACE::2025-05-23.16:41:52::SCWMssOS::ge.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o micr
TRACE::2025-05-23.16:41:52::SCWMssOS::oblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/micro
TRACE::2025-05-23.16:41:52::SCWMssOS::blaze_update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_inter
TRACE::2025-05-23.16:41:52::SCWMssOS::rupts_g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_ra
TRACE::2025-05-23.16:41:52::SCWMssOS::nge.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-05-23.16:41:52::SCWMssOS::_icache.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o micr
TRACE::2025-05-23.16:41:52::SCWMssOS::oblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/mi
TRACE::2025-05-23.16:41:52::SCWMssOS::croblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/xil_cloc
TRACE::2025-05-23.16:41:52::SCWMssOS::king.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.o microblaze_
TRACE::2025-05-23.16:41:52::SCWMssOS::0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpi
TRACE::2025-05-23.16:41:52::SCWMssOS::o_selftest.o

TRACE::2025-05-23.16:41:53::SCWMssOS::'Finished building libraries'

TRACE::2025-05-23.16:41:54::SCWMssOS::Copying to export directory.
TRACE::2025-05-23.16:41:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-23.16:41:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-23.16:41:55::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-05-23.16:41:55::SCWSystem::Completed Processing the sysconfig AXI4_LITE_I2C_PERIPH_wrapper
LOG::2025-05-23.16:41:55::SCWPlatform::Completed generating the artifacts for system configuration AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:41:55::SCWPlatform::Started preparing the platform 
TRACE::2025-05-23.16:41:55::SCWSystem::Writing the bif file for system config AXI4_LITE_I2C_PERIPH_wrapper
TRACE::2025-05-23.16:41:55::SCWSystem::dir created 
TRACE::2025-05-23.16:41:55::SCWSystem::Writing the bif 
TRACE::2025-05-23.16:41:55::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-23.16:41:55::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-23.16:41:55::SCWPlatform::Completed generating the platform
TRACE::2025-05-23.16:41:55::SCWMssOS::Saving the mss changes C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-23.16:41:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-23.16:41:55::SCWMssOS::Commit changes completed.
TRACE::2025-05-23.16:41:55::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:41:55::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:41:55::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:55::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:41:55::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:55::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:41:55::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:55::SCWWriter::formatted JSON is {
	"platformName":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"platHandOff":	"C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis6/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"AXI4_LITE_I2C_PERIPH_wrapper",
	"systems":	[{
			"systemName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"systemDesc":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"AXI4_LITE_I2C_PERIPH_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"2f94d4d6c2ae08ad38926037b6538a9b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-23.16:41:55::SCWPlatform::updated the xpfm file.
TRACE::2025-05-23.16:41:55::SCWPlatform::Trying to open the hw design at C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA given C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA absoulate path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform::DSA directory C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw
TRACE::2025-05-23.16:41:55::SCWPlatform:: Platform Path C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/hw/AXI4_LITE_I2C_PERIPH_wrapper.xsa
TRACE::2025-05-23.16:41:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2025-05-23.16:41:55::SCWPlatform::Trying to set the existing hwdb with name AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:55::SCWPlatform::Opened existing hwdb AXI4_LITE_I2C_PERIPH_wrapper_5
TRACE::2025-05-23.16:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-23.16:41:55::SCWMssOS::Checking the sw design at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-05-23.16:41:55::SCWMssOS::DEBUG:  swdes dump  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-05-23.16:41:55::SCWMssOS::Sw design exists and opened at  C:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/vitis2/AXI4_LITE_I2C_PERIPH_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
