<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="35" Path="C:/OpenHardware/NuclearOption/asdf/output/asdf/asdf.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="2539dc7691de4f5797b705b57fd97eac"/>
    <Option Name="Part" Val="xc7z030fbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="None"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../HDL/ip_repo"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_FIFO"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0.xcix">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0.xcix"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/clk_wiz_0/clk_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1551107590"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0.xcix">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0.xcix"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/fifo_generator_0/fifo_generator_0.xci"/>
          <Attr Name="ImportTime" Val="1525100660"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/main_clock/main_clock.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/main_clock.xci"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_subdesign_1.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_subdesign_1.vhd"/>
          <Attr Name="ImportTime" Val="1720280361"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/subpage_subdesign_2.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/subpage_subdesign_2.vhd"/>
          <Attr Name="ImportTime" Val="1720280361"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/top_asdf.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/top_asdf.vhd"/>
          <Attr Name="ImportTime" Val="1720280358"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC1.v"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ADC2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ADC2.v"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adcs_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adcs_top.vhd"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/adc_interface.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/adc_interface.vhd"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/avalon_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/avalon_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1720280358"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/charge_integratiobkb.vhd"/>
          <Attr Name="ImportTime" Val="1670932722"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/charge_integration.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/charge_integration.vhd"/>
          <Attr Name="ImportTime" Val="1670932722"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/polinvert.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/polinvert.vhd"/>
          <Attr Name="ImportTime" Val="1720280360"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/trigger_leading.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/trigger_leading.vhd"/>
          <Attr Name="ImportTime" Val="1670932722"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_delay.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_delay.vhd"/>
          <Attr Name="ImportTime" Val="1670932724"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_soft_gd.vhd"/>
          <Attr Name="ImportTime" Val="1670932724"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/xlx_spectrum.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/xlx_spectrum.vhd"/>
          <Attr Name="ImportTime" Val="1720280358"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/pcores/ZynqDesign_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/ZynqDesign/ZynqDesign.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.xci">
          <Proxy FileSetName="ZynqDesign_FS_0_AXIFIFO_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_FIRMWAREBUILD_0/ZynqDesign_FIRMWAREBUILD_0.xci">
          <Proxy FileSetName="ZynqDesign_FIRMWAREBUILD_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_FirmwareStatus_0_0/ZynqDesign_FirmwareStatus_0_0.xci">
          <Proxy FileSetName="ZynqDesign_FirmwareStatus_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_FIRMWAREOPTIONS_0/ZynqDesign_FIRMWAREOPTIONS_0.xci">
          <Proxy FileSetName="ZynqDesign_FIRMWAREOPTIONS_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_FIRMWAREVERSION_0/ZynqDesign_FIRMWAREVERSION_0.xci">
          <Proxy FileSetName="ZynqDesign_FIRMWAREVERSION_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_ADCSyncModule_0_0/ZynqDesign_ADCSyncModule_0_0.xci">
          <Proxy FileSetName="ZynqDesign_ADCSyncModule_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_NIDNAPort_0_0/ZynqDesign_NIDNAPort_0_0.xci">
          <Proxy FileSetName="ZynqDesign_NIDNAPort_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xci">
          <Proxy FileSetName="ZynqDesign_OPTOLINK_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xci">
          <Proxy FileSetName="ZynqDesign_OPTOLINK_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_IICBaseInterconnection_0_0/ZynqDesign_IICBaseInterconnection_0_0.xci">
          <Proxy FileSetName="ZynqDesign_IICBaseInterconnection_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_RESET_RX_0/ZynqDesign_RESET_RX_0.xci">
          <Proxy FileSetName="ZynqDesign_RESET_RX_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_RESET_TX_0/ZynqDesign_RESET_TX_0.xci">
          <Proxy FileSetName="ZynqDesign_RESET_TX_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xci">
          <Proxy FileSetName="ZynqDesign_axi_amm_bridge_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0.xci">
          <Proxy FileSetName="ZynqDesign_axi_iic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.xci">
          <Proxy FileSetName="ZynqDesign_axis_data_fifo_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.xci">
          <Proxy FileSetName="ZynqDesign_axis_data_fifo_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.xci">
          <Proxy FileSetName="ZynqDesign_axis_data_fifo_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_data_mover_0_0/ZynqDesign_data_mover_0_0.xci">
          <Proxy FileSetName="ZynqDesign_data_mover_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.xci">
          <Proxy FileSetName="ZynqDesign_axis_data_fifo_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xci">
          <Proxy FileSetName="ZynqDesign_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.xci">
          <Proxy FileSetName="ZynqDesign_rst_ps7_0_125M1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.xci">
          <Proxy FileSetName="ZynqDesign_rst_ps7_0_125M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_tft_display_0_0/ZynqDesign_tft_display_0_0.xci">
          <Proxy FileSetName="ZynqDesign_tft_display_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_util_vector_logic_1_0/ZynqDesign_util_vector_logic_1_0.xci">
          <Proxy FileSetName="ZynqDesign_util_vector_logic_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0.xci">
          <Proxy FileSetName="ZynqDesign_auto_us_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_util_vector_logic_0_0/ZynqDesign_util_vector_logic_0_0.xci">
          <Proxy FileSetName="ZynqDesign_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_xbar_0/ZynqDesign_xbar_0.xci">
          <Proxy FileSetName="ZynqDesign_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1.xci">
          <Proxy FileSetName="ZynqDesign_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0.xci">
          <Proxy FileSetName="ZynqDesign_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_pc_1/ZynqDesign_auto_pc_1.xci">
          <Proxy FileSetName="ZynqDesign_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="ZynqDesign.bd" FileRelPathName="ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.xci">
          <Proxy FileSetName="ZynqDesign_auto_pc_0"/>
        </CompFileExtendedInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TOP_asdf"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/HDL/DT5560_pins.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../HDL/DT5560_pins.xdc"/>
          <Attr Name="ImportTime" Val="1670932720"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_FS_0_AXIFIFO_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_FS_0_AXIFIFO_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_FS_0_AXIFIFO_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_FIRMWAREBUILD_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_FIRMWAREBUILD_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_FIRMWAREBUILD_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_FirmwareStatus_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_FirmwareStatus_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_FirmwareStatus_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_FIRMWAREOPTIONS_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_FIRMWAREOPTIONS_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_FIRMWAREOPTIONS_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_FIRMWAREVERSION_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_FIRMWAREVERSION_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_FIRMWAREVERSION_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_ADCSyncModule_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_ADCSyncModule_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_ADCSyncModule_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_NIDNAPort_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_NIDNAPort_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_NIDNAPort_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_OPTOLINK_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_OPTOLINK_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_OPTOLINK_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_OPTOLINK_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_OPTOLINK_1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_OPTOLINK_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_IICBaseInterconnection_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_IICBaseInterconnection_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_IICBaseInterconnection_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_RESET_RX_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_RESET_RX_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_RESET_RX_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_RESET_TX_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_RESET_TX_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_RESET_TX_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axi_amm_bridge_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axi_amm_bridge_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axi_amm_bridge_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axi_iic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axi_iic_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axi_iic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axis_data_fifo_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axis_data_fifo_1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axis_data_fifo_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axis_data_fifo_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axis_data_fifo_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axis_data_fifo_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axis_data_fifo_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axis_data_fifo_3_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axis_data_fifo_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_data_mover_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_data_mover_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_data_mover_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_axis_data_fifo_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_axis_data_fifo_2_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_axis_data_fifo_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_rst_ps7_0_125M1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_rst_ps7_0_125M1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_rst_ps7_0_125M1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_rst_ps7_0_125M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_rst_ps7_0_125M_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_rst_ps7_0_125M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_tft_display_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_tft_display_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_tft_display_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_util_vector_logic_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_util_vector_logic_1_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_util_vector_logic_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_auto_us_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_auto_us_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_auto_us_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_xbar_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ZynqDesign_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ZynqDesign_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="ZynqDesign_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z030fbg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FS_0_AXIFIFO_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_FS_0_AXIFIFO_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FS_0_AXIFIFO_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_FS_0_AXIFIFO_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREBUILD_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_FIRMWAREBUILD_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREBUILD_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_FIRMWAREBUILD_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FirmwareStatus_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_FirmwareStatus_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FirmwareStatus_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_FirmwareStatus_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREOPTIONS_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_FIRMWAREOPTIONS_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREOPTIONS_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_FIRMWAREOPTIONS_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREVERSION_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_FIRMWAREVERSION_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREVERSION_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_FIRMWAREVERSION_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_ADCSyncModule_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_ADCSyncModule_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_ADCSyncModule_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_ADCSyncModule_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_NIDNAPort_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_NIDNAPort_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_NIDNAPort_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_NIDNAPort_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_OPTOLINK_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_OPTOLINK_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_OPTOLINK_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_OPTOLINK_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_OPTOLINK_1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_OPTOLINK_1_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_OPTOLINK_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_OPTOLINK_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_IICBaseInterconnection_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_IICBaseInterconnection_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_IICBaseInterconnection_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_IICBaseInterconnection_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_RESET_RX_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_RESET_RX_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_RESET_RX_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_RESET_RX_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_RESET_TX_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_RESET_TX_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_RESET_TX_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_RESET_TX_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axi_amm_bridge_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axi_amm_bridge_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axi_amm_bridge_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axi_amm_bridge_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axi_iic_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axi_iic_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axi_iic_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axi_iic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axis_data_fifo_1_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axis_data_fifo_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axis_data_fifo_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axis_data_fifo_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_3_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axis_data_fifo_3_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_3_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axis_data_fifo_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_data_mover_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_data_mover_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_data_mover_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_data_mover_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_2_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_axis_data_fifo_2_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_2_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_axis_data_fifo_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_processing_system7_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_processing_system7_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_rst_ps7_0_125M1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_rst_ps7_0_125M1_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_rst_ps7_0_125M1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_rst_ps7_0_125M1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_rst_ps7_0_125M_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_rst_ps7_0_125M_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_rst_ps7_0_125M_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_rst_ps7_0_125M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_tft_display_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_tft_display_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_tft_display_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_tft_display_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_util_vector_logic_1_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_util_vector_logic_1_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_util_vector_logic_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_util_vector_logic_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_us_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_auto_us_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_us_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_auto_us_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_util_vector_logic_0_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_xbar_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_xbar_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_auto_cc_1" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_cc_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_auto_cc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_auto_cc_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_cc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_auto_cc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_auto_pc_1" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_pc_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="ZynqDesign_auto_pc_0" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_pc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ZynqDesign_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FS_0_AXIFIFO_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FS_0_AXIFIFO_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_FS_0_AXIFIFO_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREBUILD_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREBUILD_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_FIRMWAREBUILD_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FirmwareStatus_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FirmwareStatus_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_FirmwareStatus_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREOPTIONS_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREOPTIONS_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_FIRMWAREOPTIONS_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_FIRMWAREVERSION_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_FIRMWAREVERSION_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_FIRMWAREVERSION_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_ADCSyncModule_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_ADCSyncModule_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_ADCSyncModule_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_NIDNAPort_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_NIDNAPort_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_NIDNAPort_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_OPTOLINK_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_OPTOLINK_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_OPTOLINK_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_OPTOLINK_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_OPTOLINK_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_OPTOLINK_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_IICBaseInterconnection_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_IICBaseInterconnection_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_IICBaseInterconnection_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_RESET_RX_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_RESET_RX_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_RESET_RX_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_RESET_TX_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_RESET_TX_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_RESET_TX_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axi_amm_bridge_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axi_amm_bridge_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axi_amm_bridge_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axi_iic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axi_iic_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axi_iic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axis_data_fifo_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axis_data_fifo_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_3_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axis_data_fifo_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_data_mover_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_data_mover_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_data_mover_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_axis_data_fifo_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_axis_data_fifo_2_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_axis_data_fifo_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_processing_system7_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_rst_ps7_0_125M1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_rst_ps7_0_125M1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_rst_ps7_0_125M1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_rst_ps7_0_125M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_rst_ps7_0_125M_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_rst_ps7_0_125M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_tft_display_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_tft_display_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_tft_display_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_util_vector_logic_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_util_vector_logic_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_util_vector_logic_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_us_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_us_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_auto_us_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_util_vector_logic_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_util_vector_logic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_xbar_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_cc_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_auto_cc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_cc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_auto_cc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_pc_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ZynqDesign_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg676-2" ConstrsSet="ZynqDesign_auto_pc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="ZynqDesign_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
