0.7
2020.1
May 27 2020
20:09:33
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/AESL_automem_a.v,1595024259,systemVerilog,,,,AESL_automem_a,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/AESL_automem_b.v,1595024259,systemVerilog,,,,AESL_automem_b,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/AESL_automem_res.v,1595024259,systemVerilog,,,,AESL_automem_res,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/matrixmul.autotb.v,1595024259,systemVerilog,,,,apatb_matrixmul_top,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/matrixmul.v,1595023095,systemVerilog,,,,matrixmul,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kelvinyu/Documents/repo/high-level-synthesis-flow-on-zynq-using-vivado-hls/source/lab1/matrixmul.prj/solution1/sim/verilog/matrixmul_mac_mulbkb.v,1595023096,systemVerilog,,,,matrixmul_mac_mulbkb;matrixmul_mac_mulbkb_DSP48_0,D:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
