<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3145" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3145{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3145{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3145{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3145{left:96px;bottom:1088px;}
#t5_3145{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3145{left:96px;bottom:1063px;}
#t7_3145{left:122px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_3145{left:96px;bottom:1039px;}
#t9_3145{left:122px;bottom:1039px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3145{left:96px;bottom:1014px;}
#tb_3145{left:122px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3145{left:96px;bottom:990px;}
#td_3145{left:122px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_3145{left:96px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3145{left:96px;bottom:943px;}
#tg_3145{left:122px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3145{left:122px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3145{left:96px;bottom:901px;}
#tj_3145{left:122px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3145{left:122px;bottom:885px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tl_3145{left:96px;bottom:860px;}
#tm_3145{left:122px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3145{left:122px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#to_3145{left:122px;bottom:826px;letter-spacing:-0.07px;}
#tp_3145{left:96px;bottom:802px;}
#tq_3145{left:122px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tr_3145{left:122px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#ts_3145{left:122px;bottom:768px;letter-spacing:-0.12px;}
#tt_3145{left:96px;bottom:744px;}
#tu_3145{left:122px;bottom:744px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_3145{left:122px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tw_3145{left:70px;bottom:701px;}
#tx_3145{left:96px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ty_3145{left:199px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3145{left:479px;bottom:711px;}
#t10_3145{left:491px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3145{left:96px;bottom:687px;letter-spacing:-0.18px;}
#t12_3145{left:96px;bottom:663px;}
#t13_3145{left:122px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_3145{left:122px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t15_3145{left:96px;bottom:622px;}
#t16_3145{left:122px;bottom:622px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t17_3145{left:122px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t18_3145{left:96px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t19_3145{left:96px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3145{left:96px;bottom:541px;}
#t1b_3145{left:122px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t1c_3145{left:122px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_3145{left:96px;bottom:499px;}
#t1e_3145{left:122px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3145{left:96px;bottom:475px;}
#t1g_3145{left:122px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_3145{left:96px;bottom:451px;}
#t1i_3145{left:122px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1j_3145{left:96px;bottom:426px;}
#t1k_3145{left:122px;bottom:426px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_3145{left:96px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3145{left:96px;bottom:379px;}
#t1n_3145{left:122px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3145{left:122px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_3145{left:96px;bottom:338px;}
#t1q_3145{left:122px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3145{left:122px;bottom:321px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1s_3145{left:96px;bottom:296px;}
#t1t_3145{left:122px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_3145{left:122px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_3145{left:122px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1w_3145{left:96px;bottom:238px;}
#t1x_3145{left:122px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1y_3145{left:122px;bottom:221px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#t1z_3145{left:96px;bottom:197px;}
#t20_3145{left:122px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t21_3145{left:122px;bottom:180px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t22_3145{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t23_3145{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t24_3145{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3145{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3145{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3145{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3145{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3145{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3145{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3145{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3145" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3145Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3145" style="-webkit-user-select: none;"><object width="935" height="1210" data="3145/3145.svg" type="image/svg+xml" id="pdf3145" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3145" class="t s1_3145">Vol. 3A </span><span id="t2_3145" class="t s1_3145">4-45 </span>
<span id="t3_3145" class="t s2_3145">PAGING </span>
<span id="t4_3145" class="t s3_3145">— </span><span id="t5_3145" class="t s3_3145">The physical address from the PML4E (the address of the page-directory-pointer table). </span>
<span id="t6_3145" class="t s3_3145">— </span><span id="t7_3145" class="t s3_3145">The logical-AND of the R/W flags in the PML5E and the PML4E. </span>
<span id="t8_3145" class="t s3_3145">— </span><span id="t9_3145" class="t s3_3145">The logical-AND of the U/S flags in the PML5E and the PML4E. </span>
<span id="ta_3145" class="t s3_3145">— </span><span id="tb_3145" class="t s3_3145">The logical-OR of the XD flags in the PML5E and the PML4E. </span>
<span id="tc_3145" class="t s3_3145">— </span><span id="td_3145" class="t s3_3145">The values of the PCD and PWT flags of the PML4E. </span>
<span id="te_3145" class="t s3_3145">The following items detail how a processor may use the PML4E cache: </span>
<span id="tf_3145" class="t s3_3145">— </span><span id="tg_3145" class="t s3_3145">If the processor has a PML4E-cache entry for a linear address, it may use that entry when translating the </span>
<span id="th_3145" class="t s3_3145">linear address (instead of the PML5E and PML4E in memory). </span>
<span id="ti_3145" class="t s3_3145">— </span><span id="tj_3145" class="t s3_3145">The processor does not create a PML4E-cache entry unless the P flags are 1 and all reserved bits are 0 in </span>
<span id="tk_3145" class="t s3_3145">the PML5E and the PML4E in memory. </span>
<span id="tl_3145" class="t s3_3145">— </span><span id="tm_3145" class="t s3_3145">The processor does not create a PML4E-cache entry unless the accessed flags are 1 in the PML5E and the </span>
<span id="tn_3145" class="t s3_3145">PML4E in memory; before caching a translation, the processor sets any accessed flags that are not already </span>
<span id="to_3145" class="t s3_3145">1. </span>
<span id="tp_3145" class="t s3_3145">— </span><span id="tq_3145" class="t s3_3145">The processor may create a PML4E-cache entry even if there are no translations for any linear address that </span>
<span id="tr_3145" class="t s3_3145">might use that entry (e.g., because the P flags are 0 in all entries in the referenced page-directory-pointer </span>
<span id="ts_3145" class="t s3_3145">table). </span>
<span id="tt_3145" class="t s3_3145">— </span><span id="tu_3145" class="t s3_3145">If the processor creates a PML4E-cache entry, the processor may retain it unmodified even if software </span>
<span id="tv_3145" class="t s3_3145">subsequently modifies the corresponding PML4E in memory. </span>
<span id="tw_3145" class="t s4_3145">• </span><span id="tx_3145" class="t s5_3145">PDPTE cache </span><span id="ty_3145" class="t s3_3145">(4-level paging and 5-level paging only). </span>
<span id="tz_3145" class="t s6_3145">1 </span>
<span id="t10_3145" class="t s3_3145">The use of the PML4E cache depends on the paging </span>
<span id="t11_3145" class="t s3_3145">mode: </span>
<span id="t12_3145" class="t s3_3145">— </span><span id="t13_3145" class="t s3_3145">For 4-level paging, each PDPTE-cache entry is referenced by an 18-bit value and is used for linear </span>
<span id="t14_3145" class="t s3_3145">addresses for which bits 47:30 have that value. </span>
<span id="t15_3145" class="t s3_3145">— </span><span id="t16_3145" class="t s3_3145">For 5-level paging, each PDPTE-cache entry is referenced by a 27-bit value and is used for linear addresses </span>
<span id="t17_3145" class="t s3_3145">for which bits 56:30 have that value. </span>
<span id="t18_3145" class="t s3_3145">A PDPTE-cache entry contains information from the PML5E, PML4E, PDPTE used to translate the relevant linear </span>
<span id="t19_3145" class="t s3_3145">addresses (for 4-level paging, the PML5E does not apply): </span>
<span id="t1a_3145" class="t s3_3145">— </span><span id="t1b_3145" class="t s3_3145">The physical address from the PDPTE (the address of the page directory). (No PDPTE-cache entry is created </span>
<span id="t1c_3145" class="t s3_3145">for a PDPTE that maps a 1-GByte page.) </span>
<span id="t1d_3145" class="t s3_3145">— </span><span id="t1e_3145" class="t s3_3145">The logical-AND of the R/W flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1f_3145" class="t s3_3145">— </span><span id="t1g_3145" class="t s3_3145">The logical-AND of the U/S flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1h_3145" class="t s3_3145">— </span><span id="t1i_3145" class="t s3_3145">The logical-OR of the XD flags in the PML5E, PML4E, and PDPTE. </span>
<span id="t1j_3145" class="t s3_3145">— </span><span id="t1k_3145" class="t s3_3145">The values of the PCD and PWT flags of the PDPTE. </span>
<span id="t1l_3145" class="t s3_3145">The following items detail how a processor may use the PDPTE cache: </span>
<span id="t1m_3145" class="t s3_3145">— </span><span id="t1n_3145" class="t s3_3145">If the processor has a PDPTE-cache entry for a linear address, it may use that entry when translating the </span>
<span id="t1o_3145" class="t s3_3145">linear address (instead of the PML5E, PML4E, and PDPTE in memory). </span>
<span id="t1p_3145" class="t s3_3145">— </span><span id="t1q_3145" class="t s3_3145">The processor does not create a PDPTE-cache entry unless the P flags are 1, the PS flags are 0, and the </span>
<span id="t1r_3145" class="t s3_3145">reserved bits are 0 in the PML5E, PML4E, and PDPTE in memory. </span>
<span id="t1s_3145" class="t s3_3145">— </span><span id="t1t_3145" class="t s3_3145">The processor does not create a PDPTE-cache entry unless the accessed flags are 1 in the PML5E, PML4E, </span>
<span id="t1u_3145" class="t s3_3145">and PDPTE in memory; before caching a translation, the processor sets any accessed flags that are not </span>
<span id="t1v_3145" class="t s3_3145">already 1. </span>
<span id="t1w_3145" class="t s3_3145">— </span><span id="t1x_3145" class="t s3_3145">The processor may create a PDPTE-cache entry even if there are no translations for any linear address that </span>
<span id="t1y_3145" class="t s3_3145">might use that entry. </span>
<span id="t1z_3145" class="t s3_3145">— </span><span id="t20_3145" class="t s3_3145">If the processor creates a PDPTE-cache entry, the processor may retain it unmodified even if software </span>
<span id="t21_3145" class="t s3_3145">subsequently modifies the corresponding PML5E, PML4E, or PDPTE in memory. </span>
<span id="t22_3145" class="t s7_3145">1. </span><span id="t23_3145" class="t s7_3145">With PAE paging, the PDPTEs are stored in internal, non-architectural registers. The operation of these registers is described in Sec- </span>
<span id="t24_3145" class="t s7_3145">tion 4.4.1 and differs from that described here. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
