I 000057 55 704           1544359587493 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 28 (\counter-12-bit\ 0 37 ))
	(_version v80)
	(_time 1544359587495 2018.12.09 16:16:27)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d3b6c6d3a3a6f7a683d2836386b686a6f6f396e6c)
	(_entity
		(_time 1544359587419)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000057 55 1403          1544360931537 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 29 (\counter-12-bit\ 0 39 ))
	(_version v80)
	(_time 1544360931538 2018.12.09 16:38:51)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8d8c8a83dada8f9a8a8ac8d6d88b888a8f8fd98e8c)
	(_entity
		(_time 1544360818794)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 41 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 41 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . \counter-12-bit\ 1 -1
	)
)
I 000057 55 1617          1544361073281 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544361073282 2018.12.09 16:41:13)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 434117414314415444460618164546444141174042)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000056 55 2115          1544361243705 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361243706 2018.12.09 16:44:03)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f8fcaba8f3affaefffadbda3adfefdfffafaacfbf9)
	(_entity
		(_time 1544361243684)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 47 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361243777 2018.12.09 16:44:03)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47431546441216524445531f14434243124344434f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2115          1544361288544 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361288545 2018.12.09 16:44:48)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 24727720237326332371617f712221232626702725)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 47 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361288550 2018.12.09 16:44:48)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 24727723247175312726307c77202120712027202c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2149          1544361560577 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361560578 2018.12.09 16:49:20)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3939696c394c1d4c497869896c5c6c4c1c197c0c2)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((countEn)(_string \"1"\)))(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 46 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361560586 2018.12.09 16:49:20)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3939695c49692d6c0c1d79b90c7c6c796c7c0c7cb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2149          1544361842355 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361842356 2018.12.09 16:54:02)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 797f2978732e7b6e7e2d3c222c7f7c7e7b7b2d7a78)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((countEn)(_string \"1"\)))(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 46 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361842371 2018.12.09 16:54:02)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 888ed88584ddd99d8b8a9cd0db8c8d8cdd8c8b8c80)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000057 55 1617          1544361851575 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544361851576 2018.12.09 16:54:11)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7b7b2f7a2a2c796c7c783e202e7d7e7c79792f787a)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000056 55 2149          1544361851750 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361851751 2018.12.09 16:54:11)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27277c23237025302073627c722122202525732426)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((countEn)(_string \"1"\)))(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 46 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361851758 2018.12.09 16:54:11)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27277c20247276322425337f74232223722324232f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000057 55 1617          1544361905349 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544361905350 2018.12.09 16:55:05)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 8186db8f83d683968682c4dad48784868383d58280)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000057 55 1617          1544361925186 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544361925187 2018.12.09 16:55:25)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 05075103035207120206405e500300020707510604)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1))(_read(3)(0)))))
			(line__60(_architecture 1 0 60 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000056 55 2149          1544361925339 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544361925340 2018.12.09 16:55:25)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a3f5f6a3f6a3b6a6f5e4faf4a7a4a6a3a3f5a2a0)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((countEn)(_string \"1"\)))(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 46 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544361925347 2018.12.09 16:55:25)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a3f5f5a4f4f0b4a2a3b5f9f2a5a4a5f4a5a2a5a9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000057 55 1622          1544361992324 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544361992325 2018.12.09 16:56:32)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 3a383d3f686d382d3d3a7f616f3c3f3d38386e393b)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 47 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544362246575 2018.12.09 17:00:46)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 73737571742622667071672b20777677267770777b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2115          1544362259964 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544362259965 2018.12.09 17:00:59)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c2ce9397c395c0d5c597879997c4c7c5c0c096c1c3)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544362295931 2018.12.09 17:01:35)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 33373635346662263031276b60373637663730373b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2115          1544362315620 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544362315621 2018.12.09 17:01:55)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2a292a2e787d283d2d786f717f2c2f2d28287e292b)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544362315629 2018.12.09 17:01:55)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2a292a2d7f7f7b3f29283e72792e2f2e7f2e292e22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000048 55 994           1544363197751 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 39 ))
	(_version v80)
	(_time 1544363197752 2018.12.09 17:16:37)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7a4f0a6f3a0f7e4f7f2e6a8a6f4f7f1f1f0f4f1a3)
	(_entity
		(_time 1544363197743)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal FSM 0 41 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 43 (_architecture (_uni ((i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000048 55 1398          1544363319383 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544363319384 2018.12.09 17:18:39)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10444216134710031046014f411310161617131644)
	(_entity
		(_time 1544363319379)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_target(6))(_sensitivity(2)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 1 -1
	)
)
I 000048 55 1488          1544363379691 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544363379692 2018.12.09 17:19:39)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fea7ffa3fea9baaaaeb8f6f8aaa9afafaeaaaffd)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__52(_architecture 1 0 52 (_process (_target(6))(_sensitivity(2)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000048 55 1610          1544365504906 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544365504907 2018.12.09 17:55:04)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4b4c4f1c1b4c5f494f5d131d4f4c4a4a4b4f4a18)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal fsm_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__54(_architecture 1 0 54 (_process (_target(6)(7))(_sensitivity(2)(0)(1)(3)(5)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2091          1544365910696 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544365910697 2018.12.09 18:01:50)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61636060633661726333703e306261643766656763)
	(_entity
		(_time 1544365910688)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__45(_architecture 2 0 45 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 61 (fsm1100_tb))
	(_version v80)
	(_time 1544365910708 2018.12.09 18:01:50)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70737371752627677471622a247625767376787526)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2195          1544365952562 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544365952563 2018.12.09 18:02:32)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a7a3a5f3a3f4e7f6a5e5aba5f7f4f1a2f3f0f2f6)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544365952578 2018.12.09 18:02:32)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0351550505555414070211595705560500050b0655)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2195          1544366292302 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544366292303 2018.12.09 18:08:12)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0d5d0d585d0a19085b1b555b090a0f5c0d0e0c08)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544366292322 2018.12.09 18:08:12)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a1c4f1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2195          1544366386290 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544366386291 2018.12.09 18:09:46)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2b25242e7a7c2b38297a3a747a282b2e7d2c2f2d29)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544366386302 2018.12.09 18:09:46)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a35373f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2195          1544366461849 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544366461850 2018.12.09 18:11:01)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55015357530255465704440a045655500352515357)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544366461859 2018.12.09 18:11:01)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65306165653332726164773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2195          1544366484281 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544366484282 2018.12.09 18:11:24)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbfdfaaaaaacfbe8f9aaeaa4aaf8fbfeadfcfffdf9)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544366484293 2018.12.09 18:11:24)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a0d060c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000048 55 1610          1544367882904 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544367882905 2018.12.09 18:34:42)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00030407035700130502115f510300060607030654)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal fsm_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__54(_architecture 1 0 54 (_process (_target(6)(7))(_sensitivity(2)(0)(1)(3)(5)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000048 55 1610          1544369907001 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544369907002 2018.12.09 19:08:26)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9b9c90c8c99e8d9b9f8fc1cf9d9e9898999d98ca)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal next_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_signal (_internal fsm_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__54(_architecture 1 0 54 (_process (_target(6)(7))(_sensitivity(2)(0)(1)(3)(5)(6)(7))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2115          1544370217817 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544370217818 2018.12.09 19:13:37)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ca999b9f989dc8ddcd988f919fcccfcdc8c89ec9cb)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544370217831 2018.12.09 19:13:37)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code da898b8b8f8f8bcfd9d8ce8289dedfde8fded9ded2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000048 55 1421          1544370231579 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544370231580 2018.12.09 19:13:51)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80848e8f83d78093828b91dfd183808686878386d4)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000057 55 1622          1544370430275 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544370430276 2018.12.09 19:17:10)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code afa9fcf8faf8adb8a8afeaf4faa9aaa8adadfbacae)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000048 55 1421          1544370430476 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544370430477 2018.12.09 19:17:10)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7f7d7a282d7a6978716b252b797a7c7c7d797c2e)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2115          1544370430585 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544370430586 2018.12.09 19:17:10)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e8eebabbe3bfeaffefbaadb3bdeeedefeaeabcebe9)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544370430591 2018.12.09 19:17:10)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e8eebab8e4bdb9fdebeafcb0bbecedecbdecebece0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2195          1544370430775 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544370430776 2018.12.09 19:17:10)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b6b7e6b3e4b3a0b1e2a2ece2b0b3b6e5b4b7b5b1)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((stop)(_string \"0"\)))(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544370430789 2018.12.09 19:17:10)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b7b5e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000048 55 1421          1544371001235 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544371001236 2018.12.09 19:26:41)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8abf8a9f3aff8ebfaf3e9a7a9fbf8fefefffbfeac)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000048 55 1421          1544371281785 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544371281786 2018.12.09 19:31:21)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebefb8b9babcebf8e9e1fab4bae8ebededece8edbf)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000048 55 1421          1544371325738 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544371325739 2018.12.09 19:32:05)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ccecb92cccb9c8f9e978dc3cd9f9c9a9a9b9f9ac8)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000048 55 1421          1544371335900 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544371335901 2018.12.09 19:32:15)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484e4c4b431f485b4a435917194b484e4e4f4b4e1c)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 62 (fsm1100_tb))
	(_version v80)
	(_time 1544371421922 2018.12.09 19:33:41)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 57555154550100405356450d0351025154515f5201)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2164          1544371429259 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544371429260 2018.12.09 19:33:49)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f8aba9f3aff8ebfaa9e9a7a9fbf8fdaefffcfefa)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544371717479 2018.12.09 19:38:37)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d281d280d58485c5d6d3c08886d487d4d1d4dad784)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 2164          1544371728134 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544371728135 2018.12.09 19:38:48)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73232073732473607123622c227073762574777571)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544371728146 2018.12.09 19:38:48)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d3d38c85d4d595868390d8d684d78481848a87d4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000057 55 1622          1544372447000 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544372447001 2018.12.09 19:50:46)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7e2d2b7f28297c69797e3b252b787b797c7c2a7d7f)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000048 55 1421          1544372447118 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544372447119 2018.12.09 19:50:47)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbabfbaaaaacfbe8f9f0eaa4aaf8fbfdfdfcf8fdaf)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2115          1544372447250 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544372447251 2018.12.09 19:50:47)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 782b2c79732f7a6f7f2a3d232d7e7d7f7a7a2c7b79)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544372447264 2018.12.09 19:50:47)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 88dbdc8584ddd99d8b8a9cd0db8c8d8cdd8c8b8c80)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2164          1544372447459 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544372447460 2018.12.09 19:50:47)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53035d51530453405103420c025053560554575551)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544372447463 2018.12.09 19:50:47)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 53025f5055050444575241090755065550555b5605)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000057 55 1622          1544372454266 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544372454267 2018.12.09 19:50:54)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code e0e4b1b3e3b7e2f7e7e0a5bbb5e6e5e7e2e2b4e3e1)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000048 55 1421          1544372454396 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544372454397 2018.12.09 19:50:54)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6b696d3c3b6c7f6e677d333d6f6c6a6a6b6f6a38)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2115          1544372454568 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544372454569 2018.12.09 19:50:54)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 181c4f1f134f1a0f1f4a5d434d1e1d1f1a1a4c1b19)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544372454574 2018.12.09 19:50:54)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 181c4f1c144d490d1b1a0c404b1c1d1c4d1c1b1c10)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2164          1544372454676 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544372454677 2018.12.09 19:50:54)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8582878a83d2859687d594dad4868580d382818387)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544372454680 2018.12.09 19:50:54)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8583858b85d3d292818497dfd183d08386838d80d3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000047 55 2146          1544372534599 memory
(_unit VHDL (memory 0 28 (memory 0 46 ))
	(_version v80)
	(_time 1544372534600 2018.12.09 19:52:14)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b5b0e3b5e0b7a1e0b8a5ecefb1e3b1b2b1e3b1e1)
	(_entity
		(_time 1544372534597)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal address1 ~STD_LOGIC_VECTOR{Addr_Width~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address2 ~STD_LOGIC_VECTOR{Addr_Width~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 4 -1
	)
)
I 000047 55 2405          1544374691142 memory
(_unit VHDL (memory 0 28 (memory 0 46 ))
	(_version v80)
	(_time 1544374691143 2018.12.09 20:28:11)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaefbfcfcfcabbdfcfdb9f0f3adffadaeadffadfd)
	(_entity
		(_time 1544374615623)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal address1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{addr_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 47 (_array ~STD_LOGIC_VECTOR{addr_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000047 55 2405          1544374701826 memory
(_unit VHDL (memory 0 28 (memory 0 46 ))
	(_version v80)
	(_time 1544374701827 2018.12.09 20:28:21)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a696b6a3e3d6a7c3d3f7831326c3e6c6f6c3e6c3c)
	(_entity
		(_time 1544374615623)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 29 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal address1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal address2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~12 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Addr_Width**2-1~downto~0}~124 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{addr_width-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 47 (_array ~STD_LOGIC_VECTOR{addr_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000047 55 2927          1544377649600 memory
(_unit VHDL (memory 0 30 (memory 0 48 ))
	(_version v80)
	(_time 1544377649601 2018.12.09 21:17:29)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 2f2c722b7c782f397a2b3d7477297b292a297b2979)
	(_entity
		(_time 1544377643819)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 49 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_target(9)(7))(_sensitivity(0)(9)(1)(3)(5)(7))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000047 55 2942          1544378501720 memory
(_unit VHDL (memory 0 30 (memory 0 48 ))
	(_version v80)
	(_time 1544378501721 2018.12.09 21:31:41)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code bdbee0e9eceabdabe8efafe6e5bbe9bbb8bbe9bbeb)
	(_entity
		(_time 1544378039399)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 49 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000047 55 2942          1544378504625 memory
(_unit VHDL (memory 0 30 (memory 0 48 ))
	(_version v80)
	(_time 1544378504626 2018.12.09 21:31:44)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 17174610154017014245054c4f1143111211431141)
	(_entity
		(_time 1544378039399)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 49 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000047 55 2942          1544378509797 memory
(_unit VHDL (memory 0 30 (memory 0 48 ))
	(_version v80)
	(_time 1544378509798 2018.12.09 21:31:49)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 4b4a16491c1c4b5d1e195910134d1f4d4e4d1f4d1d)
	(_entity
		(_time 1544378039399)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 41 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 49 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5068          1544382653568 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544382653569 2018.12.09 22:40:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f0a4a7a0f5a7f0e6a2a4e2aba8f5a6f7f4f6f2f6a4)
	(_entity
		(_time 1544382653562)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(5)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(7)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(7)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
		(33686275 50529027 )
		(50529027 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 79 (memory_tb))
	(_version v80)
	(_time 1544382653582 2018.12.09 22:40:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 00550006055657170401125a540655060306080556)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544383083541 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383083542 2018.12.09 22:48:03)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8183d68f85d68197d3d593dad984d78685878387d5)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(5)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(7)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(7)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
		(33686275 50529027 )
		(50529027 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 79 (memory_tb))
	(_version v80)
	(_time 1544383083554 2018.12.09 22:48:03)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9093979f95c6c787949182cac496c59693969895c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544383120286 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383120287 2018.12.09 22:48:40)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0f5d58095c580f195d5b1d54570a59080b090d095b)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(5)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(7)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(7)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
		(33686275 50529027 )
		(50529027 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 79 (memory_tb))
	(_version v80)
	(_time 1544383120292 2018.12.09 22:48:40)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0f5c08095c5958180b0e1d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544383267243 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383267244 2018.12.09 22:51:07)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 181f4d1f154f180e4a4c0a43401d4e1f1c1e1a1e4c)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(33686275 50529027 )
		(50529027 50528770 )
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 79 (memory_tb))
	(_version v80)
	(_time 1544383267256 2018.12.09 22:51:07)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 282e2d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5027          1544383339239 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383339240 2018.12.09 22:52:19)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 585c5d5b550f584e0a0c4a03005d0e5f5c5e5a5e0c)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 79 (memory_tb))
	(_version v80)
	(_time 1544383339250 2018.12.09 22:52:19)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 585d0d5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5104          1544383451311 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383451312 2018.12.09 22:54:11)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 16454211154116004445044d4e1340111210141042)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(6)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)(6)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 80 (memory_tb))
	(_version v80)
	(_time 1544383817623 2018.12.09 23:00:17)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code fffffdafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5104          1544383820512 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544383820513 2018.12.09 23:00:20)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4a441c481e1d4a5c18195811124f1c4d4e4c484c1e)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(6)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)(6)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 80 (memory_tb))
	(_version v80)
	(_time 1544383820521 2018.12.09 23:00:20)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 59565f5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000057 55 1622          1544422860179 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544422860180 2018.12.10 09:51:00)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 191d1f1e134e1b0e1e195c424c1f1c1e1b1b4d1a18)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000048 55 1421          1544422860708 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544422860709 2018.12.10 09:51:00)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d292b287a7a2d3e2f263c727c2e2d2b2b2a2e2b79)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000056 55 2115          1544422861052 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544422861053 2018.12.10 09:51:01)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8483d68a83d3869383d6c1dfd18281838686d08785)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544422861067 2018.12.10 09:51:01)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9493c69894c1c581979680ccc7909190c19097909c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
I 000056 55 2164          1544422861335 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544422861336 2018.12.10 09:51:01)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9a9a90c8c99e8d9cce8fc1cf9d9e9bc8999a989c)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544422861364 2018.12.10 09:51:01)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb8bbe9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 5104          1544422861554 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544422861555 2018.12.10 09:51:01)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 787c2f79752f786e2a2b6a23207d2e7f7c7e7a7e2c)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(6)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)(6)
	)
	(_static
		(33686018 33751554 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 80 (memory_tb))
	(_version v80)
	(_time 1544422861567 2018.12.10 09:51:01)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 888d8f8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2813          1544422905378 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544422905379 2018.12.10 09:51:45)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code adf8acfafcfaadbbf8fcbff6f5abf9aba8abf9abfb)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000047 55 2657          1544422993854 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544422993855 2018.12.10 09:53:13)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 41451d43451641571515531a194715474447154717)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_simple)(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5101          1544423042342 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423042343 2018.12.10 09:54:02)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a6f5f7f1a5f1a6b0f4f5b4fdfea3f0a1a2a0a4a0f2)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_target(7)))))
			(line__71(_architecture 2 0 71 (_assignment (_simple)(_target(5)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(6)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 80 (memory_tb))
	(_version v80)
	(_time 1544423042357 2018.12.10 09:54:02)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b5e7b4e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2813          1544423202838 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544423202839 2018.12.10 09:56:42)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9a99c695cecd9a8ccfcb88c1c29cce9c9f9cce9ccc)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5027          1544423203135 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423203136 2018.12.10 09:56:43)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3c09e96c594c3d59192d1989bc695c4c7c5c1c597)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_process (_simple)(_target(5)(7)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544423203182 2018.12.10 09:56:43)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f1f3fca1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5027          1544423213498 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423213499 2018.12.10 09:56:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3a346c3f6e6d3a2c686b2861623f6c3d3e3c383c6e)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_process (_simple)(_target(5)(7)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(6)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544423213512 2018.12.10 09:56:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4a454c481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5027          1544423259671 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423259672 2018.12.10 09:57:39)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9693c49995c19680c59184cdce93c09192909490c2)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_process (_simple)(_target(5)(7)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(6)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 83 (memory_tb))
	(_version v80)
	(_time 1544423259684 2018.12.10 09:57:39)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a5a1a7f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5027          1544423336784 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423336785 2018.12.10 09:58:56)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dbdb8c898c8cdbcd88dcc98083de8ddcdfddd9dd8f)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__70(_architecture 1 0 70 (_process (_simple)(_target(5)(7)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(6)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 83 (memory_tb))
	(_version v80)
	(_time 1544423336788 2018.12.10 09:58:56)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dbdadc898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000057 55 1622          1544423449412 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544423449413 2018.12.10 10:00:49)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code ccc8cd999c9bcedbcbcc899799cac9cbcece98cfcd)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
V 000048 55 1421          1544423449553 fsm1100
(_unit VHDL (fsm1100 0 28 (fsm1100 0 40 ))
	(_version v80)
	(_time 1544423449554 2018.12.10 10:00:49)
	(_source (\./src/fsm1100.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585f0d5a530f584b5a534907095b585e5e5f5b5e0c)
	(_entity
		(_time 1544363319378)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal FSM 0 42 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal p_state FSM 0 44 (_architecture (_uni ((i 0))))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
			(line__52(_architecture 1 0 52 (_process (_target(5))(_sensitivity(2)(0)(1)(3)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . fsm1100 2 -1
	)
)
I 000047 55 2813          1544423449662 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544423449663 2018.12.10 10:00:49)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6c1c193c591c6d09397d49d9ec092c0c3c092c090)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
V 000056 55 2115          1544423449863 TB_ARCHITECTURE
(_unit VHDL (\counter-12-bit_tb\ 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1544423449864 2018.12.10 10:00:49)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9195969e93c6938696c3d4cac49794969393c59290)
	(_entity
		(_time 1544361243683)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(\counter-12-bit\
			(_object
				(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component \counter-12-bit\ )
		(_port
			((countEn)(countEn))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . \counter-12-bit\)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~132 0 24 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(1))(_sensitivity(1)))))
			(line__40(_architecture 1 0 40 (_assignment (_simple)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000051 55 471 0 \TESTBENCH_FOR_\\counter-12-bit\
(_configuration VHDL (\TESTBENCH_FOR_\\counter-12-bit\ 0 48 (\counter-12-bit_tb\))
	(_version v80)
	(_time 1544423449879 2018.12.10 10:00:49)
	(_source (\./src/TestBench/counter-12-bit_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a5a6f5a4f4f0b4a2a3b5f9f2a5a4a5f4a5a2a5a9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . \counter-12-bit\ \counter-12-bit\
			)
		)
	)
)
V 000056 55 2164          1544423450006 TB_ARCHITECTURE
(_unit VHDL (fsm1100_tb 0 6 (tb_architecture 0 9 ))
	(_version v80)
	(_time 1544423450007 2018.12.10 10:00:50)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e194d1848491e0d1c4e0f414f1d1e1b48191a181c)
	(_entity
		(_time 1544365910687)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(fsm1100
			(_object
				(_port (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component fsm1100 )
		(_port
			((Start)(Start))
			((X)(X))
			((clk)(clk))
			((Stop)(Stop))
			((output)(output))
		)
		(_use (_entity . fsm1100)
		)
	)
	(_object
		(_signal (_internal Start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(0)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3)))))
			(line__46(_architecture 3 0 46 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
V 000040 55 377 0 testbench_for_fsm1100
(_configuration VHDL (testbench_for_fsm1100 0 63 (fsm1100_tb))
	(_version v80)
	(_time 1544423450021 2018.12.10 10:00:50)
	(_source (\./src/TestBench/fsm1100_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2b7c297c7b7a3a292c3f77792b782b2e2b25287b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fsm1100 fsm1100
			)
		)
	)
)
I 000056 55 5101          1544423450162 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544423450163 2018.12.10 10:00:50)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code babdbbeeeeedbaace9bda8e1e2bfecbdbebcb8bcee)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(6)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__79(_architecture 5 0 79 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (5)(6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 83 (memory_tb))
	(_version v80)
	(_time 1544423450176 2018.12.10 10:00:50)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c9cf989cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
V 000057 55 1622          1544611482330 \counter-12-bit\
(_unit VHDL (\counter-12-bit\ 0 30 (\counter-12-bit\ 0 40 ))
	(_version v80)
	(_time 1544611482331 2018.12.12 14:14:42)
	(_source (\./src/counter-12-bit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9e9ec891c8c99c89999edbc5cb989b999c9cca9d9f)
	(_entity
		(_time 1544361066266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal countEn ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{11~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1080~13 0 42 (_scalar (_to (i 0)(i 1080)))))
		(_signal (_internal next_output ~INTEGER~range~0~to~1080~13 0 42 (_architecture (_uni ((i 0))))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_target(3))(_sensitivity(1)(3)(0))(_dssslsensitivity 1))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . \counter-12-bit\ 2 -1
	)
)
I 000047 55 2813          1544612342958 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544612342959 2018.12.12 14:29:02)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6f6e3c6f3c386f793d697d3437693b696a693b6939)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000047 55 2813          1544612848125 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544612848126 2018.12.12 14:37:28)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b3b7b4e7b5e4b3a5e1b5a1e8ebb5e7b5b6b5e7b5e5)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5098          1544612884702 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544612884703 2018.12.12 14:38:04)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 95c1939a95c29583c69287cecd90c39291939793c1)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(6)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__79(_architecture 5 0 79 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_static
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 83 (memory_tb))
	(_version v80)
	(_time 1544612884719 2018.12.12 14:38:04)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a5f0f3f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5000          1544612954301 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544612954302 2018.12.12 14:39:14)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7e2b787f2e297e682c2f6c25267b28797a787c782a)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544612954318 2018.12.12 14:39:14)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8edad880ded8d9998a8f9cd4da88db888d88868bd8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5036          1544613215635 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544613215636 2018.12.12 14:43:35)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4f1a134d1c184f591d1e5d14174a19484b494d491b)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544613215646 2018.12.12 14:43:35)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5e0a525d0e0809495a5f4c040a580b585d58565b08)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2556          1544613253125 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613253126 2018.12.12 14:44:13)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bbb8beefececbbadefbea9e0e3bdefbdbebdefbded)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000047 55 2556          1544613342939 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613342940 2018.12.12 14:45:42)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9fcbc290ccc89f89cb9a8dc4c799cb999a99cb99c9)
	(_entity
		(_time 1544422840782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000047 55 2553          1544613367796 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613367797 2018.12.12 14:46:07)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code abacaefcfcfcabbdffaeb9f0f3adffadaeadffadfd)
	(_entity
		(_time 1544613367794)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000056 55 5033          1544613393676 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544613393677 2018.12.12 14:46:33)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cdcccf989c9acddb9f9cdf9695c89bcac9cbcfcb99)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544613393683 2018.12.12 14:46:33)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cdcd9f989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2813          1544613426315 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613426316 2018.12.12 14:47:06)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4e1e4c4c1e194e581c485c1516481a484b481a4818)
	(_entity
		(_time 1544613426312)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5036          1544613436387 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544613436388 2018.12.12 14:47:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9d99cf92ccca9d8bcfcc8fc6c598cb9a999b9f9bc9)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544613436394 2018.12.12 14:47:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aca9aefbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2556          1544613862557 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613862558 2018.12.12 14:54:22)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 580f0b5b550f584e0c5e4a03005e0c5e5d5e0c5e0e)
	(_entity
		(_time 1544613426311)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544613916658 2018.12.12 14:55:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a6a6f3f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2553          1544613924979 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544613924980 2018.12.12 14:55:24)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e21282a7e792e387a283c7576287a282b287a2878)
	(_entity
		(_time 1544613924977)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . memory 6 -1
	)
)
I 000056 55 5033          1544613942682 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544613942683 2018.12.12 14:55:42)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 55060156550255430704470e0d5003525153575301)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544613942697 2018.12.12 14:55:42)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 65376165653332726164773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 2813          1544614022706 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544614022707 2018.12.12 14:57:02)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f5f2a9a5f5a2f5e3a7f3e7aeadf3a1f3f0f3a1f3a3)
	(_entity
		(_time 1544614022702)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_process
			(line__58(_architecture 0 0 58 (_process (_target(9)(7)(8))(_sensitivity(0)(9)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 7 -1
	)
)
I 000056 55 5036          1544614038942 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544614038943 2018.12.12 14:57:18)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5f5c035c0c085f490d0e4d04075a09585b595d590b)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__78(_architecture 4 0 78 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 82 (memory_tb))
	(_version v80)
	(_time 1544614038950 2018.12.12 14:57:18)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5f5d535c0c0908485b5e4d050b590a595c59575a09)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 3575          1544616192086 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544616192087 2018.12.12 15:33:12)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1411431315431402471b064f4c1240121112401242)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__83(_architecture 1 0 83 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__95(_architecture 2 0 95 (_process (_simple)(_target(10)(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000047 55 3571          1544616595847 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544616595848 2018.12.12 15:39:55)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 494a4e4b451e495f1a465b12114f1d4f4c4f1d4f1f)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__83(_architecture 1 0 83 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__95(_architecture 2 0 95 (_process (_simple)(_target(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000047 55 3571          1544616832442 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544616832443 2018.12.12 15:43:52)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7b2b277a2c2c7b6d282e6920237d2f7d7e7d2f7d2d)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__98(_architecture 2 0 98 (_process (_simple)(_target(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000056 55 5440          1544617145450 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544617145451 2018.12.12 15:49:05)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2377212725742335702031787b2675242725212577)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
			(line__79(_architecture 5 0 79 (_assignment (_simple)(_target(8)))))
			(line__80(_architecture 6 0 80 (_assignment (_simple)(_target(6)))))
			(line__82(_architecture 7 0 82 (_assignment (_simple)(_alias((cs2)(_string \"1"\)))(_target(2)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
		(50463234 50463490 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 87 (memory_tb))
	(_version v80)
	(_time 1544617145463 2018.12.12 15:49:05)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3366613635656424373221696735663530353b3665)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000047 55 3571          1544617289014 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544617289015 2018.12.12 15:51:29)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eebdecbdbeb9eef8bdbbfcb5b6e8bae8ebe8bae8b8)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__98(_architecture 2 0 98 (_process (_simple)(_target(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__111(_architecture 3 0 111 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__114(_architecture 4 0 114 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000047 55 3571          1544617361713 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544617361714 2018.12.12 15:52:41)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code edebebbebcbaedfbbee2ffb6b5ebb9ebe8ebb9ebbb)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__82(_architecture 1 0 82 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__95(_architecture 2 0 95 (_process (_simple)(_target(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 89 (memory_tb))
	(_version v80)
	(_time 1544617508361 2018.12.12 15:55:08)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bdbeb1e9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
V 000047 55 3571          1544618000335 memory
(_unit VHDL (memory 0 31 (memory 0 49 ))
	(_version v80)
	(_time 1544618000336 2018.12.12 16:03:20)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8edb8b80ded98e98dd819cd5d688da888b88da88d8)
	(_entity
		(_time 1544614022701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 33 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~12 0 42 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~124 0 43 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_type (_internal memory_arch 0 50 (_array ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 ((_downto (c 10 )(i 0))))))
		(_signal (_internal ram memory_arch 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data_out1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_signal (_internal data_out2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~132 0 55 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_process (_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1))))
			(line__82(_architecture 1 0 82 (_process (_simple)(_target(10))(_sensitivity(1)(3)(5))(_read(9)))))
			(line__95(_architecture 2 0 95 (_process (_simple)(_target(11))(_sensitivity(2)(4)(6))(_read(9)))))
			(line__108(_architecture 3 0 108 (_assignment (_simple)(_target(7))(_sensitivity(10)(1)(3)))))
			(line__111(_architecture 4 0 111 (_assignment (_simple)(_target(8))(_sensitivity(11)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (9)
	)
	(_model . memory 12 -1
	)
)
I 000056 55 5440          1544618003210 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544618003211 2018.12.12 16:03:23)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c99b989cc59ec9df9acbdb9291cc9fcecdcfcbcf9d)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_alias((cs2)(_string \"1"\)))(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
		(50463234 50463490 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544618003223 2018.12.12 16:03:23)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d88bd98ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5410          1544618147206 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544618147207 2018.12.12 16:05:47)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 494f154b451e495f1a4b5b12114c1f4e4d4f4b4f1d)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_alias((we1)(_string \"1"\)))(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_alias((cs2)(_string \"1"\)))(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
		(50463234 50463490 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544618147216 2018.12.12 16:05:47)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 494e454b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5380          1544638069151 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638069152 2018.12.12 21:37:49)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1211141515451204411000494a1744151614101446)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_alias((cs2)(_string \"1"\)))(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
		(50463234 50463490 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638069164 2018.12.12 21:37:49)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2220742625747535262330787624772421242a2774)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5350          1544638135151 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638135152 2018.12.12 21:38:55)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2e1e5b1e5b5e2f4b1e0f0b9bae7b4e5e6e4e0e4b6)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463234 50463234 )
		(33686018 50463234 )
		(50463234 50463490 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638228455 2018.12.12 21:40:28)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 63376e6365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544638461996 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638461997 2018.12.12 21:44:21)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9e9dc391cec99e88cd9c8cc5c69bc8999a989c98ca)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50528770 )
		(33686018 50463234 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638462006 2018.12.12 21:44:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aeaca3f9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544638757456 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638757457 2018.12.12 21:49:17)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cb99cd9e9c9ccbdd98c9d99093ce9dcccfcdc9cd9f)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50528770 )
		(33686018 50463234 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638757466 2018.12.12 21:49:17)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cb989d9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544638882886 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638882887 2018.12.12 21:51:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b9ece8edb5eeb9afeabbabe2e1bcefbebdbfbbbfed)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638882900 2018.12.12 21:51:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c89cc99dc59e9fdfccc9da929cce9dcecbcec0cd9e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544638906090 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638906091 2018.12.12 21:51:46)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5c58085f0a0b5c4a0f5e4e0704590a5b585a5e5a08)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638906100 2018.12.12 21:51:46)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6b6e6f6b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544638956827 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544638956828 2018.12.12 21:52:36)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9ac9c895cecd9a8cc99888c1c29fcc9d9e9c989cce)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544638956863 2018.12.12 21:52:36)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b9ebbbedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5425          1544639624554 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544639624555 2018.12.12 22:03:44)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b1b7ece5b5e6b1a7e2b3a3eae9b4e7b6b5b7b3b7e5)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 13))
			((Addr_Width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 15))
				((Addr_Width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(8)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(6)))))
			(line__83(_architecture 7 0 83 (_assignment (_simple)(_target(2)))))
			(line__84(_architecture 8 0 84 (_assignment (_simple)(_alias((we2)(_string \"1"\)))(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
		(50463234 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544639624564 2018.12.12 22:03:44)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b1b6bce5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544639656576 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544639656577 2018.12.12 22:04:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c1cf9394c596c1d792c3d39a99c497c6c5c7c3c795)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544639656586 2018.12.12 22:04:16)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d1ded383d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544639842302 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544639842303 2018.12.12 22:07:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47444045451047511445551c1f4211404341454113)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544639842312 2018.12.12 22:07:22)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47451045451110504346551d1341124144414f4211)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544639854163 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544639854164 2018.12.12 22:07:34)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9b959e94cccc9b8dc89989c0c39ecd9c9f9d999dcf)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 627 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 88 (memory_tb))
	(_version v80)
	(_time 1544639854173 2018.12.12 22:07:34)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9b94ce94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5075          1544639864505 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544639864506 2018.12.12 22:07:44)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0357540505540315500111585b0655040705010557)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 9))
			((Addr_Width)(_code 10))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 11))
				((Addr_Width)(_code 12))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 15 -1
	)
)
I 000039 55 628 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 120 (memory_tb))
	(_version v80)
	(_time 1544640584487 2018.12.12 22:19:44)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6335316365353474676271393765366560656b6635)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5237          1544640610643 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544640610644 2018.12.12 22:20:10)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9097c19f95c79086c19282cbc895c69794969296c4)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_process (_wait_for)(_target(1)(3)(5)(7)))))
			(line__104(_architecture 2 0 104 (_assignment (_simple)(_target(7)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_target(5)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(33751554 50463490 )
		(33686018 50463234 )
		(33751554 50463491 )
		(33686018 33751554 )
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 628 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 120 (memory_tb))
	(_version v80)
	(_time 1544640610658 2018.12.12 22:20:10)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9f999e90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
I 000056 55 5237          1544640654091 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544640654092 2018.12.12 22:20:54)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4d194f4f1c1a4d5b1c4c5f1615481b4a494b4f4b19)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 10))
			((Addr_Width)(_code 11))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 12))
				((Addr_Width)(_code 13))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_process (_wait_for)(_target(1)(3)(5)(7)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_target(7)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_target(5)))))
			(line__108(_architecture 4 0 108 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__109(_architecture 5 0 109 (_assignment (_simple)(_target(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)(5)
	)
	(_static
		(33751554 50463490 )
		(33686018 50463234 )
		(33751554 50463491 )
		(33686018 33751554 )
		(50463234 50528770 )
		(50463234 50463234 )
		(33686018 50528770 )
	)
	(_model . TB_ARCHITECTURE 16 -1
	)
)
I 000039 55 628 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 121 (memory_tb))
	(_version v80)
	(_time 1544640654103 2018.12.12 22:20:54)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5c090e5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
V 000056 55 4810          1544640833686 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1544640833687 2018.12.12 22:23:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d6d7d184d581d6c087d1c48d8ed380d1d2d0d4d082)
	(_entity
		(_time 1544382653561)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(memory
			(_object
				(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~13 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~132 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~13 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~134 0 30 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component memory )
		(_generic
			((Data_Width)(_code 6))
			((Addr_Width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((cs2)(cs2))
			((we1)(we1))
			((we2)(we2))
			((addr1)(addr1))
			((addr2)(addr2))
			((data1)(data1))
			((data2)(data2))
		)
		(_use (_entity . memory)
			(_generic
				((Data_Width)(_code 8))
				((Addr_Width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((cs2)(cs2))
				((we1)(we1))
				((we2)(we2))
				((addr1)(addr1))
				((addr2)(addr2))
				((data1)(data1))
				((data2)(data2))
			)
		)
	)
	(_object
		(_generic (_internal Data_Width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal Addr_Width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ((i 2))))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{Addr_Width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{Data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(line__71(_architecture 1 0 71 (_process (_wait_for)(_target(1)(3)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 50463490 )
		(33686018 50463234 )
		(33751554 50463491 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
V 000039 55 628 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 115 (memory_tb))
	(_version v80)
	(_time 1544640833699 2018.12.12 22:23:53)
	(_source (\./src/TestBench/memory_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6e6b1b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . memory memory
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((cs2)(cs2))
					((we1)(we1))
					((we2)(we2))
					((addr1)(addr1))
					((addr2)(addr2))
					((data1)(data1))
					((data2)(data2))
				)
			)
		)
	)
)
