INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1 opened at Tue May 14 23:14:39 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.483 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.562 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD
Execute     config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.645 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name alv_MIMD alv_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name alv_MIMD alv_MIMD 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 134.688 MB.
Execute       set_directive_top alv_MIMD -name=alv_MIMD 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'HLS/core.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling HLS/core.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang HLS/core.cpp -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.242 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.427 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.555 sec.
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLS/core.cpp:162:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLS/core.cpp:174:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 HLS/core.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file HLS/core.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.532 seconds; current allocated memory: 137.297 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.g.bc"  
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/core.g.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -reflow-float-conversion -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.482 sec.
Execute       run_link_or_opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=alv_MIMD 
INFO-FLOW: run_clang exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/ProgramData/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=alv_MIMD -mllvm -hls-db-dir -mllvm C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/ProgramData/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 610 Compile/Link C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 610 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 161 Unroll/Inline (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 153 Unroll/Inline (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 129 Unroll/Inline (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 129 Unroll/Inline (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Array/Struct (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Array/Struct (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Array/Struct (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Array/Struct (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Array/Struct (step 5) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Performance (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Performance (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Performance (step 3) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 131 Performance (step 4) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 153 HW Transforms (step 1) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 240 HW Transforms (step 2) C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'load_data_and_op(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (HLS/core.cpp:73:0)
INFO: [HLS 214-131] Inlining function 'load_data_and_op(int volatile*, int volatile*, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' into 'lod_exe_wb(int volatile*, hls::stream<int, 0>&, int volatile*, hls::stream<int, 0>&, int volatile*, hls::stream<int, 0>&, hls::stream<int, 0>&, int volatile*)' (HLS/core.cpp:176:3)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.93 seconds; current allocated memory: 139.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 139.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top alv_MIMD -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 144.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 146.645 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'lod_exe_wb' (HLS/core.cpp:77:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'load_op'
	 'load_data_a'
	 'load_data_b'
	 'execute'
	 'write_back'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 169.398 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 234.059 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.238 sec.
Command     elaborate done; 9.714 sec.
Execute     ap_eval exec zip -j C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'alv_MIMD' ...
Execute       ap_set_top_model alv_MIMD 
Execute       get_model_list alv_MIMD -filter all-wo-channel -topdown 
Execute       preproc_iomode -model alv_MIMD 
Execute       preproc_iomode -model lod_exe_wb 
Execute       preproc_iomode -model write_back 
Execute       preproc_iomode -model write_back_Pipeline_write_back 
Execute       preproc_iomode -model execute 
Execute       preproc_iomode -model load_data_b 
Execute       preproc_iomode -model load_data_a 
Execute       preproc_iomode -model load_op 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list alv_MIMD -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_op ...
Execute       set_default_model load_op 
Execute       apply_spec_resource_limit load_op 
INFO-FLOW: Configuring Module : load_data_a ...
Execute       set_default_model load_data_a 
Execute       apply_spec_resource_limit load_data_a 
INFO-FLOW: Configuring Module : load_data_b ...
Execute       set_default_model load_data_b 
Execute       apply_spec_resource_limit load_data_b 
INFO-FLOW: Configuring Module : execute ...
Execute       set_default_model execute 
Execute       apply_spec_resource_limit execute 
INFO-FLOW: Configuring Module : write_back_Pipeline_write_back ...
Execute       set_default_model write_back_Pipeline_write_back 
Execute       apply_spec_resource_limit write_back_Pipeline_write_back 
INFO-FLOW: Configuring Module : write_back ...
Execute       set_default_model write_back 
Execute       apply_spec_resource_limit write_back 
INFO-FLOW: Configuring Module : lod_exe_wb ...
Execute       set_default_model lod_exe_wb 
Execute       apply_spec_resource_limit lod_exe_wb 
INFO-FLOW: Configuring Module : alv_MIMD ...
Execute       set_default_model alv_MIMD 
Execute       apply_spec_resource_limit alv_MIMD 
INFO-FLOW: Model list for preprocess: entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_op ...
Execute       set_default_model load_op 
Execute       cdfg_preprocess -model load_op 
Execute       rtl_gen_preprocess load_op 
INFO-FLOW: Preprocessing Module: load_data_a ...
Execute       set_default_model load_data_a 
Execute       cdfg_preprocess -model load_data_a 
Execute       rtl_gen_preprocess load_data_a 
INFO-FLOW: Preprocessing Module: load_data_b ...
Execute       set_default_model load_data_b 
Execute       cdfg_preprocess -model load_data_b 
Execute       rtl_gen_preprocess load_data_b 
INFO-FLOW: Preprocessing Module: execute ...
Execute       set_default_model execute 
Execute       cdfg_preprocess -model execute 
Execute       rtl_gen_preprocess execute 
INFO-FLOW: Preprocessing Module: write_back_Pipeline_write_back ...
Execute       set_default_model write_back_Pipeline_write_back 
Execute       cdfg_preprocess -model write_back_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back_Pipeline_write_back 
INFO-FLOW: Preprocessing Module: write_back ...
Execute       set_default_model write_back 
Execute       cdfg_preprocess -model write_back 
Execute       rtl_gen_preprocess write_back 
INFO-FLOW: Preprocessing Module: lod_exe_wb ...
Execute       set_default_model lod_exe_wb 
Execute       cdfg_preprocess -model lod_exe_wb 
Execute       rtl_gen_preprocess lod_exe_wb 
INFO-FLOW: Preprocessing Module: alv_MIMD ...
Execute       set_default_model alv_MIMD 
Execute       cdfg_preprocess -model alv_MIMD 
Execute       rtl_gen_preprocess alv_MIMD 
INFO-FLOW: Model list for synthesis: entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 237.129 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 238.457 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_op 
Execute       schedule -model load_op 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_operation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_operation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.887 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.sched.adb -f 
INFO-FLOW: Finish scheduling load_op.
Execute       set_default_model load_op 
Execute       bind -model load_op 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 240.078 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.bind.adb -f 
INFO-FLOW: Finish binding load_op.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_a 
Execute       schedule -model load_data_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 240.438 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_a.
Execute       set_default_model load_data_a 
Execute       bind -model load_data_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 240.547 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.bind.adb -f 
INFO-FLOW: Finish binding load_data_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data_b 
Execute       schedule -model load_data_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'l_data_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 240.926 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.sched.adb -f 
INFO-FLOW: Finish scheduling load_data_b.
Execute       set_default_model load_data_b 
Execute       bind -model load_data_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 240.984 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.bind.adb -f 
INFO-FLOW: Finish binding load_data_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute 
Execute       schedule -model execute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exe'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 39, loop 'exe'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 243.164 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.sched.adb -f 
INFO-FLOW: Finish scheduling execute.
Execute       set_default_model execute 
Execute       bind -model execute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.238 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.bind.adb -f 
INFO-FLOW: Finish binding execute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back_Pipeline_write_back 
Execute       schedule -model write_back_Pipeline_write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'write_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 243.301 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.sched.adb -f 
INFO-FLOW: Finish scheduling write_back_Pipeline_write_back.
Execute       set_default_model write_back_Pipeline_write_back 
Execute       bind -model write_back_Pipeline_write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.398 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.bind.adb -f 
INFO-FLOW: Finish binding write_back_Pipeline_write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back 
Execute       schedule -model write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 243.512 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.sched.adb -f 
INFO-FLOW: Finish scheduling write_back.
Execute       set_default_model write_back 
Execute       bind -model write_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 243.586 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.bind.adb -f 
INFO-FLOW: Finish binding write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lod_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lod_exe_wb 
Execute       schedule -model lod_exe_wb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_back_U0 (from entry_proc_U0 to write_back_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 243.703 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.sched.adb -f 
INFO-FLOW: Finish scheduling lod_exe_wb.
Execute       set_default_model lod_exe_wb 
Execute       bind -model lod_exe_wb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 243.953 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.bind.adb -f 
INFO-FLOW: Finish binding lod_exe_wb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alv_MIMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model alv_MIMD 
Execute       schedule -model alv_MIMD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 244.078 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.sched.adb -f 
INFO-FLOW: Finish scheduling alv_MIMD.
Execute       set_default_model alv_MIMD 
Execute       bind -model alv_MIMD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 244.320 MB.
Execute       syn_report -verbosereport -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.bind.adb -f 
INFO-FLOW: Finish binding alv_MIMD.
Execute       get_model_list alv_MIMD -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_op 
Execute       rtl_gen_preprocess load_data_a 
Execute       rtl_gen_preprocess load_data_b 
Execute       rtl_gen_preprocess execute 
Execute       rtl_gen_preprocess write_back_Pipeline_write_back 
Execute       rtl_gen_preprocess write_back 
Execute       rtl_gen_preprocess lod_exe_wb 
Execute       rtl_gen_preprocess alv_MIMD 
INFO-FLOW: Model list for RTL generation: entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 245.789 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_op' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_op -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_op' pipeline 'l_operation' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_op'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 247.535 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_op -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_op 
Execute       gen_rtl load_op -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_op 
Execute       syn_report -csynth -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_op_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_op_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_op -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_op -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.adb 
Execute       db_write -model load_op -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_op -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data_a -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_data_a' pipeline 'l_data_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.707 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data_a -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_data_a 
Execute       gen_rtl load_data_a -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_data_a 
Execute       syn_report -csynth -model load_data_a -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_a_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_data_a -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_a_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_data_a -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_data_a -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.adb 
Execute       db_write -model load_data_a -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data_a -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_data_b -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_data_b' pipeline 'l_data_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 249.895 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data_b -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_load_data_b 
Execute       gen_rtl load_data_b -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_load_data_b 
Execute       syn_report -csynth -model load_data_b -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_b_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model load_data_b -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/load_data_b_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model load_data_b -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model load_data_b -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.adb 
Execute       db_write -model load_data_b -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_data_b -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model execute -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'exe' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'execute' is 9261 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 252.859 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_execute 
Execute       gen_rtl execute -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_execute 
Execute       syn_report -csynth -model execute -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/execute_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model execute -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/execute_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model execute -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model execute -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.adb 
Execute       db_write -model execute -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info execute -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_back_Pipeline_write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_back_Pipeline_write_back -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_back_Pipeline_write_back' pipeline 'write_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_back_Pipeline_write_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 255.066 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_back_Pipeline_write_back -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_write_back_Pipeline_write_back 
Execute       gen_rtl write_back_Pipeline_write_back -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_write_back_Pipeline_write_back 
Execute       syn_report -csynth -model write_back_Pipeline_write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/write_back_Pipeline_write_back_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_back_Pipeline_write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/write_back_Pipeline_write_back_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_back_Pipeline_write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_back_Pipeline_write_back -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.adb 
Execute       db_write -model write_back_Pipeline_write_back -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_back_Pipeline_write_back -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_back -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 256.020 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_back -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_write_back 
Execute       gen_rtl write_back -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_write_back 
Execute       syn_report -csynth -model write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/write_back_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/write_back_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model write_back -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model write_back -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.adb 
Execute       db_write -model write_back -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_back -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lod_exe_wb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lod_exe_wb -top_prefix alv_MIMD_ -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process load_op is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process load_data_a is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process load_data_b is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lod_exe_wb/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lod_exe_wb'.
INFO: [RTMG 210-285] Implementing FIFO 'c_c_U(alv_MIMD_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ALU_operation_U(alv_MIMD_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_a_U(alv_MIMD_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_b_U(alv_MIMD_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_result_U(alv_MIMD_fifo_w32_d50_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_back_U0_U(alv_MIMD_start_for_write_back_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute_U0_U(alv_MIMD_start_for_execute_U0)' using Shift Registers.
Command       create_rtl_model done; 0.228 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.273 seconds; current allocated memory: 258.793 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl lod_exe_wb -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD_lod_exe_wb 
Execute       gen_rtl lod_exe_wb -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD_lod_exe_wb 
Execute       syn_report -csynth -model lod_exe_wb -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/lod_exe_wb_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model lod_exe_wb -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/lod_exe_wb_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model lod_exe_wb -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model lod_exe_wb -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.adb 
Execute       db_write -model lod_exe_wb -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lod_exe_wb -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alv_MIMD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model alv_MIMD -top_prefix  -sub_prefix alv_MIMD_ -mg_file C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/op' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alv_MIMD/selec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alv_MIMD' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'op', 'selec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alv_MIMD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 261.801 MB.
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       gen_rtl alv_MIMD -istop -style xilinx -f -lang vhdl -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/vhdl/alv_MIMD 
Execute       gen_rtl alv_MIMD -istop -style xilinx -f -lang vlog -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/verilog/alv_MIMD 
Execute       syn_report -csynth -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/alv_MIMD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/alv_MIMD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model alv_MIMD -f -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.adb 
Execute       db_write -model alv_MIMD -bindview -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info alv_MIMD -p C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD 
Execute       export_constraint_db -f -tool general -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.constraint.tcl 
Execute       syn_report -designview -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.design.xml 
Execute       syn_report -csynthDesign -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth.rpt -MHOut C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model alv_MIMD -o C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.protoinst 
Execute       sc_get_clocks alv_MIMD 
Execute       sc_get_portdomain alv_MIMD 
INFO-FLOW: Model list for RTL component generation: entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_op] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_flow_control_loop_pipe.
INFO-FLOW: Append model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: Handling components in module [load_data_a] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_flow_control_loop_pipe.
INFO-FLOW: Append model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: Handling components in module [load_data_b] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_flow_control_loop_pipe.
INFO-FLOW: Append model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: Handling components in module [execute] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_mul_32s_32s_32_2_1.
INFO-FLOW: Append model alv_MIMD_mul_32s_32s_32_2_1
INFO-FLOW: Found component alv_MIMD_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model alv_MIMD_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component alv_MIMD_flow_control_loop_pipe.
INFO-FLOW: Append model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: Handling components in module [write_back_Pipeline_write_back] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model alv_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_back] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.compgen.tcl 
INFO-FLOW: Handling components in module [lod_exe_wb] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_fifo_w64_d4_S.
INFO-FLOW: Append model alv_MIMD_fifo_w64_d4_S
INFO-FLOW: Found component alv_MIMD_fifo_w32_d50_A.
INFO-FLOW: Append model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: Found component alv_MIMD_fifo_w32_d50_A.
INFO-FLOW: Append model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: Found component alv_MIMD_fifo_w32_d50_A.
INFO-FLOW: Append model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: Found component alv_MIMD_fifo_w32_d50_A.
INFO-FLOW: Append model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: Found component alv_MIMD_start_for_write_back_U0.
INFO-FLOW: Append model alv_MIMD_start_for_write_back_U0
INFO-FLOW: Found component alv_MIMD_start_for_execute_U0.
INFO-FLOW: Append model alv_MIMD_start_for_execute_U0
INFO-FLOW: Handling components in module [alv_MIMD] ... 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.tcl 
INFO-FLOW: Found component alv_MIMD_gmem0_m_axi.
INFO-FLOW: Append model alv_MIMD_gmem0_m_axi
INFO-FLOW: Found component alv_MIMD_gmem1_m_axi.
INFO-FLOW: Append model alv_MIMD_gmem1_m_axi
INFO-FLOW: Found component alv_MIMD_gmem2_m_axi.
INFO-FLOW: Append model alv_MIMD_gmem2_m_axi
INFO-FLOW: Found component alv_MIMD_gmem3_m_axi.
INFO-FLOW: Append model alv_MIMD_gmem3_m_axi
INFO-FLOW: Found component alv_MIMD_control_s_axi.
INFO-FLOW: Append model alv_MIMD_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_op
INFO-FLOW: Append model load_data_a
INFO-FLOW: Append model load_data_b
INFO-FLOW: Append model execute
INFO-FLOW: Append model write_back_Pipeline_write_back
INFO-FLOW: Append model write_back
INFO-FLOW: Append model lod_exe_wb
INFO-FLOW: Append model alv_MIMD
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: alv_MIMD_flow_control_loop_pipe alv_MIMD_flow_control_loop_pipe alv_MIMD_flow_control_loop_pipe alv_MIMD_mul_32s_32s_32_2_1 alv_MIMD_sdiv_32ns_32ns_32_36_1 alv_MIMD_flow_control_loop_pipe alv_MIMD_flow_control_loop_pipe_sequential_init alv_MIMD_fifo_w64_d4_S alv_MIMD_fifo_w32_d50_A alv_MIMD_fifo_w32_d50_A alv_MIMD_fifo_w32_d50_A alv_MIMD_fifo_w32_d50_A alv_MIMD_start_for_write_back_U0 alv_MIMD_start_for_execute_U0 alv_MIMD_gmem0_m_axi alv_MIMD_gmem1_m_axi alv_MIMD_gmem2_m_axi alv_MIMD_gmem3_m_axi alv_MIMD_control_s_axi entry_proc load_op load_data_a load_data_b execute write_back_Pipeline_write_back write_back lod_exe_wb alv_MIMD
INFO-FLOW: Generating C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: To file: write model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: To file: write model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: To file: write model alv_MIMD_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model alv_MIMD_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model alv_MIMD_flow_control_loop_pipe
INFO-FLOW: To file: write model alv_MIMD_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model alv_MIMD_fifo_w64_d4_S
INFO-FLOW: To file: write model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: To file: write model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: To file: write model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: To file: write model alv_MIMD_fifo_w32_d50_A
INFO-FLOW: To file: write model alv_MIMD_start_for_write_back_U0
INFO-FLOW: To file: write model alv_MIMD_start_for_execute_U0
INFO-FLOW: To file: write model alv_MIMD_gmem0_m_axi
INFO-FLOW: To file: write model alv_MIMD_gmem1_m_axi
INFO-FLOW: To file: write model alv_MIMD_gmem2_m_axi
INFO-FLOW: To file: write model alv_MIMD_gmem3_m_axi
INFO-FLOW: To file: write model alv_MIMD_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_op
INFO-FLOW: To file: write model load_data_a
INFO-FLOW: To file: write model load_data_b
INFO-FLOW: To file: write model execute
INFO-FLOW: To file: write model write_back_Pipeline_write_back
INFO-FLOW: To file: write model write_back
INFO-FLOW: To file: write model lod_exe_wb
INFO-FLOW: To file: write model alv_MIMD
INFO-FLOW: Generating C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/vlog' tclDir='C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db' modelList='alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_mul_32s_32s_32_2_1
alv_MIMD_sdiv_32ns_32ns_32_36_1
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe_sequential_init
alv_MIMD_fifo_w64_d4_S
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_start_for_write_back_U0
alv_MIMD_start_for_execute_U0
alv_MIMD_gmem0_m_axi
alv_MIMD_gmem1_m_axi
alv_MIMD_gmem2_m_axi
alv_MIMD_gmem3_m_axi
alv_MIMD_control_s_axi
entry_proc
load_op
load_data_a
load_data_b
execute
write_back_Pipeline_write_back
write_back
lod_exe_wb
alv_MIMD
' expOnly='0'
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.compgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 265.891 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='alv_MIMD_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name write_back
INFO-FLOW: No bind nodes found for module_name alv_MIMD
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_mul_32s_32s_32_2_1
alv_MIMD_sdiv_32ns_32ns_32_36_1
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe_sequential_init
alv_MIMD_fifo_w64_d4_S
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_start_for_write_back_U0
alv_MIMD_start_for_execute_U0
alv_MIMD_gmem0_m_axi
alv_MIMD_gmem1_m_axi
alv_MIMD_gmem2_m_axi
alv_MIMD_gmem3_m_axi
alv_MIMD_control_s_axi
entry_proc
load_op
load_data_a
load_data_b
execute
write_back_Pipeline_write_back
write_back
lod_exe_wb
alv_MIMD
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.constraint.tcl 
Execute       sc_get_clocks alv_MIMD 
Execute       source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST alv_MIMD MODULE2INSTS {alv_MIMD alv_MIMD lod_exe_wb grp_lod_exe_wb_fu_114 load_op load_op_U0 load_data_a load_data_a_U0 load_data_b load_data_b_U0 execute execute_U0 entry_proc entry_proc_U0 write_back write_back_U0 write_back_Pipeline_write_back grp_write_back_Pipeline_write_back_fu_46} INST2MODULE {alv_MIMD alv_MIMD grp_lod_exe_wb_fu_114 lod_exe_wb load_op_U0 load_op load_data_a_U0 load_data_a load_data_b_U0 load_data_b execute_U0 execute entry_proc_U0 entry_proc write_back_U0 write_back grp_write_back_Pipeline_write_back_fu_46 write_back_Pipeline_write_back} INSTDATA {alv_MIMD {DEPTH 1 CHILDREN grp_lod_exe_wb_fu_114} grp_lod_exe_wb_fu_114 {DEPTH 2 CHILDREN {load_op_U0 load_data_a_U0 load_data_b_U0 execute_U0 entry_proc_U0 write_back_U0}} load_op_U0 {DEPTH 3 CHILDREN {}} load_data_a_U0 {DEPTH 3 CHILDREN {}} load_data_b_U0 {DEPTH 3 CHILDREN {}} execute_U0 {DEPTH 3 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} write_back_U0 {DEPTH 3 CHILDREN grp_write_back_Pipeline_write_back_fu_46} grp_write_back_Pipeline_write_back_fu_46 {DEPTH 4 CHILDREN {}}} MODULEDATA {load_op {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_105_p2 SOURCE HLS/core.cpp:61 VARIABLE add_ln61 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_123_p2 SOURCE HLS/core.cpp:65 VARIABLE add_ln65 LOOP l_operation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_data_a {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_105_p2 SOURCE HLS/core.cpp:35 VARIABLE add_ln35 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_123_p2 SOURCE HLS/core.cpp:39 VARIABLE add_ln39 LOOP l_data_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_data_b {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_105_p2 SOURCE HLS/core.cpp:47 VARIABLE add_ln47 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_123_p2 SOURCE HLS/core.cpp:51 VARIABLE add_ln51 LOOP l_data_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} execute {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U12 SOURCE HLS/core.cpp:133 VARIABLE mul_ln133 LOOP exe BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln129_fu_104_p2 SOURCE HLS/core.cpp:129 VARIABLE sub_ln129 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_110_p2 SOURCE HLS/core.cpp:125 VARIABLE add_ln125 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_124_p2 SOURCE HLS/core.cpp:120 VARIABLE sub_ln120 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_1_fu_193_p2 SOURCE HLS/core.cpp:120 VARIABLE sub_ln120_1 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_fu_158_p2 SOURCE HLS/core.cpp:115 VARIABLE sub_ln115 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln115_1_fu_212_p2 SOURCE HLS/core.cpp:115 VARIABLE sub_ln115_1 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_242_p2 SOURCE HLS/core.cpp:100 VARIABLE add_ln100 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_249_p2 SOURCE HLS/core.cpp:95 VARIABLE add_ln95 LOOP exe BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} write_back_Pipeline_write_back {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_108_p2 SOURCE HLS/core.cpp:156 VARIABLE add_ln156 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_120_p2 SOURCE HLS/core.cpp:155 VARIABLE add_ln155 LOOP write_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lod_exe_wb {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME c_c_U SOURCE :0 VARIABLE c_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ALU_operation_U SOURCE {} VARIABLE ALU_operation LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_a_U SOURCE {} VARIABLE data_a LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_b_U SOURCE {} VARIABLE data_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_result_U SOURCE {} VARIABLE data_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 50 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 3 BRAM 8 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} write_back {AREA {DSP 0 BRAM 0 URAM 0}} alv_MIMD {AREA {DSP 3 BRAM 24 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 277.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for alv_MIMD.
INFO: [VLOG 209-307] Generating Verilog RTL for alv_MIMD.
Execute       syn_report -model alv_MIMD -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.279 sec.
Command   csynth_design done; 13.147 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 13.147 seconds; current allocated memory: 143.711 MB.
Command ap_source done; 13.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1 opened at Tue May 14 23:16:27 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.096 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.113 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD
Execute     config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.307 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name alv_MIMD alv_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name alv_MIMD alv_MIMD 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
Execute     config_export -format=ip_catalog -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=alv_MIMD xml_exists=0
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to alv_MIMD
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=28 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe
alv_MIMD_mul_32s_32s_32_2_1
alv_MIMD_sdiv_32ns_32ns_32_36_1
alv_MIMD_flow_control_loop_pipe
alv_MIMD_flow_control_loop_pipe_sequential_init
alv_MIMD_fifo_w64_d4_S
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_fifo_w32_d50_A
alv_MIMD_start_for_write_back_U0
alv_MIMD_start_for_execute_U0
alv_MIMD_gmem0_m_axi
alv_MIMD_gmem1_m_axi
alv_MIMD_gmem2_m_axi
alv_MIMD_gmem3_m_axi
alv_MIMD_control_s_axi
entry_proc
load_op
load_data_a
load_data_b
execute
write_back_Pipeline_write_back
write_back
lod_exe_wb
alv_MIMD
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_op.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_a.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/load_data_b.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/execute.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back_Pipeline_write_back.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/write_back.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/lod_exe_wb.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.constraint.tcl 
Execute     sc_get_clocks alv_MIMD 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to alv_MIMD
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.compgen.dataonly.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=alv_MIMD
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.rtl_wrap.cfg.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.constraint.tcl 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/alv_MIMD.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s export.zip 
INFO: [HLS 200-802] Generated output file export.zip
Command   export_design done; 20.91 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.91 seconds; current allocated memory: 12.754 MB.
Command ap_source done; 22.391 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1 opened at Tue May 14 23:40:36 +0200 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/ProgramData/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/ProgramData/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.547 sec.
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.638 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
Execute     config_cosim -rtl=vhdl 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD
Execute     config_export -output=C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.728 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/ProgramData/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.124 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
Execute   config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD -rtl verilog 
Execute   source ./HLS/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS/solution1/directives.tcl
Execute     set_directive_top -name alv_MIMD alv_MIMD 
INFO: [HLS 200-1510] Running: set_directive_top -name alv_MIMD alv_MIMD 
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/marco/Desktop/NECST/NL2/AXI_M/alv_MIMD/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.173 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.749 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.749 seconds; current allocated memory: 0.410 MB.
Command ap_source done; 4.624 sec.
Execute cleanup_all 
