
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002ad4  08002ad4  00012ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002af4  08002af4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08002af4  08002af4  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002af4  08002af4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002af4  08002af4  00012af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002af8  08002af8  00012af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000006c  08002b68  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08002b68  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009970  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d24  00000000  00000000  00029a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002b730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017030  00000000  00000000  0002cb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c699  00000000  00000000  00043b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008237c  00000000  00000000  000501d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2555  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028d8  00000000  00000000  000d25a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002abc 	.word	0x08002abc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08002abc 	.word	0x08002abc

0800014c <subKeyProcess>:
int button2_pressed1s_flag = 0;
int button3_pressed1s_flag = 0;

int TimeOutForKeyPress = 100;

void subKeyProcess(int i) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	//TODO
	if(i == 0){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d103      	bne.n	8000162 <subKeyProcess+0x16>
		button1_flag = 1;
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <subKeyProcess+0x3c>)
 800015c:	2201      	movs	r2, #1
 800015e:	601a      	str	r2, [r3, #0]
		button2_flag = 1;
	}
	else if(i == 2){
		button3_flag = 1;
	}
}
 8000160:	e00c      	b.n	800017c <subKeyProcess+0x30>
	else if (i == 1){
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2b01      	cmp	r3, #1
 8000166:	d103      	bne.n	8000170 <subKeyProcess+0x24>
		button2_flag = 1;
 8000168:	4b08      	ldr	r3, [pc, #32]	; (800018c <subKeyProcess+0x40>)
 800016a:	2201      	movs	r2, #1
 800016c:	601a      	str	r2, [r3, #0]
}
 800016e:	e005      	b.n	800017c <subKeyProcess+0x30>
	else if(i == 2){
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	2b02      	cmp	r3, #2
 8000174:	d102      	bne.n	800017c <subKeyProcess+0x30>
		button3_flag = 1;
 8000176:	4b06      	ldr	r3, [pc, #24]	; (8000190 <subKeyProcess+0x44>)
 8000178:	2201      	movs	r2, #1
 800017a:	601a      	str	r2, [r3, #0]
}
 800017c:	bf00      	nop
 800017e:	370c      	adds	r7, #12
 8000180:	46bd      	mov	sp, r7
 8000182:	bc80      	pop	{r7}
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	20000088 	.word	0x20000088
 800018c:	2000008c 	.word	0x2000008c
 8000190:	20000090 	.word	0x20000090

08000194 <getKeyInput>:


void getKeyInput() {
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
	for (unsigned char i = 0; i < numberOfButton; i++) {
 800019a:	2300      	movs	r3, #0
 800019c:	71fb      	strb	r3, [r7, #7]
 800019e:	e08b      	b.n	80002b8 <getKeyInput+0x124>
//		Logic to prevent bounce is using 3 layers
		KeyReg2[i] = KeyReg1[i];
 80001a0:	79fa      	ldrb	r2, [r7, #7]
 80001a2:	79fb      	ldrb	r3, [r7, #7]
 80001a4:	4949      	ldr	r1, [pc, #292]	; (80002cc <getKeyInput+0x138>)
 80001a6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80001aa:	4949      	ldr	r1, [pc, #292]	; (80002d0 <getKeyInput+0x13c>)
 80001ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001b0:	79fa      	ldrb	r2, [r7, #7]
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	4947      	ldr	r1, [pc, #284]	; (80002d4 <getKeyInput+0x140>)
 80001b6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80001ba:	4944      	ldr	r1, [pc, #272]	; (80002cc <getKeyInput+0x138>)
 80001bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		Read input pin
		if(i == 0){
 80001c0:	79fb      	ldrb	r3, [r7, #7]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d10c      	bne.n	80001e0 <getKeyInput+0x4c>
			KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port, BUTTON_0_Pin);
 80001c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001ca:	4843      	ldr	r0, [pc, #268]	; (80002d8 <getKeyInput+0x144>)
 80001cc:	f001 fc36 	bl	8001a3c <HAL_GPIO_ReadPin>
 80001d0:	4603      	mov	r3, r0
 80001d2:	461a      	mov	r2, r3
 80001d4:	79fb      	ldrb	r3, [r7, #7]
 80001d6:	4611      	mov	r1, r2
 80001d8:	4a3e      	ldr	r2, [pc, #248]	; (80002d4 <getKeyInput+0x140>)
 80001da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001de:	e01e      	b.n	800021e <getKeyInput+0x8a>
		}
		else if(i == 1){
 80001e0:	79fb      	ldrb	r3, [r7, #7]
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	d10c      	bne.n	8000200 <getKeyInput+0x6c>
			KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80001e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001ea:	483b      	ldr	r0, [pc, #236]	; (80002d8 <getKeyInput+0x144>)
 80001ec:	f001 fc26 	bl	8001a3c <HAL_GPIO_ReadPin>
 80001f0:	4603      	mov	r3, r0
 80001f2:	461a      	mov	r2, r3
 80001f4:	79fb      	ldrb	r3, [r7, #7]
 80001f6:	4611      	mov	r1, r2
 80001f8:	4a36      	ldr	r2, [pc, #216]	; (80002d4 <getKeyInput+0x140>)
 80001fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001fe:	e00e      	b.n	800021e <getKeyInput+0x8a>
		}
		else if (i == 2){
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	2b02      	cmp	r3, #2
 8000204:	d10b      	bne.n	800021e <getKeyInput+0x8a>
			KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000206:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800020a:	4833      	ldr	r0, [pc, #204]	; (80002d8 <getKeyInput+0x144>)
 800020c:	f001 fc16 	bl	8001a3c <HAL_GPIO_ReadPin>
 8000210:	4603      	mov	r3, r0
 8000212:	461a      	mov	r2, r3
 8000214:	79fb      	ldrb	r3, [r7, #7]
 8000216:	4611      	mov	r1, r2
 8000218:	4a2e      	ldr	r2, [pc, #184]	; (80002d4 <getKeyInput+0x140>)
 800021a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
//		Handle press and press one second
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])) {
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	4a2a      	ldr	r2, [pc, #168]	; (80002cc <getKeyInput+0x138>)
 8000222:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000226:	79fb      	ldrb	r3, [r7, #7]
 8000228:	492a      	ldr	r1, [pc, #168]	; (80002d4 <getKeyInput+0x140>)
 800022a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800022e:	429a      	cmp	r2, r3
 8000230:	d13f      	bne.n	80002b2 <getKeyInput+0x11e>
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	4a25      	ldr	r2, [pc, #148]	; (80002cc <getKeyInput+0x138>)
 8000236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023a:	79fb      	ldrb	r3, [r7, #7]
 800023c:	4924      	ldr	r1, [pc, #144]	; (80002d0 <getKeyInput+0x13c>)
 800023e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000242:	429a      	cmp	r2, r3
 8000244:	d135      	bne.n	80002b2 <getKeyInput+0x11e>
			if (KeyReg2[i] != KeyReg3[i]) {
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	4a21      	ldr	r2, [pc, #132]	; (80002d0 <getKeyInput+0x13c>)
 800024a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800024e:	79fb      	ldrb	r3, [r7, #7]
 8000250:	4922      	ldr	r1, [pc, #136]	; (80002dc <getKeyInput+0x148>)
 8000252:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000256:	429a      	cmp	r2, r3
 8000258:	d015      	beq.n	8000286 <getKeyInput+0xf2>
				KeyReg3[i] = KeyReg2[i];
 800025a:	79fa      	ldrb	r2, [r7, #7]
 800025c:	79fb      	ldrb	r3, [r7, #7]
 800025e:	491c      	ldr	r1, [pc, #112]	; (80002d0 <getKeyInput+0x13c>)
 8000260:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000264:	491d      	ldr	r1, [pc, #116]	; (80002dc <getKeyInput+0x148>)
 8000266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (KeyReg3[i] == PRESSED_STATE) {
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	4a1b      	ldr	r2, [pc, #108]	; (80002dc <getKeyInput+0x148>)
 800026e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d11d      	bne.n	80002b2 <getKeyInput+0x11e>
					TimeOutForKeyPress = 100;
 8000276:	4b1a      	ldr	r3, [pc, #104]	; (80002e0 <getKeyInput+0x14c>)
 8000278:	2264      	movs	r2, #100	; 0x64
 800027a:	601a      	str	r2, [r3, #0]
					subKeyProcess(i); // is pressed
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	4618      	mov	r0, r3
 8000280:	f7ff ff64 	bl	800014c <subKeyProcess>
 8000284:	e015      	b.n	80002b2 <getKeyInput+0x11e>
				}
			} else {
				TimeOutForKeyPress--;
 8000286:	4b16      	ldr	r3, [pc, #88]	; (80002e0 <getKeyInput+0x14c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	3b01      	subs	r3, #1
 800028c:	4a14      	ldr	r2, [pc, #80]	; (80002e0 <getKeyInput+0x14c>)
 800028e:	6013      	str	r3, [r2, #0]
				if (TimeOutForKeyPress == 0) {
 8000290:	4b13      	ldr	r3, [pc, #76]	; (80002e0 <getKeyInput+0x14c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d10c      	bne.n	80002b2 <getKeyInput+0x11e>
					if(KeyReg2[i] == PRESSED_STATE){
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	4a0d      	ldr	r2, [pc, #52]	; (80002d0 <getKeyInput+0x13c>)
 800029c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d103      	bne.n	80002ac <getKeyInput+0x118>
						subKeyProcess(i); // is pressed one second
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	4618      	mov	r0, r3
 80002a8:	f7ff ff50 	bl	800014c <subKeyProcess>
					}
					TimeOutForKeyPress = 100;
 80002ac:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <getKeyInput+0x14c>)
 80002ae:	2264      	movs	r2, #100	; 0x64
 80002b0:	601a      	str	r2, [r3, #0]
	for (unsigned char i = 0; i < numberOfButton; i++) {
 80002b2:	79fb      	ldrb	r3, [r7, #7]
 80002b4:	3301      	adds	r3, #1
 80002b6:	71fb      	strb	r3, [r7, #7]
 80002b8:	79fb      	ldrb	r3, [r7, #7]
 80002ba:	2b02      	cmp	r3, #2
 80002bc:	f67f af70 	bls.w	80001a0 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002c0:	bf00      	nop
 80002c2:	bf00      	nop
 80002c4:	3708      	adds	r7, #8
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	2000000c 	.word	0x2000000c
 80002d0:	20000018 	.word	0x20000018
 80002d4:	20000000 	.word	0x20000000
 80002d8:	40010800 	.word	0x40010800
 80002dc:	20000024 	.word	0x20000024
 80002e0:	20000030 	.word	0x20000030

080002e4 <is_button1_pressed>:

unsigned char is_button1_pressed() {
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	if (button1_flag == 1) {
 80002e8:	4b06      	ldr	r3, [pc, #24]	; (8000304 <is_button1_pressed+0x20>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d104      	bne.n	80002fa <is_button1_pressed+0x16>
		button1_flag = 0;
 80002f0:	4b04      	ldr	r3, [pc, #16]	; (8000304 <is_button1_pressed+0x20>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
		return 1;
 80002f6:	2301      	movs	r3, #1
 80002f8:	e000      	b.n	80002fc <is_button1_pressed+0x18>
	} else
		return 0;
 80002fa:	2300      	movs	r3, #0
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	20000088 	.word	0x20000088

08000308 <is_button2_pressed>:

unsigned char is_button2_pressed() {
 8000308:	b480      	push	{r7}
 800030a:	af00      	add	r7, sp, #0
	if (button2_flag == 1) {
 800030c:	4b06      	ldr	r3, [pc, #24]	; (8000328 <is_button2_pressed+0x20>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2b01      	cmp	r3, #1
 8000312:	d104      	bne.n	800031e <is_button2_pressed+0x16>
		button2_flag = 0;
 8000314:	4b04      	ldr	r3, [pc, #16]	; (8000328 <is_button2_pressed+0x20>)
 8000316:	2200      	movs	r2, #0
 8000318:	601a      	str	r2, [r3, #0]
		return 1;
 800031a:	2301      	movs	r3, #1
 800031c:	e000      	b.n	8000320 <is_button2_pressed+0x18>
	} else
		return 0;
 800031e:	2300      	movs	r3, #0
}
 8000320:	4618      	mov	r0, r3
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr
 8000328:	2000008c 	.word	0x2000008c

0800032c <is_button3_pressed>:

unsigned char is_button3_pressed() {
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
	if (button3_flag == 1) {
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <is_button3_pressed+0x20>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2b01      	cmp	r3, #1
 8000336:	d104      	bne.n	8000342 <is_button3_pressed+0x16>
		button3_flag = 0;
 8000338:	4b04      	ldr	r3, [pc, #16]	; (800034c <is_button3_pressed+0x20>)
 800033a:	2200      	movs	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
		return 1;
 800033e:	2301      	movs	r3, #1
 8000340:	e000      	b.n	8000344 <is_button3_pressed+0x18>
	} else
		return 0;
 8000342:	2300      	movs	r3, #0
}
 8000344:	4618      	mov	r0, r3
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	20000090 	.word	0x20000090

08000350 <display7SEG>:
 *      Author: shiba
 */

#include"led7Seg.h"

void display7SEG(int num) {
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b09      	cmp	r3, #9
 800035c:	f200 80a2 	bhi.w	80004a4 <display7SEG+0x154>
 8000360:	a201      	add	r2, pc, #4	; (adr r2, 8000368 <display7SEG+0x18>)
 8000362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000366:	bf00      	nop
 8000368:	08000391 	.word	0x08000391
 800036c:	080003ad 	.word	0x080003ad
 8000370:	080003c9 	.word	0x080003c9
 8000374:	080003e5 	.word	0x080003e5
 8000378:	08000401 	.word	0x08000401
 800037c:	0800041d 	.word	0x0800041d
 8000380:	08000439 	.word	0x08000439
 8000384:	08000455 	.word	0x08000455
 8000388:	08000471 	.word	0x08000471
 800038c:	08000489 	.word	0x08000489
	switch (num) {
//		using output data register to set value for port B
	case 0: {
//			using operator & with 0xFF00 to reset 7bits low
		GPIOB->ODR &= 0xFF80;
 8000390:	4b4b      	ldr	r3, [pc, #300]	; (80004c0 <display7SEG+0x170>)
 8000392:	68da      	ldr	r2, [r3, #12]
 8000394:	494a      	ldr	r1, [pc, #296]	; (80004c0 <display7SEG+0x170>)
 8000396:	f64f 7380 	movw	r3, #65408	; 0xff80
 800039a:	4013      	ands	r3, r2
 800039c:	60cb      	str	r3, [r1, #12]
//			set value to 8bits low by using operator & to retain 8bits high
		GPIOB->ODR |= 0x0040;
 800039e:	4b48      	ldr	r3, [pc, #288]	; (80004c0 <display7SEG+0x170>)
 80003a0:	68db      	ldr	r3, [r3, #12]
 80003a2:	4a47      	ldr	r2, [pc, #284]	; (80004c0 <display7SEG+0x170>)
 80003a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003a8:	60d3      	str	r3, [r2, #12]
		break;
 80003aa:	e083      	b.n	80004b4 <display7SEG+0x164>
	}
	case 1: {
		GPIOB->ODR &= 0xFF80;
 80003ac:	4b44      	ldr	r3, [pc, #272]	; (80004c0 <display7SEG+0x170>)
 80003ae:	68da      	ldr	r2, [r3, #12]
 80003b0:	4943      	ldr	r1, [pc, #268]	; (80004c0 <display7SEG+0x170>)
 80003b2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80003b6:	4013      	ands	r3, r2
 80003b8:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0079;
 80003ba:	4b41      	ldr	r3, [pc, #260]	; (80004c0 <display7SEG+0x170>)
 80003bc:	68db      	ldr	r3, [r3, #12]
 80003be:	4a40      	ldr	r2, [pc, #256]	; (80004c0 <display7SEG+0x170>)
 80003c0:	f043 0379 	orr.w	r3, r3, #121	; 0x79
 80003c4:	60d3      	str	r3, [r2, #12]
		break;
 80003c6:	e075      	b.n	80004b4 <display7SEG+0x164>
	}
	case 2: {
		GPIOB->ODR &= 0xFF80;
 80003c8:	4b3d      	ldr	r3, [pc, #244]	; (80004c0 <display7SEG+0x170>)
 80003ca:	68da      	ldr	r2, [r3, #12]
 80003cc:	493c      	ldr	r1, [pc, #240]	; (80004c0 <display7SEG+0x170>)
 80003ce:	f64f 7380 	movw	r3, #65408	; 0xff80
 80003d2:	4013      	ands	r3, r2
 80003d4:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0024;
 80003d6:	4b3a      	ldr	r3, [pc, #232]	; (80004c0 <display7SEG+0x170>)
 80003d8:	68db      	ldr	r3, [r3, #12]
 80003da:	4a39      	ldr	r2, [pc, #228]	; (80004c0 <display7SEG+0x170>)
 80003dc:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 80003e0:	60d3      	str	r3, [r2, #12]
		break;
 80003e2:	e067      	b.n	80004b4 <display7SEG+0x164>
	}
	case 3: {
		GPIOB->ODR &= 0xFF80;
 80003e4:	4b36      	ldr	r3, [pc, #216]	; (80004c0 <display7SEG+0x170>)
 80003e6:	68da      	ldr	r2, [r3, #12]
 80003e8:	4935      	ldr	r1, [pc, #212]	; (80004c0 <display7SEG+0x170>)
 80003ea:	f64f 7380 	movw	r3, #65408	; 0xff80
 80003ee:	4013      	ands	r3, r2
 80003f0:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0030;
 80003f2:	4b33      	ldr	r3, [pc, #204]	; (80004c0 <display7SEG+0x170>)
 80003f4:	68db      	ldr	r3, [r3, #12]
 80003f6:	4a32      	ldr	r2, [pc, #200]	; (80004c0 <display7SEG+0x170>)
 80003f8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80003fc:	60d3      	str	r3, [r2, #12]
		break;
 80003fe:	e059      	b.n	80004b4 <display7SEG+0x164>
	}
	case 4: {
		GPIOB->ODR &= 0xFF80;
 8000400:	4b2f      	ldr	r3, [pc, #188]	; (80004c0 <display7SEG+0x170>)
 8000402:	68da      	ldr	r2, [r3, #12]
 8000404:	492e      	ldr	r1, [pc, #184]	; (80004c0 <display7SEG+0x170>)
 8000406:	f64f 7380 	movw	r3, #65408	; 0xff80
 800040a:	4013      	ands	r3, r2
 800040c:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0019;
 800040e:	4b2c      	ldr	r3, [pc, #176]	; (80004c0 <display7SEG+0x170>)
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	4a2b      	ldr	r2, [pc, #172]	; (80004c0 <display7SEG+0x170>)
 8000414:	f043 0319 	orr.w	r3, r3, #25
 8000418:	60d3      	str	r3, [r2, #12]
		break;
 800041a:	e04b      	b.n	80004b4 <display7SEG+0x164>
	}
	case 5: {
		GPIOB->ODR &= 0xFF80;
 800041c:	4b28      	ldr	r3, [pc, #160]	; (80004c0 <display7SEG+0x170>)
 800041e:	68da      	ldr	r2, [r3, #12]
 8000420:	4927      	ldr	r1, [pc, #156]	; (80004c0 <display7SEG+0x170>)
 8000422:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000426:	4013      	ands	r3, r2
 8000428:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0012;
 800042a:	4b25      	ldr	r3, [pc, #148]	; (80004c0 <display7SEG+0x170>)
 800042c:	68db      	ldr	r3, [r3, #12]
 800042e:	4a24      	ldr	r2, [pc, #144]	; (80004c0 <display7SEG+0x170>)
 8000430:	f043 0312 	orr.w	r3, r3, #18
 8000434:	60d3      	str	r3, [r2, #12]
		break;
 8000436:	e03d      	b.n	80004b4 <display7SEG+0x164>
	}
	case 6: {
		GPIOB->ODR &= 0xFF80;
 8000438:	4b21      	ldr	r3, [pc, #132]	; (80004c0 <display7SEG+0x170>)
 800043a:	68da      	ldr	r2, [r3, #12]
 800043c:	4920      	ldr	r1, [pc, #128]	; (80004c0 <display7SEG+0x170>)
 800043e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000442:	4013      	ands	r3, r2
 8000444:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0002;
 8000446:	4b1e      	ldr	r3, [pc, #120]	; (80004c0 <display7SEG+0x170>)
 8000448:	68db      	ldr	r3, [r3, #12]
 800044a:	4a1d      	ldr	r2, [pc, #116]	; (80004c0 <display7SEG+0x170>)
 800044c:	f043 0302 	orr.w	r3, r3, #2
 8000450:	60d3      	str	r3, [r2, #12]
		break;
 8000452:	e02f      	b.n	80004b4 <display7SEG+0x164>
	}
	case 7: {
		GPIOB->ODR &= 0xFF80;
 8000454:	4b1a      	ldr	r3, [pc, #104]	; (80004c0 <display7SEG+0x170>)
 8000456:	68da      	ldr	r2, [r3, #12]
 8000458:	4919      	ldr	r1, [pc, #100]	; (80004c0 <display7SEG+0x170>)
 800045a:	f64f 7380 	movw	r3, #65408	; 0xff80
 800045e:	4013      	ands	r3, r2
 8000460:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0078;
 8000462:	4b17      	ldr	r3, [pc, #92]	; (80004c0 <display7SEG+0x170>)
 8000464:	68db      	ldr	r3, [r3, #12]
 8000466:	4a16      	ldr	r2, [pc, #88]	; (80004c0 <display7SEG+0x170>)
 8000468:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 800046c:	60d3      	str	r3, [r2, #12]
		break;
 800046e:	e021      	b.n	80004b4 <display7SEG+0x164>
	}
	case 8: {
		GPIOB->ODR &= 0xFF80;
 8000470:	4b13      	ldr	r3, [pc, #76]	; (80004c0 <display7SEG+0x170>)
 8000472:	68da      	ldr	r2, [r3, #12]
 8000474:	4912      	ldr	r1, [pc, #72]	; (80004c0 <display7SEG+0x170>)
 8000476:	f64f 7380 	movw	r3, #65408	; 0xff80
 800047a:	4013      	ands	r3, r2
 800047c:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0000;
 800047e:	4b10      	ldr	r3, [pc, #64]	; (80004c0 <display7SEG+0x170>)
 8000480:	4a0f      	ldr	r2, [pc, #60]	; (80004c0 <display7SEG+0x170>)
 8000482:	68db      	ldr	r3, [r3, #12]
 8000484:	60d3      	str	r3, [r2, #12]
		break;
 8000486:	e015      	b.n	80004b4 <display7SEG+0x164>
	}
	case 9: {
		GPIOB->ODR &= 0xFF80;
 8000488:	4b0d      	ldr	r3, [pc, #52]	; (80004c0 <display7SEG+0x170>)
 800048a:	68da      	ldr	r2, [r3, #12]
 800048c:	490c      	ldr	r1, [pc, #48]	; (80004c0 <display7SEG+0x170>)
 800048e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000492:	4013      	ands	r3, r2
 8000494:	60cb      	str	r3, [r1, #12]
		GPIOB->ODR |= 0x0010;
 8000496:	4b0a      	ldr	r3, [pc, #40]	; (80004c0 <display7SEG+0x170>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	4a09      	ldr	r2, [pc, #36]	; (80004c0 <display7SEG+0x170>)
 800049c:	f043 0310 	orr.w	r3, r3, #16
 80004a0:	60d3      	str	r3, [r2, #12]
		break;
 80004a2:	e007      	b.n	80004b4 <display7SEG+0x164>
	}
	default:
		GPIOB->ODR &= 0xFF80;
 80004a4:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <display7SEG+0x170>)
 80004a6:	68da      	ldr	r2, [r3, #12]
 80004a8:	4905      	ldr	r1, [pc, #20]	; (80004c0 <display7SEG+0x170>)
 80004aa:	f64f 7380 	movw	r3, #65408	; 0xff80
 80004ae:	4013      	ands	r3, r2
 80004b0:	60cb      	str	r3, [r1, #12]
		break;
 80004b2:	bf00      	nop
	}
}
 80004b4:	bf00      	nop
 80004b6:	370c      	adds	r7, #12
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bc80      	pop	{r7}
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <setEnableSignal>:

void setEnableSignal(int index, int time1, int time2) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b088      	sub	sp, #32
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
	int buffer[4];
//	Logic to calculate value to display on led7seg
	buffer[0] = time1 / 10;
 80004d0:	68bb      	ldr	r3, [r7, #8]
 80004d2:	4a5f      	ldr	r2, [pc, #380]	; (8000650 <setEnableSignal+0x18c>)
 80004d4:	fb82 1203 	smull	r1, r2, r2, r3
 80004d8:	1092      	asrs	r2, r2, #2
 80004da:	17db      	asrs	r3, r3, #31
 80004dc:	1ad3      	subs	r3, r2, r3
 80004de:	613b      	str	r3, [r7, #16]
	buffer[1] = time1 % 10;
 80004e0:	68b9      	ldr	r1, [r7, #8]
 80004e2:	4b5b      	ldr	r3, [pc, #364]	; (8000650 <setEnableSignal+0x18c>)
 80004e4:	fb83 2301 	smull	r2, r3, r3, r1
 80004e8:	109a      	asrs	r2, r3, #2
 80004ea:	17cb      	asrs	r3, r1, #31
 80004ec:	1ad2      	subs	r2, r2, r3
 80004ee:	4613      	mov	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	4413      	add	r3, r2
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	1aca      	subs	r2, r1, r3
 80004f8:	617a      	str	r2, [r7, #20]
	buffer[2] = time2 / 10;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a54      	ldr	r2, [pc, #336]	; (8000650 <setEnableSignal+0x18c>)
 80004fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000502:	1092      	asrs	r2, r2, #2
 8000504:	17db      	asrs	r3, r3, #31
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	61bb      	str	r3, [r7, #24]
	buffer[3] = time2 % 10;
 800050a:	6879      	ldr	r1, [r7, #4]
 800050c:	4b50      	ldr	r3, [pc, #320]	; (8000650 <setEnableSignal+0x18c>)
 800050e:	fb83 2301 	smull	r2, r3, r3, r1
 8000512:	109a      	asrs	r2, r3, #2
 8000514:	17cb      	asrs	r3, r1, #31
 8000516:	1ad2      	subs	r2, r2, r3
 8000518:	4613      	mov	r3, r2
 800051a:	009b      	lsls	r3, r3, #2
 800051c:	4413      	add	r3, r2
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	1aca      	subs	r2, r1, r3
 8000522:	61fa      	str	r2, [r7, #28]
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	2b03      	cmp	r3, #3
 8000528:	d876      	bhi.n	8000618 <setEnableSignal+0x154>
 800052a:	a201      	add	r2, pc, #4	; (adr r2, 8000530 <setEnableSignal+0x6c>)
 800052c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000530:	08000541 	.word	0x08000541
 8000534:	08000577 	.word	0x08000577
 8000538:	080005ad 	.word	0x080005ad
 800053c:	080005e3 	.word	0x080005e3
//	set enable signal and display
	switch (index) {
	case 0:
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2140      	movs	r1, #64	; 0x40
 8000544:	4843      	ldr	r0, [pc, #268]	; (8000654 <setEnableSignal+0x190>)
 8000546:	f001 fa90 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2180      	movs	r1, #128	; 0x80
 800054e:	4841      	ldr	r0, [pc, #260]	; (8000654 <setEnableSignal+0x190>)
 8000550:	f001 fa8b 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, SET);
 8000554:	2201      	movs	r2, #1
 8000556:	f44f 7180 	mov.w	r1, #256	; 0x100
 800055a:	483e      	ldr	r0, [pc, #248]	; (8000654 <setEnableSignal+0x190>)
 800055c:	f001 fa85 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, SET);
 8000560:	2201      	movs	r2, #1
 8000562:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000566:	483b      	ldr	r0, [pc, #236]	; (8000654 <setEnableSignal+0x190>)
 8000568:	f001 fa7f 	bl	8001a6a <HAL_GPIO_WritePin>

		display7SEG(buffer[0]);
 800056c:	693b      	ldr	r3, [r7, #16]
 800056e:	4618      	mov	r0, r3
 8000570:	f7ff feee 	bl	8000350 <display7SEG>
		break;
 8000574:	e067      	b.n	8000646 <setEnableSignal+0x182>
	case 1:
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, SET);
 8000576:	2201      	movs	r2, #1
 8000578:	2140      	movs	r1, #64	; 0x40
 800057a:	4836      	ldr	r0, [pc, #216]	; (8000654 <setEnableSignal+0x190>)
 800057c:	f001 fa75 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, RESET);
 8000580:	2200      	movs	r2, #0
 8000582:	2180      	movs	r1, #128	; 0x80
 8000584:	4833      	ldr	r0, [pc, #204]	; (8000654 <setEnableSignal+0x190>)
 8000586:	f001 fa70 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, SET);
 800058a:	2201      	movs	r2, #1
 800058c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000590:	4830      	ldr	r0, [pc, #192]	; (8000654 <setEnableSignal+0x190>)
 8000592:	f001 fa6a 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, SET);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 7100 	mov.w	r1, #512	; 0x200
 800059c:	482d      	ldr	r0, [pc, #180]	; (8000654 <setEnableSignal+0x190>)
 800059e:	f001 fa64 	bl	8001a6a <HAL_GPIO_WritePin>

		display7SEG(buffer[1]);
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fed3 	bl	8000350 <display7SEG>
		break;
 80005aa:	e04c      	b.n	8000646 <setEnableSignal+0x182>
	case 2:
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	2140      	movs	r1, #64	; 0x40
 80005b0:	4828      	ldr	r0, [pc, #160]	; (8000654 <setEnableSignal+0x190>)
 80005b2:	f001 fa5a 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, SET);
 80005b6:	2201      	movs	r2, #1
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	4826      	ldr	r0, [pc, #152]	; (8000654 <setEnableSignal+0x190>)
 80005bc:	f001 fa55 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c6:	4823      	ldr	r0, [pc, #140]	; (8000654 <setEnableSignal+0x190>)
 80005c8:	f001 fa4f 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d2:	4820      	ldr	r0, [pc, #128]	; (8000654 <setEnableSignal+0x190>)
 80005d4:	f001 fa49 	bl	8001a6a <HAL_GPIO_WritePin>

		display7SEG(buffer[2]);
 80005d8:	69bb      	ldr	r3, [r7, #24]
 80005da:	4618      	mov	r0, r3
 80005dc:	f7ff feb8 	bl	8000350 <display7SEG>
		break;
 80005e0:	e031      	b.n	8000646 <setEnableSignal+0x182>
	case 3:
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, SET);
 80005e2:	2201      	movs	r2, #1
 80005e4:	2140      	movs	r1, #64	; 0x40
 80005e6:	481b      	ldr	r0, [pc, #108]	; (8000654 <setEnableSignal+0x190>)
 80005e8:	f001 fa3f 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	2180      	movs	r1, #128	; 0x80
 80005f0:	4818      	ldr	r0, [pc, #96]	; (8000654 <setEnableSignal+0x190>)
 80005f2:	f001 fa3a 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fc:	4815      	ldr	r0, [pc, #84]	; (8000654 <setEnableSignal+0x190>)
 80005fe:	f001 fa34 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000608:	4812      	ldr	r0, [pc, #72]	; (8000654 <setEnableSignal+0x190>)
 800060a:	f001 fa2e 	bl	8001a6a <HAL_GPIO_WritePin>

		display7SEG(buffer[3]);
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe9d 	bl	8000350 <display7SEG>
		break;
 8000616:	e016      	b.n	8000646 <setEnableSignal+0x182>
	default:
		HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2140      	movs	r1, #64	; 0x40
 800061c:	480d      	ldr	r0, [pc, #52]	; (8000654 <setEnableSignal+0x190>)
 800061e:	f001 fa24 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2180      	movs	r1, #128	; 0x80
 8000626:	480b      	ldr	r0, [pc, #44]	; (8000654 <setEnableSignal+0x190>)
 8000628:	f001 fa1f 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000632:	4808      	ldr	r0, [pc, #32]	; (8000654 <setEnableSignal+0x190>)
 8000634:	f001 fa19 	bl	8001a6a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <setEnableSignal+0x190>)
 8000640:	f001 fa13 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000644:	bf00      	nop
	}
}
 8000646:	bf00      	nop
 8000648:	3720      	adds	r7, #32
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	66666667 	.word	0x66666667
 8000654:	40010800 	.word	0x40010800

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065e:	f000 ff03 	bl	8001468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000662:	f000 f8fb 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000666:	f000 f981 	bl	800096c <MX_GPIO_Init>
  MX_TIM2_Init();
 800066a:	f000 f933 	bl	80008d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 800066e:	4871      	ldr	r0, [pc, #452]	; (8000834 <main+0x1dc>)
 8000670:	f001 fe64 	bl	800233c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	//	Init timer
	setTimerLed(500);
 8000674:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000678:	f000 fb7c 	bl	8000d74 <setTimerLed>
	setTimerCountDown(10);
 800067c:	200a      	movs	r0, #10
 800067e:	f000 fbad 	bl	8000ddc <setTimerCountDown>
	setTimerLed7Seg(10);
 8000682:	200a      	movs	r0, #10
 8000684:	f000 fb90 	bl	8000da8 <setTimerLed7Seg>

	setTimer0(time_red * 1000);
 8000688:	4b6b      	ldr	r3, [pc, #428]	; (8000838 <main+0x1e0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000690:	fb02 f303 	mul.w	r3, r2, r3
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fb39 	bl	8000d0c <setTimer0>
	setTimer1(time_green * 1000);
 800069a:	4b68      	ldr	r3, [pc, #416]	; (800083c <main+0x1e4>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006a2:	fb02 f303 	mul.w	r3, r2, r3
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fb4a 	bl	8000d40 <setTimer1>
	// index to choose which led7seg turn on when on scan led
	int index_led_on = 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
	while (1) {
		fsm_traffic_automatic();
 80006b0:	f000 fc40 	bl	8000f34 <fsm_traffic_automatic>
		fsm_traffic_modify();
 80006b4:	f000 fd82 	bl	80011bc <fsm_traffic_modify>
//		increase value corresponding time when in MODIFY MODE
//		if press button or press one second will increase one unit
		if (is_button2_pressed()) {
 80006b8:	f7ff fe26 	bl	8000308 <is_button2_pressed>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d02e      	beq.n	8000720 <main+0xc8>
			if (status == RED_MODIFY) {
 80006c2:	4b5f      	ldr	r3, [pc, #380]	; (8000840 <main+0x1e8>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d109      	bne.n	80006e2 <main+0x8a>
				time_red++;
 80006ce:	4b5a      	ldr	r3, [pc, #360]	; (8000838 <main+0x1e0>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	3301      	adds	r3, #1
 80006d4:	4a58      	ldr	r2, [pc, #352]	; (8000838 <main+0x1e0>)
 80006d6:	6013      	str	r3, [r2, #0]
				time_modify = time_red;
 80006d8:	4b57      	ldr	r3, [pc, #348]	; (8000838 <main+0x1e0>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a59      	ldr	r2, [pc, #356]	; (8000844 <main+0x1ec>)
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	e01e      	b.n	8000720 <main+0xc8>
			} else if (status == YELLOW_MODIFY) {
 80006e2:	4b57      	ldr	r3, [pc, #348]	; (8000840 <main+0x1e8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f640 32ba 	movw	r2, #3002	; 0xbba
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d109      	bne.n	8000702 <main+0xaa>
				time_yellow++;
 80006ee:	4b56      	ldr	r3, [pc, #344]	; (8000848 <main+0x1f0>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	4a54      	ldr	r2, [pc, #336]	; (8000848 <main+0x1f0>)
 80006f6:	6013      	str	r3, [r2, #0]
				time_modify = time_yellow;
 80006f8:	4b53      	ldr	r3, [pc, #332]	; (8000848 <main+0x1f0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a51      	ldr	r2, [pc, #324]	; (8000844 <main+0x1ec>)
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	e00e      	b.n	8000720 <main+0xc8>
			} else if (status == GREEN_MODIFY) {
 8000702:	4b4f      	ldr	r3, [pc, #316]	; (8000840 <main+0x1e8>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f640 32b9 	movw	r2, #3001	; 0xbb9
 800070a:	4293      	cmp	r3, r2
 800070c:	d108      	bne.n	8000720 <main+0xc8>
				time_green++;
 800070e:	4b4b      	ldr	r3, [pc, #300]	; (800083c <main+0x1e4>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	3301      	adds	r3, #1
 8000714:	4a49      	ldr	r2, [pc, #292]	; (800083c <main+0x1e4>)
 8000716:	6013      	str	r3, [r2, #0]
				time_modify = time_green;
 8000718:	4b48      	ldr	r3, [pc, #288]	; (800083c <main+0x1e4>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a49      	ldr	r2, [pc, #292]	; (8000844 <main+0x1ec>)
 800071e:	6013      	str	r3, [r2, #0]
			}
		}
//		scan and display led7seg when on AUTO MODE
		if (ledMode == AUTO_MODE) {
 8000720:	4b4a      	ldr	r3, [pc, #296]	; (800084c <main+0x1f4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000728:	d116      	bne.n	8000758 <main+0x100>
			if (timerLed7Seg_flag == 1) {
 800072a:	4b49      	ldr	r3, [pc, #292]	; (8000850 <main+0x1f8>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d1be      	bne.n	80006b0 <main+0x58>
				setTimerLed7Seg(250);
 8000732:	20fa      	movs	r0, #250	; 0xfa
 8000734:	f000 fb38 	bl	8000da8 <setTimerLed7Seg>
				setEnableSignal(index_led_on++, time1, time2);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	1c5a      	adds	r2, r3, #1
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	4a45      	ldr	r2, [pc, #276]	; (8000854 <main+0x1fc>)
 8000740:	6811      	ldr	r1, [r2, #0]
 8000742:	4a45      	ldr	r2, [pc, #276]	; (8000858 <main+0x200>)
 8000744:	6812      	ldr	r2, [r2, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff febc 	bl	80004c4 <setEnableSignal>
				if (index_led_on > 3)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b03      	cmp	r3, #3
 8000750:	ddae      	ble.n	80006b0 <main+0x58>
					index_led_on = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	e7ab      	b.n	80006b0 <main+0x58>
			}
		}
//		scan and display led7seg when on MODIFY MODE
//		on RED MODIFY MODE
		else if (status == RED_MODE || status == RED_MODIFY) {
 8000758:	4b39      	ldr	r3, [pc, #228]	; (8000840 <main+0x1e8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f240 72d1 	movw	r2, #2001	; 0x7d1
 8000760:	4293      	cmp	r3, r2
 8000762:	d005      	beq.n	8000770 <main+0x118>
 8000764:	4b36      	ldr	r3, [pc, #216]	; (8000840 <main+0x1e8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800076c:	4293      	cmp	r3, r2
 800076e:	d115      	bne.n	800079c <main+0x144>
			if (timerLed7Seg_flag == 1) {
 8000770:	4b37      	ldr	r3, [pc, #220]	; (8000850 <main+0x1f8>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d158      	bne.n	800082a <main+0x1d2>
				setTimerLed7Seg(250);
 8000778:	20fa      	movs	r0, #250	; 0xfa
 800077a:	f000 fb15 	bl	8000da8 <setTimerLed7Seg>
				setEnableSignal(index_led_on++, time_modify, 2);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	1c5a      	adds	r2, r3, #1
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	4a2f      	ldr	r2, [pc, #188]	; (8000844 <main+0x1ec>)
 8000786:	6811      	ldr	r1, [r2, #0]
 8000788:	2202      	movs	r2, #2
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff fe9a 	bl	80004c4 <setEnableSignal>
				if (index_led_on > 3)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b03      	cmp	r3, #3
 8000794:	dd49      	ble.n	800082a <main+0x1d2>
					index_led_on = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
			if (timerLed7Seg_flag == 1) {
 800079a:	e046      	b.n	800082a <main+0x1d2>
			}
		}
//		on YELLOW MODIFY MODE
		else if (status == YELLOW_MODE || status == YELLOW_MODIFY) {
 800079c:	4b28      	ldr	r3, [pc, #160]	; (8000840 <main+0x1e8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f240 72d3 	movw	r2, #2003	; 0x7d3
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d005      	beq.n	80007b4 <main+0x15c>
 80007a8:	4b25      	ldr	r3, [pc, #148]	; (8000840 <main+0x1e8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f640 32ba 	movw	r2, #3002	; 0xbba
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d115      	bne.n	80007e0 <main+0x188>
			if (timerLed7Seg_flag == 1) {
 80007b4:	4b26      	ldr	r3, [pc, #152]	; (8000850 <main+0x1f8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d138      	bne.n	800082e <main+0x1d6>
				setTimerLed7Seg(250);
 80007bc:	20fa      	movs	r0, #250	; 0xfa
 80007be:	f000 faf3 	bl	8000da8 <setTimerLed7Seg>
				setEnableSignal(index_led_on++, time_modify, 3);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	1c5a      	adds	r2, r3, #1
 80007c6:	607a      	str	r2, [r7, #4]
 80007c8:	4a1e      	ldr	r2, [pc, #120]	; (8000844 <main+0x1ec>)
 80007ca:	6811      	ldr	r1, [r2, #0]
 80007cc:	2203      	movs	r2, #3
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff fe78 	bl	80004c4 <setEnableSignal>
				if (index_led_on > 3)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b03      	cmp	r3, #3
 80007d8:	dd29      	ble.n	800082e <main+0x1d6>
					index_led_on = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
			if (timerLed7Seg_flag == 1) {
 80007de:	e026      	b.n	800082e <main+0x1d6>
			}
		}
//		on GREEN MODIFY MODE
		else if (status == GREEN_MODE || status == GREEN_MODIFY) {
 80007e0:	4b17      	ldr	r3, [pc, #92]	; (8000840 <main+0x1e8>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f240 72d2 	movw	r2, #2002	; 0x7d2
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d006      	beq.n	80007fa <main+0x1a2>
 80007ec:	4b14      	ldr	r3, [pc, #80]	; (8000840 <main+0x1e8>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f640 32b9 	movw	r2, #3001	; 0xbb9
 80007f4:	4293      	cmp	r3, r2
 80007f6:	f47f af5b 	bne.w	80006b0 <main+0x58>
			if (timerLed7Seg_flag == 1) {
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <main+0x1f8>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	f47f af56 	bne.w	80006b0 <main+0x58>
				setTimerLed7Seg(250);
 8000804:	20fa      	movs	r0, #250	; 0xfa
 8000806:	f000 facf 	bl	8000da8 <setTimerLed7Seg>
				setEnableSignal(index_led_on++, time_modify, 4);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	1c5a      	adds	r2, r3, #1
 800080e:	607a      	str	r2, [r7, #4]
 8000810:	4a0c      	ldr	r2, [pc, #48]	; (8000844 <main+0x1ec>)
 8000812:	6811      	ldr	r1, [r2, #0]
 8000814:	2204      	movs	r2, #4
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff fe54 	bl	80004c4 <setEnableSignal>
				if (index_led_on > 3)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b03      	cmp	r3, #3
 8000820:	f77f af46 	ble.w	80006b0 <main+0x58>
					index_led_on = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	e742      	b.n	80006b0 <main+0x58>
			if (timerLed7Seg_flag == 1) {
 800082a:	bf00      	nop
 800082c:	e740      	b.n	80006b0 <main+0x58>
			if (timerLed7Seg_flag == 1) {
 800082e:	bf00      	nop
		fsm_traffic_automatic();
 8000830:	e73e      	b.n	80006b0 <main+0x58>
 8000832:	bf00      	nop
 8000834:	200000c0 	.word	0x200000c0
 8000838:	20000050 	.word	0x20000050
 800083c:	20000054 	.word	0x20000054
 8000840:	20000034 	.word	0x20000034
 8000844:	20000094 	.word	0x20000094
 8000848:	20000058 	.word	0x20000058
 800084c:	20000038 	.word	0x20000038
 8000850:	200000b0 	.word	0x200000b0
 8000854:	2000005c 	.word	0x2000005c
 8000858:	20000060 	.word	0x20000060

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b090      	sub	sp, #64	; 0x40
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0318 	add.w	r3, r7, #24
 8000866:	2228      	movs	r2, #40	; 0x28
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f002 f91e 	bl	8002aac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087e:	2302      	movs	r3, #2
 8000880:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000882:	2301      	movs	r3, #1
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000886:	2310      	movs	r3, #16
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800088a:	2300      	movs	r3, #0
 800088c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0318 	add.w	r3, r7, #24
 8000892:	4618      	mov	r0, r3
 8000894:	f001 f91a 	bl	8001acc <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800089e:	f000 f8d5 	bl	8000a4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fb86 	bl	8001fcc <HAL_RCC_ClockConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008c6:	f000 f8c1 	bl	8000a4c <Error_Handler>
  }
}
 80008ca:	bf00      	nop
 80008cc:	3740      	adds	r7, #64	; 0x40
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e8:	463b      	mov	r3, r7
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008f0:	4b1d      	ldr	r3, [pc, #116]	; (8000968 <MX_TIM2_Init+0x94>)
 80008f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80008f8:	4b1b      	ldr	r3, [pc, #108]	; (8000968 <MX_TIM2_Init+0x94>)
 80008fa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80008fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000900:	4b19      	ldr	r3, [pc, #100]	; (8000968 <MX_TIM2_Init+0x94>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000906:	4b18      	ldr	r3, [pc, #96]	; (8000968 <MX_TIM2_Init+0x94>)
 8000908:	220a      	movs	r2, #10
 800090a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090c:	4b16      	ldr	r3, [pc, #88]	; (8000968 <MX_TIM2_Init+0x94>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <MX_TIM2_Init+0x94>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000918:	4813      	ldr	r0, [pc, #76]	; (8000968 <MX_TIM2_Init+0x94>)
 800091a:	f001 fcbf 	bl	800229c <HAL_TIM_Base_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000924:	f000 f892 	bl	8000a4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	4619      	mov	r1, r3
 8000934:	480c      	ldr	r0, [pc, #48]	; (8000968 <MX_TIM2_Init+0x94>)
 8000936:	f001 fe55 	bl	80025e4 <HAL_TIM_ConfigClockSource>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000940:	f000 f884 	bl	8000a4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000944:	2300      	movs	r3, #0
 8000946:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000948:	2300      	movs	r3, #0
 800094a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800094c:	463b      	mov	r3, r7
 800094e:	4619      	mov	r1, r3
 8000950:	4805      	ldr	r0, [pc, #20]	; (8000968 <MX_TIM2_Init+0x94>)
 8000952:	f002 f81d 	bl	8002990 <HAL_TIMEx_MasterConfigSynchronization>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800095c:	f000 f876 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	3718      	adds	r7, #24
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000c0 	.word	0x200000c0

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	f107 0308 	add.w	r3, r7, #8
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000980:	4b29      	ldr	r3, [pc, #164]	; (8000a28 <MX_GPIO_Init+0xbc>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a28      	ldr	r2, [pc, #160]	; (8000a28 <MX_GPIO_Init+0xbc>)
 8000986:	f043 0304 	orr.w	r3, r3, #4
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b26      	ldr	r3, [pc, #152]	; (8000a28 <MX_GPIO_Init+0xbc>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0304 	and.w	r3, r3, #4
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000998:	4b23      	ldr	r3, [pc, #140]	; (8000a28 <MX_GPIO_Init+0xbc>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	4a22      	ldr	r2, [pc, #136]	; (8000a28 <MX_GPIO_Init+0xbc>)
 800099e:	f043 0308 	orr.w	r3, r3, #8
 80009a2:	6193      	str	r3, [r2, #24]
 80009a4:	4b20      	ldr	r3, [pc, #128]	; (8000a28 <MX_GPIO_Init+0xbc>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	f003 0308 	and.w	r3, r3, #8
 80009ac:	603b      	str	r3, [r7, #0]
 80009ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80009b6:	481d      	ldr	r0, [pc, #116]	; (8000a2c <MX_GPIO_Init+0xc0>)
 80009b8:	f001 f857 	bl	8001a6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|LED_RED_2_Pin
 80009bc:	2200      	movs	r2, #0
 80009be:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80009c2:	481b      	ldr	r0, [pc, #108]	; (8000a30 <MX_GPIO_Init+0xc4>)
 80009c4:	f001 f851 	bl	8001a6a <HAL_GPIO_WritePin>
                          |LED_GREEN_2_Pin|LED_YELLOW_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin|LED_RED_1_Pin|LED_GREEN_1_Pin
                          |LED_YELLOW_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_0_Pin EN_1_Pin EN_2_Pin EN_3_Pin */
  GPIO_InitStruct.Pin = EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin;
 80009c8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80009cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ce:	2301      	movs	r3, #1
 80009d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2302      	movs	r3, #2
 80009d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	4619      	mov	r1, r3
 80009e0:	4812      	ldr	r0, [pc, #72]	; (8000a2c <MX_GPIO_Init+0xc0>)
 80009e2:	f000 feb1 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin LED_RED_2_Pin
                           LED_GREEN_2_Pin LED_YELLOW_2_Pin SEG_3_Pin SEG_4_Pin
                           SEG_5_Pin SEG_6_Pin LED_RED_1_Pin LED_GREEN_1_Pin
                           LED_YELLOW_1_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|LED_RED_2_Pin
 80009e6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80009ea:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN_2_Pin|LED_YELLOW_2_Pin|SEG_3_Pin|SEG_4_Pin
                          |SEG_5_Pin|SEG_6_Pin|LED_RED_1_Pin|LED_GREEN_1_Pin
                          |LED_YELLOW_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2302      	movs	r3, #2
 80009f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 0308 	add.w	r3, r7, #8
 80009fc:	4619      	mov	r1, r3
 80009fe:	480c      	ldr	r0, [pc, #48]	; (8000a30 <MX_GPIO_Init+0xc4>)
 8000a00:	f000 fea2 	bl	8001748 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8000a04:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000a08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	4619      	mov	r1, r3
 8000a18:	4804      	ldr	r0, [pc, #16]	; (8000a2c <MX_GPIO_Init+0xc0>)
 8000a1a:	f000 fe95 	bl	8001748 <HAL_GPIO_Init>

}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	40010c00 	.word	0x40010c00

08000a34 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	getKeyInput();
 8000a3c:	f7ff fbaa 	bl	8000194 <getKeyInput>
	timerRun();
 8000a40:	f000 f9e6 	bl	8000e10 <timerRun>
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a54:	e7fe      	b.n	8000a54 <Error_Handler+0x8>
	...

08000a58 <set_traffic_light>:
 */

#include"set_traffic_light.h"

// set traffic light state for specific road one or two
void set_traffic_light(int led_state, int road) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
	switch (led_state) {
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2b66      	cmp	r3, #102	; 0x66
 8000a66:	d060      	beq.n	8000b2a <set_traffic_light+0xd2>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2b66      	cmp	r3, #102	; 0x66
 8000a6c:	f300 8088 	bgt.w	8000b80 <set_traffic_light+0x128>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b64      	cmp	r3, #100	; 0x64
 8000a74:	d003      	beq.n	8000a7e <set_traffic_light+0x26>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b65      	cmp	r3, #101	; 0x65
 8000a7a:	d02b      	beq.n	8000ad4 <set_traffic_light+0x7c>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, RESET);
		}
		break;
	default:
		break;
 8000a7c:	e080      	b.n	8000b80 <set_traffic_light+0x128>
		if (road == 1) {
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d111      	bne.n	8000aa8 <set_traffic_light+0x50>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2180      	movs	r1, #128	; 0x80
 8000a88:	4843      	ldr	r0, [pc, #268]	; (8000b98 <set_traffic_light+0x140>)
 8000a8a:	f000 ffee 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a94:	4840      	ldr	r0, [pc, #256]	; (8000b98 <set_traffic_light+0x140>)
 8000a96:	f000 ffe8 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa0:	483d      	ldr	r0, [pc, #244]	; (8000b98 <set_traffic_light+0x140>)
 8000aa2:	f000 ffe2 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000aa6:	e06d      	b.n	8000b84 <set_traffic_light+0x12c>
		} else if (road == 2) {
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	d16a      	bne.n	8000b84 <set_traffic_light+0x12c>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab4:	4838      	ldr	r0, [pc, #224]	; (8000b98 <set_traffic_light+0x140>)
 8000ab6:	f000 ffd8 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000aba:	2201      	movs	r2, #1
 8000abc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ac0:	4835      	ldr	r0, [pc, #212]	; (8000b98 <set_traffic_light+0x140>)
 8000ac2:	f000 ffd2 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000acc:	4832      	ldr	r0, [pc, #200]	; (8000b98 <set_traffic_light+0x140>)
 8000ace:	f000 ffcc 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000ad2:	e057      	b.n	8000b84 <set_traffic_light+0x12c>
		if (road == 1) {
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d111      	bne.n	8000afe <set_traffic_light+0xa6>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	2180      	movs	r1, #128	; 0x80
 8000ade:	482e      	ldr	r0, [pc, #184]	; (8000b98 <set_traffic_light+0x140>)
 8000ae0:	f000 ffc3 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aea:	482b      	ldr	r0, [pc, #172]	; (8000b98 <set_traffic_light+0x140>)
 8000aec:	f000 ffbd 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af6:	4828      	ldr	r0, [pc, #160]	; (8000b98 <set_traffic_light+0x140>)
 8000af8:	f000 ffb7 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000afc:	e044      	b.n	8000b88 <set_traffic_light+0x130>
		} else if (road == 2) {
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d141      	bne.n	8000b88 <set_traffic_light+0x130>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000b04:	2201      	movs	r2, #1
 8000b06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b0a:	4823      	ldr	r0, [pc, #140]	; (8000b98 <set_traffic_light+0x140>)
 8000b0c:	f000 ffad 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b16:	4820      	ldr	r0, [pc, #128]	; (8000b98 <set_traffic_light+0x140>)
 8000b18:	f000 ffa7 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b22:	481d      	ldr	r0, [pc, #116]	; (8000b98 <set_traffic_light+0x140>)
 8000b24:	f000 ffa1 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000b28:	e02e      	b.n	8000b88 <set_traffic_light+0x130>
		if (road == 1) {
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d111      	bne.n	8000b54 <set_traffic_light+0xfc>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2180      	movs	r1, #128	; 0x80
 8000b34:	4818      	ldr	r0, [pc, #96]	; (8000b98 <set_traffic_light+0x140>)
 8000b36:	f000 ff98 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b40:	4815      	ldr	r0, [pc, #84]	; (8000b98 <set_traffic_light+0x140>)
 8000b42:	f000 ff92 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b4c:	4812      	ldr	r0, [pc, #72]	; (8000b98 <set_traffic_light+0x140>)
 8000b4e:	f000 ff8c 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000b52:	e01b      	b.n	8000b8c <set_traffic_light+0x134>
		} else if (road == 2) {
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d118      	bne.n	8000b8c <set_traffic_light+0x134>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b60:	480d      	ldr	r0, [pc, #52]	; (8000b98 <set_traffic_light+0x140>)
 8000b62:	f000 ff82 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b6c:	480a      	ldr	r0, [pc, #40]	; (8000b98 <set_traffic_light+0x140>)
 8000b6e:	f000 ff7c 	bl	8001a6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b78:	4807      	ldr	r0, [pc, #28]	; (8000b98 <set_traffic_light+0x140>)
 8000b7a:	f000 ff76 	bl	8001a6a <HAL_GPIO_WritePin>
		break;
 8000b7e:	e005      	b.n	8000b8c <set_traffic_light+0x134>
		break;
 8000b80:	bf00      	nop
 8000b82:	e004      	b.n	8000b8e <set_traffic_light+0x136>
		break;
 8000b84:	bf00      	nop
 8000b86:	e002      	b.n	8000b8e <set_traffic_light+0x136>
		break;
 8000b88:	bf00      	nop
 8000b8a:	e000      	b.n	8000b8e <set_traffic_light+0x136>
		break;
 8000b8c:	bf00      	nop
	}
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40010c00 	.word	0x40010c00

08000b9c <clearLight>:
// turn off all traffic led
void clearLight() {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	4811      	ldr	r0, [pc, #68]	; (8000bec <clearLight+0x50>)
 8000ba6:	f000 ff60 	bl	8001a6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000baa:	2201      	movs	r2, #1
 8000bac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bb0:	480e      	ldr	r0, [pc, #56]	; (8000bec <clearLight+0x50>)
 8000bb2:	f000 ff5a 	bl	8001a6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbc:	480b      	ldr	r0, [pc, #44]	; (8000bec <clearLight+0x50>)
 8000bbe:	f000 ff54 	bl	8001a6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bc8:	4808      	ldr	r0, [pc, #32]	; (8000bec <clearLight+0x50>)
 8000bca:	f000 ff4e 	bl	8001a6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bd4:	4805      	ldr	r0, [pc, #20]	; (8000bec <clearLight+0x50>)
 8000bd6:	f000 ff48 	bl	8001a6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin, SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000be0:	4802      	ldr	r0, [pc, #8]	; (8000bec <clearLight+0x50>)
 8000be2:	f000 ff42 	bl	8001a6a <HAL_GPIO_WritePin>
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40010c00 	.word	0x40010c00

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <HAL_MspInit+0x5c>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a14      	ldr	r2, [pc, #80]	; (8000c4c <HAL_MspInit+0x5c>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <HAL_MspInit+0x5c>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <HAL_MspInit+0x5c>)
 8000c10:	69db      	ldr	r3, [r3, #28]
 8000c12:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <HAL_MspInit+0x5c>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c18:	61d3      	str	r3, [r2, #28]
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <HAL_MspInit+0x5c>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c26:	4b0a      	ldr	r3, [pc, #40]	; (8000c50 <HAL_MspInit+0x60>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <HAL_MspInit+0x60>)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010000 	.word	0x40010000

08000c54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c64:	d113      	bne.n	8000c8e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c66:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <HAL_TIM_Base_MspInit+0x44>)
 8000c68:	69db      	ldr	r3, [r3, #28]
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	; (8000c98 <HAL_TIM_Base_MspInit+0x44>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	61d3      	str	r3, [r2, #28]
 8000c72:	4b09      	ldr	r3, [pc, #36]	; (8000c98 <HAL_TIM_Base_MspInit+0x44>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2100      	movs	r1, #0
 8000c82:	201c      	movs	r0, #28
 8000c84:	f000 fd29 	bl	80016da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c88:	201c      	movs	r0, #28
 8000c8a:	f000 fd42 	bl	8001712 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40021000 	.word	0x40021000

08000c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <HardFault_Handler+0x4>

08000ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler+0x4>

08000cae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr

08000cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr

08000cd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr

08000cde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce2:	f000 fc07 	bl	80014f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cf0:	4802      	ldr	r0, [pc, #8]	; (8000cfc <TIM2_IRQHandler+0x10>)
 8000cf2:	f001 fb6f 	bl	80023d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200000c0 	.word	0x200000c0

08000d00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr

08000d0c <setTimer0>:
int timerLed7Seg_counter = 0;
// timer for count down time when display on led 7 seg
int timerCountDown_flag = 0;
int timerCountDown_counter = 0;
// function to set counter for timer0
void setTimer0(int duration) {
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	timer0_flag = 0;
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <setTimer0+0x28>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
	timer0_counter = duration / TIMER_CYCLE;
 8000d1a:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <setTimer0+0x2c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d24:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <setTimer0+0x30>)
 8000d26:	6013      	str	r3, [r2, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000098 	.word	0x20000098
 8000d38:	20000048 	.word	0x20000048
 8000d3c:	2000009c 	.word	0x2000009c

08000d40 <setTimer1>:
// function to set counter for timer1
void setTimer1(int duration) {
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	timer1_flag = 0;
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <setTimer1+0x28>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
	timer1_counter = duration / TIMER_CYCLE;
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <setTimer1+0x2c>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	687a      	ldr	r2, [r7, #4]
 8000d54:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d58:	4a05      	ldr	r2, [pc, #20]	; (8000d70 <setTimer1+0x30>)
 8000d5a:	6013      	str	r3, [r2, #0]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	200000a0 	.word	0x200000a0
 8000d6c:	20000048 	.word	0x20000048
 8000d70:	200000a4 	.word	0x200000a4

08000d74 <setTimerLed>:
// function to set counter for timer Led blink
void setTimerLed(int duration) {
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	timerLed_flag = 0;
 8000d7c:	4b07      	ldr	r3, [pc, #28]	; (8000d9c <setTimerLed+0x28>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
	timerLed_counter = duration / TIMER_CYCLE;
 8000d82:	4b07      	ldr	r3, [pc, #28]	; (8000da0 <setTimerLed+0x2c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d8c:	4a05      	ldr	r2, [pc, #20]	; (8000da4 <setTimerLed+0x30>)
 8000d8e:	6013      	str	r3, [r2, #0]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bc80      	pop	{r7}
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	200000a8 	.word	0x200000a8
 8000da0:	20000048 	.word	0x20000048
 8000da4:	200000ac 	.word	0x200000ac

08000da8 <setTimerLed7Seg>:
// function to set counter for timer scan led7seg
void setTimerLed7Seg(int duration) {
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	timerLed7Seg_flag = 0;
 8000db0:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <setTimerLed7Seg+0x28>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
	timerLed7Seg_counter = duration / TIMER_CYCLE;
 8000db6:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <setTimerLed7Seg+0x2c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000dc0:	4a05      	ldr	r2, [pc, #20]	; (8000dd8 <setTimerLed7Seg+0x30>)
 8000dc2:	6013      	str	r3, [r2, #0]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	200000b0 	.word	0x200000b0
 8000dd4:	20000048 	.word	0x20000048
 8000dd8:	200000b4 	.word	0x200000b4

08000ddc <setTimerCountDown>:
// function to set counter for timer count down time
void setTimerCountDown(int duration) {
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	timerCountDown_flag = 0;
 8000de4:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <setTimerCountDown+0x28>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
	timerCountDown_counter = duration / TIMER_CYCLE;
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <setTimerCountDown+0x2c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000df4:	4a05      	ldr	r2, [pc, #20]	; (8000e0c <setTimerCountDown+0x30>)
 8000df6:	6013      	str	r3, [r2, #0]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	200000b8 	.word	0x200000b8
 8000e08:	20000048 	.word	0x20000048
 8000e0c:	200000bc 	.word	0x200000bc

08000e10 <timerRun>:
// run timer
void timerRun() {
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 8000e14:	4b29      	ldr	r3, [pc, #164]	; (8000ebc <timerRun+0xac>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	dd0b      	ble.n	8000e34 <timerRun+0x24>
		timer0_counter--;
 8000e1c:	4b27      	ldr	r3, [pc, #156]	; (8000ebc <timerRun+0xac>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	3b01      	subs	r3, #1
 8000e22:	4a26      	ldr	r2, [pc, #152]	; (8000ebc <timerRun+0xac>)
 8000e24:	6013      	str	r3, [r2, #0]
		if (timer0_counter <= 0) {
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <timerRun+0xac>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	dc02      	bgt.n	8000e34 <timerRun+0x24>
			timer0_flag = 1;
 8000e2e:	4b24      	ldr	r3, [pc, #144]	; (8000ec0 <timerRun+0xb0>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer1_counter > 0) {
 8000e34:	4b23      	ldr	r3, [pc, #140]	; (8000ec4 <timerRun+0xb4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	dd0b      	ble.n	8000e54 <timerRun+0x44>
		timer1_counter--;
 8000e3c:	4b21      	ldr	r3, [pc, #132]	; (8000ec4 <timerRun+0xb4>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	4a20      	ldr	r2, [pc, #128]	; (8000ec4 <timerRun+0xb4>)
 8000e44:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8000e46:	4b1f      	ldr	r3, [pc, #124]	; (8000ec4 <timerRun+0xb4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	dc02      	bgt.n	8000e54 <timerRun+0x44>
			timer1_flag = 1;
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	; (8000ec8 <timerRun+0xb8>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	601a      	str	r2, [r3, #0]
		}
	}
	if (timerLed_counter > 0) {
 8000e54:	4b1d      	ldr	r3, [pc, #116]	; (8000ecc <timerRun+0xbc>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	dd0b      	ble.n	8000e74 <timerRun+0x64>
		timerLed_counter--;
 8000e5c:	4b1b      	ldr	r3, [pc, #108]	; (8000ecc <timerRun+0xbc>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3b01      	subs	r3, #1
 8000e62:	4a1a      	ldr	r2, [pc, #104]	; (8000ecc <timerRun+0xbc>)
 8000e64:	6013      	str	r3, [r2, #0]
		if (timerLed_counter <= 0) {
 8000e66:	4b19      	ldr	r3, [pc, #100]	; (8000ecc <timerRun+0xbc>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	dc02      	bgt.n	8000e74 <timerRun+0x64>
			timerLed_flag = 1;
 8000e6e:	4b18      	ldr	r3, [pc, #96]	; (8000ed0 <timerRun+0xc0>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	601a      	str	r2, [r3, #0]
		}
	}
	if (timerLed7Seg_counter > 0) {
 8000e74:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <timerRun+0xc4>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	dd0b      	ble.n	8000e94 <timerRun+0x84>
		timerLed7Seg_counter--;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <timerRun+0xc4>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	3b01      	subs	r3, #1
 8000e82:	4a14      	ldr	r2, [pc, #80]	; (8000ed4 <timerRun+0xc4>)
 8000e84:	6013      	str	r3, [r2, #0]
		if (timerLed7Seg_counter <= 0) {
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <timerRun+0xc4>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	dc02      	bgt.n	8000e94 <timerRun+0x84>
			timerLed7Seg_flag = 1;
 8000e8e:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <timerRun+0xc8>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	601a      	str	r2, [r3, #0]
		}
	}

	if (timerCountDown_counter > 0) {
 8000e94:	4b11      	ldr	r3, [pc, #68]	; (8000edc <timerRun+0xcc>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	dd0b      	ble.n	8000eb4 <timerRun+0xa4>
		timerCountDown_counter--;
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <timerRun+0xcc>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	4a0e      	ldr	r2, [pc, #56]	; (8000edc <timerRun+0xcc>)
 8000ea4:	6013      	str	r3, [r2, #0]
		if (timerCountDown_counter <= 0) {
 8000ea6:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <timerRun+0xcc>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dc02      	bgt.n	8000eb4 <timerRun+0xa4>
			timerCountDown_flag = 1;
 8000eae:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <timerRun+0xd0>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	2000009c 	.word	0x2000009c
 8000ec0:	20000098 	.word	0x20000098
 8000ec4:	200000a4 	.word	0x200000a4
 8000ec8:	200000a0 	.word	0x200000a0
 8000ecc:	200000ac 	.word	0x200000ac
 8000ed0:	200000a8 	.word	0x200000a8
 8000ed4:	200000b4 	.word	0x200000b4
 8000ed8:	200000b0 	.word	0x200000b0
 8000edc:	200000bc 	.word	0x200000bc
 8000ee0:	200000b8 	.word	0x200000b8

08000ee4 <is_change_mode>:
//	Set default value time display on led7SEG when using first time
int time1 = 5;
int time2 = 3;

//	check if change from AUTO MODE to MODIFY MODE
void is_change_mode() {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	if (is_button1_pressed()) {
 8000ee8:	f7ff f9fc 	bl	80002e4 <is_button1_pressed>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d014      	beq.n	8000f1c <is_change_mode+0x38>
		clearLight();
 8000ef2:	f7ff fe53 	bl	8000b9c <clearLight>
		status = RED_MODE;
 8000ef6:	4b0a      	ldr	r3, [pc, #40]	; (8000f20 <is_change_mode+0x3c>)
 8000ef8:	f240 72d1 	movw	r2, #2001	; 0x7d1
 8000efc:	601a      	str	r2, [r3, #0]
		ledMode = MODIFY_MODE;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <is_change_mode+0x40>)
 8000f00:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000f04:	601a      	str	r2, [r3, #0]

		status_1 = MODIFY_MODE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <is_change_mode+0x44>)
 8000f08:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000f0c:	601a      	str	r2, [r3, #0]
		status_2 = MODIFY_MODE;
 8000f0e:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <is_change_mode+0x48>)
 8000f10:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000f14:	601a      	str	r2, [r3, #0]

		time_modify = 0;
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <is_change_mode+0x4c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
	}
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000034 	.word	0x20000034
 8000f24:	20000038 	.word	0x20000038
 8000f28:	2000003c 	.word	0x2000003c
 8000f2c:	20000040 	.word	0x20000040
 8000f30:	20000094 	.word	0x20000094

08000f34 <fsm_traffic_automatic>:
//	FSM for run automatic traffic led
void fsm_traffic_automatic() {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
//	FSM for road 1
	switch (status_1) {
 8000f38:	4b79      	ldr	r3, [pc, #484]	; (8001120 <fsm_traffic_automatic+0x1ec>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b66      	cmp	r3, #102	; 0x66
 8000f3e:	d061      	beq.n	8001004 <fsm_traffic_automatic+0xd0>
 8000f40:	2b66      	cmp	r3, #102	; 0x66
 8000f42:	f300 808c 	bgt.w	800105e <fsm_traffic_automatic+0x12a>
 8000f46:	2b64      	cmp	r3, #100	; 0x64
 8000f48:	d002      	beq.n	8000f50 <fsm_traffic_automatic+0x1c>
 8000f4a:	2b65      	cmp	r3, #101	; 0x65
 8000f4c:	d02d      	beq.n	8000faa <fsm_traffic_automatic+0x76>
			time1 = time_red;
		}
		is_change_mode();
		break;
	default:
		break;
 8000f4e:	e086      	b.n	800105e <fsm_traffic_automatic+0x12a>
		set_traffic_light(RED, 1);
 8000f50:	2101      	movs	r1, #1
 8000f52:	2064      	movs	r0, #100	; 0x64
 8000f54:	f7ff fd80 	bl	8000a58 <set_traffic_light>
		if (timerCountDown_flag == 1) {
 8000f58:	4b72      	ldr	r3, [pc, #456]	; (8001124 <fsm_traffic_automatic+0x1f0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d10d      	bne.n	8000f7c <fsm_traffic_automatic+0x48>
			setTimerCountDown(1000);
 8000f60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f64:	f7ff ff3a 	bl	8000ddc <setTimerCountDown>
			time1--;
 8000f68:	4b6f      	ldr	r3, [pc, #444]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	4a6e      	ldr	r2, [pc, #440]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000f70:	6013      	str	r3, [r2, #0]
			time2--;
 8000f72:	4b6e      	ldr	r3, [pc, #440]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	4a6c      	ldr	r2, [pc, #432]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8000f7a:	6013      	str	r3, [r2, #0]
		if (timer0_flag == 1) {
 8000f7c:	4b6c      	ldr	r3, [pc, #432]	; (8001130 <fsm_traffic_automatic+0x1fc>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d10f      	bne.n	8000fa4 <fsm_traffic_automatic+0x70>
			setTimer0(time_green * SCALE);
 8000f84:	4b6b      	ldr	r3, [pc, #428]	; (8001134 <fsm_traffic_automatic+0x200>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a6b      	ldr	r2, [pc, #428]	; (8001138 <fsm_traffic_automatic+0x204>)
 8000f8a:	6812      	ldr	r2, [r2, #0]
 8000f8c:	fb02 f303 	mul.w	r3, r2, r3
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff febb 	bl	8000d0c <setTimer0>
			status_1 = GREEN;
 8000f96:	4b62      	ldr	r3, [pc, #392]	; (8001120 <fsm_traffic_automatic+0x1ec>)
 8000f98:	2265      	movs	r2, #101	; 0x65
 8000f9a:	601a      	str	r2, [r3, #0]
			time1 = time_green;
 8000f9c:	4b65      	ldr	r3, [pc, #404]	; (8001134 <fsm_traffic_automatic+0x200>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a61      	ldr	r2, [pc, #388]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000fa2:	6013      	str	r3, [r2, #0]
		is_change_mode();
 8000fa4:	f7ff ff9e 	bl	8000ee4 <is_change_mode>
		break;
 8000fa8:	e05a      	b.n	8001060 <fsm_traffic_automatic+0x12c>
		set_traffic_light(GREEN, 1);
 8000faa:	2101      	movs	r1, #1
 8000fac:	2065      	movs	r0, #101	; 0x65
 8000fae:	f7ff fd53 	bl	8000a58 <set_traffic_light>
		if (timerCountDown_flag == 1) {
 8000fb2:	4b5c      	ldr	r3, [pc, #368]	; (8001124 <fsm_traffic_automatic+0x1f0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d10d      	bne.n	8000fd6 <fsm_traffic_automatic+0xa2>
			setTimerCountDown(1000);
 8000fba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fbe:	f7ff ff0d 	bl	8000ddc <setTimerCountDown>
			time1--;
 8000fc2:	4b59      	ldr	r3, [pc, #356]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	4a57      	ldr	r2, [pc, #348]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000fca:	6013      	str	r3, [r2, #0]
			time2--;
 8000fcc:	4b57      	ldr	r3, [pc, #348]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	4a56      	ldr	r2, [pc, #344]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8000fd4:	6013      	str	r3, [r2, #0]
		if (timer0_flag == 1) {
 8000fd6:	4b56      	ldr	r3, [pc, #344]	; (8001130 <fsm_traffic_automatic+0x1fc>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d10f      	bne.n	8000ffe <fsm_traffic_automatic+0xca>
			setTimer0(time_yellow * SCALE);
 8000fde:	4b57      	ldr	r3, [pc, #348]	; (800113c <fsm_traffic_automatic+0x208>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a55      	ldr	r2, [pc, #340]	; (8001138 <fsm_traffic_automatic+0x204>)
 8000fe4:	6812      	ldr	r2, [r2, #0]
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff fe8e 	bl	8000d0c <setTimer0>
			status_1 = YELLOW;
 8000ff0:	4b4b      	ldr	r3, [pc, #300]	; (8001120 <fsm_traffic_automatic+0x1ec>)
 8000ff2:	2266      	movs	r2, #102	; 0x66
 8000ff4:	601a      	str	r2, [r3, #0]
			time1 = time_yellow;
 8000ff6:	4b51      	ldr	r3, [pc, #324]	; (800113c <fsm_traffic_automatic+0x208>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a4b      	ldr	r2, [pc, #300]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8000ffc:	6013      	str	r3, [r2, #0]
		is_change_mode();
 8000ffe:	f7ff ff71 	bl	8000ee4 <is_change_mode>
		break;
 8001002:	e02d      	b.n	8001060 <fsm_traffic_automatic+0x12c>
		set_traffic_light(YELLOW, 1);
 8001004:	2101      	movs	r1, #1
 8001006:	2066      	movs	r0, #102	; 0x66
 8001008:	f7ff fd26 	bl	8000a58 <set_traffic_light>
		if (timerCountDown_flag == 1) {
 800100c:	4b45      	ldr	r3, [pc, #276]	; (8001124 <fsm_traffic_automatic+0x1f0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d10d      	bne.n	8001030 <fsm_traffic_automatic+0xfc>
			setTimerCountDown(1000);
 8001014:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001018:	f7ff fee0 	bl	8000ddc <setTimerCountDown>
			time1--;
 800101c:	4b42      	ldr	r3, [pc, #264]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	3b01      	subs	r3, #1
 8001022:	4a41      	ldr	r2, [pc, #260]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8001024:	6013      	str	r3, [r2, #0]
			time2--;
 8001026:	4b41      	ldr	r3, [pc, #260]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	3b01      	subs	r3, #1
 800102c:	4a3f      	ldr	r2, [pc, #252]	; (800112c <fsm_traffic_automatic+0x1f8>)
 800102e:	6013      	str	r3, [r2, #0]
		if (timer0_flag == 1) {
 8001030:	4b3f      	ldr	r3, [pc, #252]	; (8001130 <fsm_traffic_automatic+0x1fc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d10f      	bne.n	8001058 <fsm_traffic_automatic+0x124>
			setTimer0(time_red * SCALE);
 8001038:	4b41      	ldr	r3, [pc, #260]	; (8001140 <fsm_traffic_automatic+0x20c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a3e      	ldr	r2, [pc, #248]	; (8001138 <fsm_traffic_automatic+0x204>)
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	fb02 f303 	mul.w	r3, r2, r3
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fe61 	bl	8000d0c <setTimer0>
			status_1 = RED;
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <fsm_traffic_automatic+0x1ec>)
 800104c:	2264      	movs	r2, #100	; 0x64
 800104e:	601a      	str	r2, [r3, #0]
			time1 = time_red;
 8001050:	4b3b      	ldr	r3, [pc, #236]	; (8001140 <fsm_traffic_automatic+0x20c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a34      	ldr	r2, [pc, #208]	; (8001128 <fsm_traffic_automatic+0x1f4>)
 8001056:	6013      	str	r3, [r2, #0]
		is_change_mode();
 8001058:	f7ff ff44 	bl	8000ee4 <is_change_mode>
		break;
 800105c:	e000      	b.n	8001060 <fsm_traffic_automatic+0x12c>
		break;
 800105e:	bf00      	nop
	}
//  FSM for road 2
	switch (status_2) {
 8001060:	4b38      	ldr	r3, [pc, #224]	; (8001144 <fsm_traffic_automatic+0x210>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b66      	cmp	r3, #102	; 0x66
 8001066:	d03c      	beq.n	80010e2 <fsm_traffic_automatic+0x1ae>
 8001068:	2b66      	cmp	r3, #102	; 0x66
 800106a:	dc55      	bgt.n	8001118 <fsm_traffic_automatic+0x1e4>
 800106c:	2b64      	cmp	r3, #100	; 0x64
 800106e:	d002      	beq.n	8001076 <fsm_traffic_automatic+0x142>
 8001070:	2b65      	cmp	r3, #101	; 0x65
 8001072:	d01b      	beq.n	80010ac <fsm_traffic_automatic+0x178>
			time2 = time_red;
		}
		is_change_mode();
		break;
	default:
		break;
 8001074:	e050      	b.n	8001118 <fsm_traffic_automatic+0x1e4>
		set_traffic_light(RED, 2);
 8001076:	2102      	movs	r1, #2
 8001078:	2064      	movs	r0, #100	; 0x64
 800107a:	f7ff fced 	bl	8000a58 <set_traffic_light>
		if (timer1_flag == 1) {
 800107e:	4b32      	ldr	r3, [pc, #200]	; (8001148 <fsm_traffic_automatic+0x214>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d10f      	bne.n	80010a6 <fsm_traffic_automatic+0x172>
			setTimer1(time_green * SCALE);
 8001086:	4b2b      	ldr	r3, [pc, #172]	; (8001134 <fsm_traffic_automatic+0x200>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a2b      	ldr	r2, [pc, #172]	; (8001138 <fsm_traffic_automatic+0x204>)
 800108c:	6812      	ldr	r2, [r2, #0]
 800108e:	fb02 f303 	mul.w	r3, r2, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fe54 	bl	8000d40 <setTimer1>
			status_2 = GREEN;
 8001098:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <fsm_traffic_automatic+0x210>)
 800109a:	2265      	movs	r2, #101	; 0x65
 800109c:	601a      	str	r2, [r3, #0]
			time2 = time_green;
 800109e:	4b25      	ldr	r3, [pc, #148]	; (8001134 <fsm_traffic_automatic+0x200>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a22      	ldr	r2, [pc, #136]	; (800112c <fsm_traffic_automatic+0x1f8>)
 80010a4:	6013      	str	r3, [r2, #0]
		is_change_mode();
 80010a6:	f7ff ff1d 	bl	8000ee4 <is_change_mode>
		break;
 80010aa:	e036      	b.n	800111a <fsm_traffic_automatic+0x1e6>
		set_traffic_light(GREEN, 2);
 80010ac:	2102      	movs	r1, #2
 80010ae:	2065      	movs	r0, #101	; 0x65
 80010b0:	f7ff fcd2 	bl	8000a58 <set_traffic_light>
		if (timer1_flag == 1) {
 80010b4:	4b24      	ldr	r3, [pc, #144]	; (8001148 <fsm_traffic_automatic+0x214>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d10f      	bne.n	80010dc <fsm_traffic_automatic+0x1a8>
			setTimer1(time_yellow * SCALE);
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <fsm_traffic_automatic+0x208>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a1d      	ldr	r2, [pc, #116]	; (8001138 <fsm_traffic_automatic+0x204>)
 80010c2:	6812      	ldr	r2, [r2, #0]
 80010c4:	fb02 f303 	mul.w	r3, r2, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fe39 	bl	8000d40 <setTimer1>
			status_2 = YELLOW;
 80010ce:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <fsm_traffic_automatic+0x210>)
 80010d0:	2266      	movs	r2, #102	; 0x66
 80010d2:	601a      	str	r2, [r3, #0]
			time2 = time_yellow;
 80010d4:	4b19      	ldr	r3, [pc, #100]	; (800113c <fsm_traffic_automatic+0x208>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a14      	ldr	r2, [pc, #80]	; (800112c <fsm_traffic_automatic+0x1f8>)
 80010da:	6013      	str	r3, [r2, #0]
		is_change_mode();
 80010dc:	f7ff ff02 	bl	8000ee4 <is_change_mode>
		break;
 80010e0:	e01b      	b.n	800111a <fsm_traffic_automatic+0x1e6>
		set_traffic_light(YELLOW, 2);
 80010e2:	2102      	movs	r1, #2
 80010e4:	2066      	movs	r0, #102	; 0x66
 80010e6:	f7ff fcb7 	bl	8000a58 <set_traffic_light>
		if (timer1_flag == 1) {
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <fsm_traffic_automatic+0x214>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d10f      	bne.n	8001112 <fsm_traffic_automatic+0x1de>
			setTimer1(time_red * SCALE);
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <fsm_traffic_automatic+0x20c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a10      	ldr	r2, [pc, #64]	; (8001138 <fsm_traffic_automatic+0x204>)
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	fb02 f303 	mul.w	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fe1e 	bl	8000d40 <setTimer1>
			status_2 = RED;
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <fsm_traffic_automatic+0x210>)
 8001106:	2264      	movs	r2, #100	; 0x64
 8001108:	601a      	str	r2, [r3, #0]
			time2 = time_red;
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <fsm_traffic_automatic+0x20c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a07      	ldr	r2, [pc, #28]	; (800112c <fsm_traffic_automatic+0x1f8>)
 8001110:	6013      	str	r3, [r2, #0]
		is_change_mode();
 8001112:	f7ff fee7 	bl	8000ee4 <is_change_mode>
		break;
 8001116:	e000      	b.n	800111a <fsm_traffic_automatic+0x1e6>
		break;
 8001118:	bf00      	nop
	}
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	2000003c 	.word	0x2000003c
 8001124:	200000b8 	.word	0x200000b8
 8001128:	2000005c 	.word	0x2000005c
 800112c:	20000060 	.word	0x20000060
 8001130:	20000098 	.word	0x20000098
 8001134:	20000054 	.word	0x20000054
 8001138:	2000004c 	.word	0x2000004c
 800113c:	20000058 	.word	0x20000058
 8001140:	20000050 	.word	0x20000050
 8001144:	20000040 	.word	0x20000040
 8001148:	200000a0 	.word	0x200000a0

0800114c <traffic_blink>:
 *      Author: shiba
 */

#include"traffic_blink.h"
// blink specific traffic led with F = 2Hz
void traffic_blink(int state) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	switch (state) {
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b66      	cmp	r3, #102	; 0x66
 8001158:	d01e      	beq.n	8001198 <traffic_blink+0x4c>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b66      	cmp	r3, #102	; 0x66
 800115e:	dc26      	bgt.n	80011ae <traffic_blink+0x62>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b64      	cmp	r3, #100	; 0x64
 8001164:	d003      	beq.n	800116e <traffic_blink+0x22>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b65      	cmp	r3, #101	; 0x65
 800116a:	d00a      	beq.n	8001182 <traffic_blink+0x36>
	case YELLOW:
		HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
		HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
		break;
	default:
		break;
 800116c:	e01f      	b.n	80011ae <traffic_blink+0x62>
		HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 800116e:	2180      	movs	r1, #128	; 0x80
 8001170:	4811      	ldr	r0, [pc, #68]	; (80011b8 <traffic_blink+0x6c>)
 8001172:	f000 fc92 	bl	8001a9a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin);
 8001176:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800117a:	480f      	ldr	r0, [pc, #60]	; (80011b8 <traffic_blink+0x6c>)
 800117c:	f000 fc8d 	bl	8001a9a <HAL_GPIO_TogglePin>
		break;
 8001180:	e016      	b.n	80011b0 <traffic_blink+0x64>
		HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8001182:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001186:	480c      	ldr	r0, [pc, #48]	; (80011b8 <traffic_blink+0x6c>)
 8001188:	f000 fc87 	bl	8001a9a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin);
 800118c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001190:	4809      	ldr	r0, [pc, #36]	; (80011b8 <traffic_blink+0x6c>)
 8001192:	f000 fc82 	bl	8001a9a <HAL_GPIO_TogglePin>
		break;
 8001196:	e00b      	b.n	80011b0 <traffic_blink+0x64>
		HAL_GPIO_TogglePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin);
 8001198:	f44f 7100 	mov.w	r1, #512	; 0x200
 800119c:	4806      	ldr	r0, [pc, #24]	; (80011b8 <traffic_blink+0x6c>)
 800119e:	f000 fc7c 	bl	8001a9a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_YELLOW_2_GPIO_Port, LED_YELLOW_2_Pin);
 80011a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a6:	4804      	ldr	r0, [pc, #16]	; (80011b8 <traffic_blink+0x6c>)
 80011a8:	f000 fc77 	bl	8001a9a <HAL_GPIO_TogglePin>
		break;
 80011ac:	e000      	b.n	80011b0 <traffic_blink+0x64>
		break;
 80011ae:	bf00      	nop
	}
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40010c00 	.word	0x40010c00

080011bc <fsm_traffic_modify>:
 *      Author: shiba
 */

#include"traffic_modify.h"

void fsm_traffic_modify() {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
	switch (status) {
 80011c0:	4b8b      	ldr	r3, [pc, #556]	; (80013f0 <fsm_traffic_modify+0x234>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f640 32ba 	movw	r2, #3002	; 0xbba
 80011c8:	4293      	cmp	r3, r2
 80011ca:	f000 808e 	beq.w	80012ea <fsm_traffic_modify+0x12e>
 80011ce:	f640 32ba 	movw	r2, #3002	; 0xbba
 80011d2:	4293      	cmp	r3, r2
 80011d4:	f300 80fd 	bgt.w	80013d2 <fsm_traffic_modify+0x216>
 80011d8:	f640 32b9 	movw	r2, #3001	; 0xbb9
 80011dc:	4293      	cmp	r3, r2
 80011de:	f000 80e3 	beq.w	80013a8 <fsm_traffic_modify+0x1ec>
 80011e2:	f640 32b9 	movw	r2, #3001	; 0xbb9
 80011e6:	4293      	cmp	r3, r2
 80011e8:	f300 80f3 	bgt.w	80013d2 <fsm_traffic_modify+0x216>
 80011ec:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d03d      	beq.n	8001270 <fsm_traffic_modify+0xb4>
 80011f4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80011f8:	4293      	cmp	r3, r2
 80011fa:	f300 80ea 	bgt.w	80013d2 <fsm_traffic_modify+0x216>
 80011fe:	f240 72d3 	movw	r2, #2003	; 0x7d3
 8001202:	4293      	cmp	r3, r2
 8001204:	d04a      	beq.n	800129c <fsm_traffic_modify+0xe0>
 8001206:	f240 72d3 	movw	r2, #2003	; 0x7d3
 800120a:	4293      	cmp	r3, r2
 800120c:	f300 80e1 	bgt.w	80013d2 <fsm_traffic_modify+0x216>
 8001210:	f240 72d1 	movw	r2, #2001	; 0x7d1
 8001214:	4293      	cmp	r3, r2
 8001216:	d004      	beq.n	8001222 <fsm_traffic_modify+0x66>
 8001218:	f240 72d2 	movw	r2, #2002	; 0x7d2
 800121c:	4293      	cmp	r3, r2
 800121e:	d079      	beq.n	8001314 <fsm_traffic_modify+0x158>
		if (is_button3_pressed()) {
			status = GREEN_MODE;
		}
		break;
	default:
		break;
 8001220:	e0d7      	b.n	80013d2 <fsm_traffic_modify+0x216>
		if (timerLed_flag == 1) {
 8001222:	4b74      	ldr	r3, [pc, #464]	; (80013f4 <fsm_traffic_modify+0x238>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d106      	bne.n	8001238 <fsm_traffic_modify+0x7c>
			setTimerLed(500);
 800122a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800122e:	f7ff fda1 	bl	8000d74 <setTimerLed>
			traffic_blink(RED);
 8001232:	2064      	movs	r0, #100	; 0x64
 8001234:	f7ff ff8a 	bl	800114c <traffic_blink>
		if (is_button1_pressed()) {
 8001238:	f7ff f854 	bl	80002e4 <is_button1_pressed>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d008      	beq.n	8001254 <fsm_traffic_modify+0x98>
			clearLight();
 8001242:	f7ff fcab 	bl	8000b9c <clearLight>
			status = YELLOW_MODE;
 8001246:	4b6a      	ldr	r3, [pc, #424]	; (80013f0 <fsm_traffic_modify+0x234>)
 8001248:	f240 72d3 	movw	r2, #2003	; 0x7d3
 800124c:	601a      	str	r2, [r3, #0]
			time_modify = 0;
 800124e:	4b6a      	ldr	r3, [pc, #424]	; (80013f8 <fsm_traffic_modify+0x23c>)
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
		if (is_button2_pressed()) {
 8001254:	f7ff f858 	bl	8000308 <is_button2_pressed>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	f000 80bb 	beq.w	80013d6 <fsm_traffic_modify+0x21a>
			status = RED_MODIFY;
 8001260:	4b63      	ldr	r3, [pc, #396]	; (80013f0 <fsm_traffic_modify+0x234>)
 8001262:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001266:	601a      	str	r2, [r3, #0]
			time_red = 0;
 8001268:	4b64      	ldr	r3, [pc, #400]	; (80013fc <fsm_traffic_modify+0x240>)
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
		break;
 800126e:	e0b2      	b.n	80013d6 <fsm_traffic_modify+0x21a>
		if (timerLed_flag == 1) {
 8001270:	4b60      	ldr	r3, [pc, #384]	; (80013f4 <fsm_traffic_modify+0x238>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d106      	bne.n	8001286 <fsm_traffic_modify+0xca>
			setTimerLed(500);
 8001278:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800127c:	f7ff fd7a 	bl	8000d74 <setTimerLed>
			traffic_blink(RED);
 8001280:	2064      	movs	r0, #100	; 0x64
 8001282:	f7ff ff63 	bl	800114c <traffic_blink>
		if (is_button3_pressed()) {
 8001286:	f7ff f851 	bl	800032c <is_button3_pressed>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80a4 	beq.w	80013da <fsm_traffic_modify+0x21e>
			status = RED_MODE;
 8001292:	4b57      	ldr	r3, [pc, #348]	; (80013f0 <fsm_traffic_modify+0x234>)
 8001294:	f240 72d1 	movw	r2, #2001	; 0x7d1
 8001298:	601a      	str	r2, [r3, #0]
		break;
 800129a:	e09e      	b.n	80013da <fsm_traffic_modify+0x21e>
		if (timerLed_flag == 1) {
 800129c:	4b55      	ldr	r3, [pc, #340]	; (80013f4 <fsm_traffic_modify+0x238>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d106      	bne.n	80012b2 <fsm_traffic_modify+0xf6>
			setTimerLed(500);
 80012a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012a8:	f7ff fd64 	bl	8000d74 <setTimerLed>
			traffic_blink(YELLOW);
 80012ac:	2066      	movs	r0, #102	; 0x66
 80012ae:	f7ff ff4d 	bl	800114c <traffic_blink>
		if (is_button1_pressed()) {
 80012b2:	f7ff f817 	bl	80002e4 <is_button1_pressed>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d008      	beq.n	80012ce <fsm_traffic_modify+0x112>
			clearLight();
 80012bc:	f7ff fc6e 	bl	8000b9c <clearLight>
			status = GREEN_MODE;
 80012c0:	4b4b      	ldr	r3, [pc, #300]	; (80013f0 <fsm_traffic_modify+0x234>)
 80012c2:	f240 72d2 	movw	r2, #2002	; 0x7d2
 80012c6:	601a      	str	r2, [r3, #0]
			time_modify = 0;
 80012c8:	4b4b      	ldr	r3, [pc, #300]	; (80013f8 <fsm_traffic_modify+0x23c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
		if (is_button2_pressed()) {
 80012ce:	f7ff f81b 	bl	8000308 <is_button2_pressed>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 8082 	beq.w	80013de <fsm_traffic_modify+0x222>
			status = YELLOW_MODIFY;
 80012da:	4b45      	ldr	r3, [pc, #276]	; (80013f0 <fsm_traffic_modify+0x234>)
 80012dc:	f640 32ba 	movw	r2, #3002	; 0xbba
 80012e0:	601a      	str	r2, [r3, #0]
			time_yellow = 0;
 80012e2:	4b47      	ldr	r3, [pc, #284]	; (8001400 <fsm_traffic_modify+0x244>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
		break;
 80012e8:	e079      	b.n	80013de <fsm_traffic_modify+0x222>
		if (timerLed_flag == 1) {
 80012ea:	4b42      	ldr	r3, [pc, #264]	; (80013f4 <fsm_traffic_modify+0x238>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d106      	bne.n	8001300 <fsm_traffic_modify+0x144>
			setTimerLed(500);
 80012f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f6:	f7ff fd3d 	bl	8000d74 <setTimerLed>
			traffic_blink(YELLOW);
 80012fa:	2066      	movs	r0, #102	; 0x66
 80012fc:	f7ff ff26 	bl	800114c <traffic_blink>
		if (is_button3_pressed()) {
 8001300:	f7ff f814 	bl	800032c <is_button3_pressed>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d06b      	beq.n	80013e2 <fsm_traffic_modify+0x226>
			status = YELLOW_MODE;
 800130a:	4b39      	ldr	r3, [pc, #228]	; (80013f0 <fsm_traffic_modify+0x234>)
 800130c:	f240 72d3 	movw	r2, #2003	; 0x7d3
 8001310:	601a      	str	r2, [r3, #0]
		break;
 8001312:	e066      	b.n	80013e2 <fsm_traffic_modify+0x226>
		if (timerLed_flag == 1) {
 8001314:	4b37      	ldr	r3, [pc, #220]	; (80013f4 <fsm_traffic_modify+0x238>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d106      	bne.n	800132a <fsm_traffic_modify+0x16e>
			setTimerLed(500);
 800131c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001320:	f7ff fd28 	bl	8000d74 <setTimerLed>
			traffic_blink(GREEN);
 8001324:	2065      	movs	r0, #101	; 0x65
 8001326:	f7ff ff11 	bl	800114c <traffic_blink>
		if (is_button1_pressed()) {
 800132a:	f7fe ffdb 	bl	80002e4 <is_button1_pressed>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d02c      	beq.n	800138e <fsm_traffic_modify+0x1d2>
			clearLight();
 8001334:	f7ff fc32 	bl	8000b9c <clearLight>
			ledMode = AUTO_MODE;
 8001338:	4b32      	ldr	r3, [pc, #200]	; (8001404 <fsm_traffic_modify+0x248>)
 800133a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800133e:	601a      	str	r2, [r3, #0]
			status = AUTO_MODE;
 8001340:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <fsm_traffic_modify+0x234>)
 8001342:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001346:	601a      	str	r2, [r3, #0]
			status_1 = RED;
 8001348:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <fsm_traffic_modify+0x24c>)
 800134a:	2264      	movs	r2, #100	; 0x64
 800134c:	601a      	str	r2, [r3, #0]
			status_2 = GREEN;
 800134e:	4b2f      	ldr	r3, [pc, #188]	; (800140c <fsm_traffic_modify+0x250>)
 8001350:	2265      	movs	r2, #101	; 0x65
 8001352:	601a      	str	r2, [r3, #0]
			setTimer0(time_red * 1000);
 8001354:	4b29      	ldr	r3, [pc, #164]	; (80013fc <fsm_traffic_modify+0x240>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fcd3 	bl	8000d0c <setTimer0>
			setTimer1(time_green * 1000);
 8001366:	4b2a      	ldr	r3, [pc, #168]	; (8001410 <fsm_traffic_modify+0x254>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800136e:	fb02 f303 	mul.w	r3, r2, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fce4 	bl	8000d40 <setTimer1>
			time1 = time_red;
 8001378:	4b20      	ldr	r3, [pc, #128]	; (80013fc <fsm_traffic_modify+0x240>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a25      	ldr	r2, [pc, #148]	; (8001414 <fsm_traffic_modify+0x258>)
 800137e:	6013      	str	r3, [r2, #0]
			time2 = time_green;
 8001380:	4b23      	ldr	r3, [pc, #140]	; (8001410 <fsm_traffic_modify+0x254>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a24      	ldr	r2, [pc, #144]	; (8001418 <fsm_traffic_modify+0x25c>)
 8001386:	6013      	str	r3, [r2, #0]
			time_modify = 0;
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <fsm_traffic_modify+0x23c>)
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
		if (is_button2_pressed()) {
 800138e:	f7fe ffbb 	bl	8000308 <is_button2_pressed>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d026      	beq.n	80013e6 <fsm_traffic_modify+0x22a>
			status = GREEN_MODIFY;
 8001398:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <fsm_traffic_modify+0x234>)
 800139a:	f640 32b9 	movw	r2, #3001	; 0xbb9
 800139e:	601a      	str	r2, [r3, #0]
			time_green = 0;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <fsm_traffic_modify+0x254>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
		break;
 80013a6:	e01e      	b.n	80013e6 <fsm_traffic_modify+0x22a>
		if (timerLed_flag == 1) {
 80013a8:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <fsm_traffic_modify+0x238>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d106      	bne.n	80013be <fsm_traffic_modify+0x202>
			setTimerLed(500);
 80013b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013b4:	f7ff fcde 	bl	8000d74 <setTimerLed>
			traffic_blink(GREEN);
 80013b8:	2065      	movs	r0, #101	; 0x65
 80013ba:	f7ff fec7 	bl	800114c <traffic_blink>
		if (is_button3_pressed()) {
 80013be:	f7fe ffb5 	bl	800032c <is_button3_pressed>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d010      	beq.n	80013ea <fsm_traffic_modify+0x22e>
			status = GREEN_MODE;
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <fsm_traffic_modify+0x234>)
 80013ca:	f240 72d2 	movw	r2, #2002	; 0x7d2
 80013ce:	601a      	str	r2, [r3, #0]
		break;
 80013d0:	e00b      	b.n	80013ea <fsm_traffic_modify+0x22e>
		break;
 80013d2:	bf00      	nop
 80013d4:	e00a      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013d6:	bf00      	nop
 80013d8:	e008      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013da:	bf00      	nop
 80013dc:	e006      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013de:	bf00      	nop
 80013e0:	e004      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013e2:	bf00      	nop
 80013e4:	e002      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013e6:	bf00      	nop
 80013e8:	e000      	b.n	80013ec <fsm_traffic_modify+0x230>
		break;
 80013ea:	bf00      	nop
	}
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000034 	.word	0x20000034
 80013f4:	200000a8 	.word	0x200000a8
 80013f8:	20000094 	.word	0x20000094
 80013fc:	20000050 	.word	0x20000050
 8001400:	20000058 	.word	0x20000058
 8001404:	20000038 	.word	0x20000038
 8001408:	2000003c 	.word	0x2000003c
 800140c:	20000040 	.word	0x20000040
 8001410:	20000054 	.word	0x20000054
 8001414:	2000005c 	.word	0x2000005c
 8001418:	20000060 	.word	0x20000060

0800141c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800141c:	480c      	ldr	r0, [pc, #48]	; (8001450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141e:	490d      	ldr	r1, [pc, #52]	; (8001454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001420:	4a0d      	ldr	r2, [pc, #52]	; (8001458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001424:	e002      	b.n	800142c <LoopCopyDataInit>

08001426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142a:	3304      	adds	r3, #4

0800142c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800142c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001430:	d3f9      	bcc.n	8001426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001432:	4a0a      	ldr	r2, [pc, #40]	; (800145c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001434:	4c0a      	ldr	r4, [pc, #40]	; (8001460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001438:	e001      	b.n	800143e <LoopFillZerobss>

0800143a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800143c:	3204      	adds	r2, #4

0800143e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001440:	d3fb      	bcc.n	800143a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001442:	f7ff fc5d 	bl	8000d00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001446:	f001 fb0d 	bl	8002a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800144a:	f7ff f905 	bl	8000658 <main>
  bx lr
 800144e:	4770      	bx	lr
  ldr r0, =_sdata
 8001450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001454:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001458:	08002afc 	.word	0x08002afc
  ldr r2, =_sbss
 800145c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001460:	2000010c 	.word	0x2000010c

08001464 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001464:	e7fe      	b.n	8001464 <ADC1_2_IRQHandler>
	...

08001468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <HAL_Init+0x28>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a07      	ldr	r2, [pc, #28]	; (8001490 <HAL_Init+0x28>)
 8001472:	f043 0310 	orr.w	r3, r3, #16
 8001476:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001478:	2003      	movs	r0, #3
 800147a:	f000 f923 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800147e:	200f      	movs	r0, #15
 8001480:	f000 f808 	bl	8001494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001484:	f7ff fbb4 	bl	8000bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40022000 	.word	0x40022000

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800149c:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <HAL_InitTick+0x54>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_InitTick+0x58>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f93b 	bl	800172e <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	e00e      	b.n	80014e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b0f      	cmp	r3, #15
 80014c6:	d80a      	bhi.n	80014de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c8:	2200      	movs	r2, #0
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f000 f903 	bl	80016da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d4:	4a06      	ldr	r2, [pc, #24]	; (80014f0 <HAL_InitTick+0x5c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014da:	2300      	movs	r3, #0
 80014dc:	e000      	b.n	80014e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000044 	.word	0x20000044
 80014ec:	20000068 	.word	0x20000068
 80014f0:	20000064 	.word	0x20000064

080014f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <HAL_IncTick+0x1c>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_IncTick+0x20>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4413      	add	r3, r2
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <HAL_IncTick+0x20>)
 8001506:	6013      	str	r3, [r2, #0]
}
 8001508:	bf00      	nop
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr
 8001510:	20000068 	.word	0x20000068
 8001514:	20000108 	.word	0x20000108

08001518 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  return uwTick;
 800151c:	4b02      	ldr	r3, [pc, #8]	; (8001528 <HAL_GetTick+0x10>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	20000108 	.word	0x20000108

0800152c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800153c:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001548:	4013      	ands	r3, r2
 800154a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001554:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001558:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800155c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800155e:	4a04      	ldr	r2, [pc, #16]	; (8001570 <__NVIC_SetPriorityGrouping+0x44>)
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	60d3      	str	r3, [r2, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <__NVIC_GetPriorityGrouping+0x18>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f003 0307 	and.w	r3, r3, #7
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	e000ed00 	.word	0xe000ed00

08001590 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db0b      	blt.n	80015ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	f003 021f 	and.w	r2, r3, #31
 80015a8:	4906      	ldr	r1, [pc, #24]	; (80015c4 <__NVIC_EnableIRQ+0x34>)
 80015aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ae:	095b      	lsrs	r3, r3, #5
 80015b0:	2001      	movs	r0, #1
 80015b2:	fa00 f202 	lsl.w	r2, r0, r2
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	e000e100 	.word	0xe000e100

080015c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	6039      	str	r1, [r7, #0]
 80015d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	db0a      	blt.n	80015f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	490c      	ldr	r1, [pc, #48]	; (8001614 <__NVIC_SetPriority+0x4c>)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	0112      	lsls	r2, r2, #4
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	440b      	add	r3, r1
 80015ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f0:	e00a      	b.n	8001608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	4908      	ldr	r1, [pc, #32]	; (8001618 <__NVIC_SetPriority+0x50>)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	3b04      	subs	r3, #4
 8001600:	0112      	lsls	r2, r2, #4
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	440b      	add	r3, r1
 8001606:	761a      	strb	r2, [r3, #24]
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000e100 	.word	0xe000e100
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	; 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f1c3 0307 	rsb	r3, r3, #7
 8001636:	2b04      	cmp	r3, #4
 8001638:	bf28      	it	cs
 800163a:	2304      	movcs	r3, #4
 800163c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3304      	adds	r3, #4
 8001642:	2b06      	cmp	r3, #6
 8001644:	d902      	bls.n	800164c <NVIC_EncodePriority+0x30>
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3b03      	subs	r3, #3
 800164a:	e000      	b.n	800164e <NVIC_EncodePriority+0x32>
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	f04f 32ff 	mov.w	r2, #4294967295
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43da      	mvns	r2, r3
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	401a      	ands	r2, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001664:	f04f 31ff 	mov.w	r1, #4294967295
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	fa01 f303 	lsl.w	r3, r1, r3
 800166e:	43d9      	mvns	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	4313      	orrs	r3, r2
         );
}
 8001676:	4618      	mov	r0, r3
 8001678:	3724      	adds	r7, #36	; 0x24
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001690:	d301      	bcc.n	8001696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001692:	2301      	movs	r3, #1
 8001694:	e00f      	b.n	80016b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001696:	4a0a      	ldr	r2, [pc, #40]	; (80016c0 <SysTick_Config+0x40>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800169e:	210f      	movs	r1, #15
 80016a0:	f04f 30ff 	mov.w	r0, #4294967295
 80016a4:	f7ff ff90 	bl	80015c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a8:	4b05      	ldr	r3, [pc, #20]	; (80016c0 <SysTick_Config+0x40>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ae:	4b04      	ldr	r3, [pc, #16]	; (80016c0 <SysTick_Config+0x40>)
 80016b0:	2207      	movs	r2, #7
 80016b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	e000e010 	.word	0xe000e010

080016c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff ff2d 	bl	800152c <__NVIC_SetPriorityGrouping>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016da:	b580      	push	{r7, lr}
 80016dc:	b086      	sub	sp, #24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	4603      	mov	r3, r0
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
 80016e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016ec:	f7ff ff42 	bl	8001574 <__NVIC_GetPriorityGrouping>
 80016f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	68b9      	ldr	r1, [r7, #8]
 80016f6:	6978      	ldr	r0, [r7, #20]
 80016f8:	f7ff ff90 	bl	800161c <NVIC_EncodePriority>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ff5f 	bl	80015c8 <__NVIC_SetPriority>
}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff35 	bl	8001590 <__NVIC_EnableIRQ>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff ffa2 	bl	8001680 <SysTick_Config>
 800173c:	4603      	mov	r3, r0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b08b      	sub	sp, #44	; 0x2c
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175a:	e148      	b.n	80019ee <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800175c:	2201      	movs	r2, #1
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	69fa      	ldr	r2, [r7, #28]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	429a      	cmp	r2, r3
 8001776:	f040 8137 	bne.w	80019e8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	4aa3      	ldr	r2, [pc, #652]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d05e      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 8001784:	4aa1      	ldr	r2, [pc, #644]	; (8001a0c <HAL_GPIO_Init+0x2c4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d875      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 800178a:	4aa1      	ldr	r2, [pc, #644]	; (8001a10 <HAL_GPIO_Init+0x2c8>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d058      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 8001790:	4a9f      	ldr	r2, [pc, #636]	; (8001a10 <HAL_GPIO_Init+0x2c8>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d86f      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 8001796:	4a9f      	ldr	r2, [pc, #636]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d052      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 800179c:	4a9d      	ldr	r2, [pc, #628]	; (8001a14 <HAL_GPIO_Init+0x2cc>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d869      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017a2:	4a9d      	ldr	r2, [pc, #628]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d04c      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 80017a8:	4a9b      	ldr	r2, [pc, #620]	; (8001a18 <HAL_GPIO_Init+0x2d0>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d863      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017ae:	4a9b      	ldr	r2, [pc, #620]	; (8001a1c <HAL_GPIO_Init+0x2d4>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d046      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
 80017b4:	4a99      	ldr	r2, [pc, #612]	; (8001a1c <HAL_GPIO_Init+0x2d4>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d85d      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017ba:	2b12      	cmp	r3, #18
 80017bc:	d82a      	bhi.n	8001814 <HAL_GPIO_Init+0xcc>
 80017be:	2b12      	cmp	r3, #18
 80017c0:	d859      	bhi.n	8001876 <HAL_GPIO_Init+0x12e>
 80017c2:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <HAL_GPIO_Init+0x80>)
 80017c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c8:	08001843 	.word	0x08001843
 80017cc:	0800181d 	.word	0x0800181d
 80017d0:	0800182f 	.word	0x0800182f
 80017d4:	08001871 	.word	0x08001871
 80017d8:	08001877 	.word	0x08001877
 80017dc:	08001877 	.word	0x08001877
 80017e0:	08001877 	.word	0x08001877
 80017e4:	08001877 	.word	0x08001877
 80017e8:	08001877 	.word	0x08001877
 80017ec:	08001877 	.word	0x08001877
 80017f0:	08001877 	.word	0x08001877
 80017f4:	08001877 	.word	0x08001877
 80017f8:	08001877 	.word	0x08001877
 80017fc:	08001877 	.word	0x08001877
 8001800:	08001877 	.word	0x08001877
 8001804:	08001877 	.word	0x08001877
 8001808:	08001877 	.word	0x08001877
 800180c:	08001825 	.word	0x08001825
 8001810:	08001839 	.word	0x08001839
 8001814:	4a82      	ldr	r2, [pc, #520]	; (8001a20 <HAL_GPIO_Init+0x2d8>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d013      	beq.n	8001842 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800181a:	e02c      	b.n	8001876 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	623b      	str	r3, [r7, #32]
          break;
 8001822:	e029      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	3304      	adds	r3, #4
 800182a:	623b      	str	r3, [r7, #32]
          break;
 800182c:	e024      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	3308      	adds	r3, #8
 8001834:	623b      	str	r3, [r7, #32]
          break;
 8001836:	e01f      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	330c      	adds	r3, #12
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e01a      	b.n	8001878 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d102      	bne.n	8001850 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800184a:	2304      	movs	r3, #4
 800184c:	623b      	str	r3, [r7, #32]
          break;
 800184e:	e013      	b.n	8001878 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d105      	bne.n	8001864 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001858:	2308      	movs	r3, #8
 800185a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	611a      	str	r2, [r3, #16]
          break;
 8001862:	e009      	b.n	8001878 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001864:	2308      	movs	r3, #8
 8001866:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	615a      	str	r2, [r3, #20]
          break;
 800186e:	e003      	b.n	8001878 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001870:	2300      	movs	r3, #0
 8001872:	623b      	str	r3, [r7, #32]
          break;
 8001874:	e000      	b.n	8001878 <HAL_GPIO_Init+0x130>
          break;
 8001876:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2bff      	cmp	r3, #255	; 0xff
 800187c:	d801      	bhi.n	8001882 <HAL_GPIO_Init+0x13a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	e001      	b.n	8001886 <HAL_GPIO_Init+0x13e>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3304      	adds	r3, #4
 8001886:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	2bff      	cmp	r3, #255	; 0xff
 800188c:	d802      	bhi.n	8001894 <HAL_GPIO_Init+0x14c>
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	e002      	b.n	800189a <HAL_GPIO_Init+0x152>
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	3b08      	subs	r3, #8
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	210f      	movs	r1, #15
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	fa01 f303 	lsl.w	r3, r1, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	401a      	ands	r2, r3
 80018ac:	6a39      	ldr	r1, [r7, #32]
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	431a      	orrs	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 8090 	beq.w	80019e8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018c8:	4b56      	ldr	r3, [pc, #344]	; (8001a24 <HAL_GPIO_Init+0x2dc>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a55      	ldr	r2, [pc, #340]	; (8001a24 <HAL_GPIO_Init+0x2dc>)
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b53      	ldr	r3, [pc, #332]	; (8001a24 <HAL_GPIO_Init+0x2dc>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0301 	and.w	r3, r3, #1
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018e0:	4a51      	ldr	r2, [pc, #324]	; (8001a28 <HAL_GPIO_Init+0x2e0>)
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	089b      	lsrs	r3, r3, #2
 80018e6:	3302      	adds	r3, #2
 80018e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	220f      	movs	r2, #15
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	4013      	ands	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a49      	ldr	r2, [pc, #292]	; (8001a2c <HAL_GPIO_Init+0x2e4>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d00d      	beq.n	8001928 <HAL_GPIO_Init+0x1e0>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a48      	ldr	r2, [pc, #288]	; (8001a30 <HAL_GPIO_Init+0x2e8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d007      	beq.n	8001924 <HAL_GPIO_Init+0x1dc>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a47      	ldr	r2, [pc, #284]	; (8001a34 <HAL_GPIO_Init+0x2ec>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d101      	bne.n	8001920 <HAL_GPIO_Init+0x1d8>
 800191c:	2302      	movs	r3, #2
 800191e:	e004      	b.n	800192a <HAL_GPIO_Init+0x1e2>
 8001920:	2303      	movs	r3, #3
 8001922:	e002      	b.n	800192a <HAL_GPIO_Init+0x1e2>
 8001924:	2301      	movs	r3, #1
 8001926:	e000      	b.n	800192a <HAL_GPIO_Init+0x1e2>
 8001928:	2300      	movs	r3, #0
 800192a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800192c:	f002 0203 	and.w	r2, r2, #3
 8001930:	0092      	lsls	r2, r2, #2
 8001932:	4093      	lsls	r3, r2
 8001934:	68fa      	ldr	r2, [r7, #12]
 8001936:	4313      	orrs	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800193a:	493b      	ldr	r1, [pc, #236]	; (8001a28 <HAL_GPIO_Init+0x2e0>)
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	3302      	adds	r3, #2
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d006      	beq.n	8001962 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001954:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4937      	ldr	r1, [pc, #220]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	600b      	str	r3, [r1, #0]
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001962:	4b35      	ldr	r3, [pc, #212]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	43db      	mvns	r3, r3
 800196a:	4933      	ldr	r1, [pc, #204]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 800196c:	4013      	ands	r3, r2
 800196e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800197c:	4b2e      	ldr	r3, [pc, #184]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 800197e:	685a      	ldr	r2, [r3, #4]
 8001980:	492d      	ldr	r1, [pc, #180]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800198a:	4b2b      	ldr	r3, [pc, #172]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	43db      	mvns	r3, r3
 8001992:	4929      	ldr	r1, [pc, #164]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 8001994:	4013      	ands	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d006      	beq.n	80019b2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019a4:	4b24      	ldr	r3, [pc, #144]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	4923      	ldr	r1, [pc, #140]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]
 80019b0:	e006      	b.n	80019c0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019b2:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019b4:	689a      	ldr	r2, [r3, #8]
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	491f      	ldr	r1, [pc, #124]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019bc:	4013      	ands	r3, r2
 80019be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019cc:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019ce:	68da      	ldr	r2, [r3, #12]
 80019d0:	4919      	ldr	r1, [pc, #100]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	60cb      	str	r3, [r1, #12]
 80019d8:	e006      	b.n	80019e8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	4915      	ldr	r1, [pc, #84]	; (8001a38 <HAL_GPIO_Init+0x2f0>)
 80019e4:	4013      	ands	r3, r2
 80019e6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80019e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ea:	3301      	adds	r3, #1
 80019ec:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f47f aeaf 	bne.w	800175c <HAL_GPIO_Init+0x14>
  }
}
 80019fe:	bf00      	nop
 8001a00:	bf00      	nop
 8001a02:	372c      	adds	r7, #44	; 0x2c
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	10320000 	.word	0x10320000
 8001a10:	10310000 	.word	0x10310000
 8001a14:	10220000 	.word	0x10220000
 8001a18:	10210000 	.word	0x10210000
 8001a1c:	10120000 	.word	0x10120000
 8001a20:	10110000 	.word	0x10110000
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40010000 	.word	0x40010000
 8001a2c:	40010800 	.word	0x40010800
 8001a30:	40010c00 	.word	0x40010c00
 8001a34:	40011000 	.word	0x40011000
 8001a38:	40010400 	.word	0x40010400

08001a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	460b      	mov	r3, r1
 8001a46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d002      	beq.n	8001a5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a54:	2301      	movs	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
 8001a58:	e001      	b.n	8001a5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr

08001a6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	460b      	mov	r3, r1
 8001a74:	807b      	strh	r3, [r7, #2]
 8001a76:	4613      	mov	r3, r2
 8001a78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a7a:	787b      	ldrb	r3, [r7, #1]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a80:	887a      	ldrh	r2, [r7, #2]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a86:	e003      	b.n	8001a90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a88:	887b      	ldrh	r3, [r7, #2]
 8001a8a:	041a      	lsls	r2, r3, #16
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	611a      	str	r2, [r3, #16]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr

08001a9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aac:	887a      	ldrh	r2, [r7, #2]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	041a      	lsls	r2, r3, #16
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	43d9      	mvns	r1, r3
 8001ab8:	887b      	ldrh	r3, [r7, #2]
 8001aba:	400b      	ands	r3, r1
 8001abc:	431a      	orrs	r2, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	611a      	str	r2, [r3, #16]
}
 8001ac2:	bf00      	nop
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e26c      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 8087 	beq.w	8001bfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001aec:	4b92      	ldr	r3, [pc, #584]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 030c 	and.w	r3, r3, #12
 8001af4:	2b04      	cmp	r3, #4
 8001af6:	d00c      	beq.n	8001b12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001af8:	4b8f      	ldr	r3, [pc, #572]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 030c 	and.w	r3, r3, #12
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d112      	bne.n	8001b2a <HAL_RCC_OscConfig+0x5e>
 8001b04:	4b8c      	ldr	r3, [pc, #560]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b10:	d10b      	bne.n	8001b2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b12:	4b89      	ldr	r3, [pc, #548]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d06c      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x12c>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d168      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e246      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b32:	d106      	bne.n	8001b42 <HAL_RCC_OscConfig+0x76>
 8001b34:	4b80      	ldr	r3, [pc, #512]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a7f      	ldr	r2, [pc, #508]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b3e:	6013      	str	r3, [r2, #0]
 8001b40:	e02e      	b.n	8001ba0 <HAL_RCC_OscConfig+0xd4>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x98>
 8001b4a:	4b7b      	ldr	r3, [pc, #492]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a7a      	ldr	r2, [pc, #488]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	4b78      	ldr	r3, [pc, #480]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a77      	ldr	r2, [pc, #476]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e01d      	b.n	8001ba0 <HAL_RCC_OscConfig+0xd4>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0xbc>
 8001b6e:	4b72      	ldr	r3, [pc, #456]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a71      	ldr	r2, [pc, #452]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b6f      	ldr	r3, [pc, #444]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a6e      	ldr	r2, [pc, #440]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e00b      	b.n	8001ba0 <HAL_RCC_OscConfig+0xd4>
 8001b88:	4b6b      	ldr	r3, [pc, #428]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a6a      	ldr	r2, [pc, #424]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b92:	6013      	str	r3, [r2, #0]
 8001b94:	4b68      	ldr	r3, [pc, #416]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a67      	ldr	r2, [pc, #412]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d013      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba8:	f7ff fcb6 	bl	8001518 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	e008      	b.n	8001bc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fcb2 	bl	8001518 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b64      	cmp	r3, #100	; 0x64
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e1fa      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc2:	4b5d      	ldr	r3, [pc, #372]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d0f0      	beq.n	8001bb0 <HAL_RCC_OscConfig+0xe4>
 8001bce:	e014      	b.n	8001bfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fca2 	bl	8001518 <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd8:	f7ff fc9e 	bl	8001518 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b64      	cmp	r3, #100	; 0x64
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e1e6      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bea:	4b53      	ldr	r3, [pc, #332]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1f0      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x10c>
 8001bf6:	e000      	b.n	8001bfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d063      	beq.n	8001cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c06:	4b4c      	ldr	r3, [pc, #304]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f003 030c 	and.w	r3, r3, #12
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00b      	beq.n	8001c2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c12:	4b49      	ldr	r3, [pc, #292]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	d11c      	bne.n	8001c58 <HAL_RCC_OscConfig+0x18c>
 8001c1e:	4b46      	ldr	r3, [pc, #280]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d116      	bne.n	8001c58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c2a:	4b43      	ldr	r3, [pc, #268]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <HAL_RCC_OscConfig+0x176>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d001      	beq.n	8001c42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e1ba      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c42:	4b3d      	ldr	r3, [pc, #244]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	4939      	ldr	r1, [pc, #228]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c56:	e03a      	b.n	8001cce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d020      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c60:	4b36      	ldr	r3, [pc, #216]	; (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001c62:	2201      	movs	r2, #1
 8001c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c66:	f7ff fc57 	bl	8001518 <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c6e:	f7ff fc53 	bl	8001518 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e19b      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c80:	4b2d      	ldr	r3, [pc, #180]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	4927      	ldr	r1, [pc, #156]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	600b      	str	r3, [r1, #0]
 8001ca0:	e015      	b.n	8001cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ca2:	4b26      	ldr	r3, [pc, #152]	; (8001d3c <HAL_RCC_OscConfig+0x270>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff fc36 	bl	8001518 <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb0:	f7ff fc32 	bl	8001518 <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e17a      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1f0      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d03a      	beq.n	8001d50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d019      	beq.n	8001d16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ce2:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <HAL_RCC_OscConfig+0x274>)
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce8:	f7ff fc16 	bl	8001518 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf0:	f7ff fc12 	bl	8001518 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e15a      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <HAL_RCC_OscConfig+0x26c>)
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0f0      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f000 faa6 	bl	8002260 <RCC_Delay>
 8001d14:	e01c      	b.n	8001d50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d16:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <HAL_RCC_OscConfig+0x274>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d1c:	f7ff fbfc 	bl	8001518 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d22:	e00f      	b.n	8001d44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d24:	f7ff fbf8 	bl	8001518 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d908      	bls.n	8001d44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e140      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
 8001d36:	bf00      	nop
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	42420000 	.word	0x42420000
 8001d40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d44:	4b9e      	ldr	r3, [pc, #632]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e9      	bne.n	8001d24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0304 	and.w	r3, r3, #4
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f000 80a6 	beq.w	8001eaa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d62:	4b97      	ldr	r3, [pc, #604]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10d      	bne.n	8001d8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	4b94      	ldr	r3, [pc, #592]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	69db      	ldr	r3, [r3, #28]
 8001d72:	4a93      	ldr	r2, [pc, #588]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d78:	61d3      	str	r3, [r2, #28]
 8001d7a:	4b91      	ldr	r3, [pc, #580]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d86:	2301      	movs	r3, #1
 8001d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8a:	4b8e      	ldr	r3, [pc, #568]	; (8001fc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d118      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d96:	4b8b      	ldr	r3, [pc, #556]	; (8001fc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a8a      	ldr	r2, [pc, #552]	; (8001fc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001da2:	f7ff fbb9 	bl	8001518 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001daa:	f7ff fbb5 	bl	8001518 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b64      	cmp	r3, #100	; 0x64
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e0fd      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dbc:	4b81      	ldr	r3, [pc, #516]	; (8001fc4 <HAL_RCC_OscConfig+0x4f8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0f0      	beq.n	8001daa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d106      	bne.n	8001dde <HAL_RCC_OscConfig+0x312>
 8001dd0:	4b7b      	ldr	r3, [pc, #492]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4a7a      	ldr	r2, [pc, #488]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	6213      	str	r3, [r2, #32]
 8001ddc:	e02d      	b.n	8001e3a <HAL_RCC_OscConfig+0x36e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10c      	bne.n	8001e00 <HAL_RCC_OscConfig+0x334>
 8001de6:	4b76      	ldr	r3, [pc, #472]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	4a75      	ldr	r2, [pc, #468]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	6213      	str	r3, [r2, #32]
 8001df2:	4b73      	ldr	r3, [pc, #460]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	6a1b      	ldr	r3, [r3, #32]
 8001df6:	4a72      	ldr	r2, [pc, #456]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001df8:	f023 0304 	bic.w	r3, r3, #4
 8001dfc:	6213      	str	r3, [r2, #32]
 8001dfe:	e01c      	b.n	8001e3a <HAL_RCC_OscConfig+0x36e>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	2b05      	cmp	r3, #5
 8001e06:	d10c      	bne.n	8001e22 <HAL_RCC_OscConfig+0x356>
 8001e08:	4b6d      	ldr	r3, [pc, #436]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	4a6c      	ldr	r2, [pc, #432]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	6213      	str	r3, [r2, #32]
 8001e14:	4b6a      	ldr	r3, [pc, #424]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	4a69      	ldr	r2, [pc, #420]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6213      	str	r3, [r2, #32]
 8001e20:	e00b      	b.n	8001e3a <HAL_RCC_OscConfig+0x36e>
 8001e22:	4b67      	ldr	r3, [pc, #412]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e24:	6a1b      	ldr	r3, [r3, #32]
 8001e26:	4a66      	ldr	r2, [pc, #408]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e28:	f023 0301 	bic.w	r3, r3, #1
 8001e2c:	6213      	str	r3, [r2, #32]
 8001e2e:	4b64      	ldr	r3, [pc, #400]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	4a63      	ldr	r2, [pc, #396]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e34:	f023 0304 	bic.w	r3, r3, #4
 8001e38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d015      	beq.n	8001e6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e42:	f7ff fb69 	bl	8001518 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e48:	e00a      	b.n	8001e60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e4a:	f7ff fb65 	bl	8001518 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e0ab      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e60:	4b57      	ldr	r3, [pc, #348]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0ee      	beq.n	8001e4a <HAL_RCC_OscConfig+0x37e>
 8001e6c:	e014      	b.n	8001e98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6e:	f7ff fb53 	bl	8001518 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7ff fb4f 	bl	8001518 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e095      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8c:	4b4c      	ldr	r3, [pc, #304]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1ee      	bne.n	8001e76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e98:	7dfb      	ldrb	r3, [r7, #23]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d105      	bne.n	8001eaa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9e:	4b48      	ldr	r3, [pc, #288]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	4a47      	ldr	r2, [pc, #284]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ea4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 8081 	beq.w	8001fb6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eb4:	4b42      	ldr	r3, [pc, #264]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 030c 	and.w	r3, r3, #12
 8001ebc:	2b08      	cmp	r3, #8
 8001ebe:	d061      	beq.n	8001f84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d146      	bne.n	8001f56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec8:	4b3f      	ldr	r3, [pc, #252]	; (8001fc8 <HAL_RCC_OscConfig+0x4fc>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ece:	f7ff fb23 	bl	8001518 <HAL_GetTick>
 8001ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed4:	e008      	b.n	8001ee8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ed6:	f7ff fb1f 	bl	8001518 <HAL_GetTick>
 8001eda:	4602      	mov	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d901      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	e067      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee8:	4b35      	ldr	r3, [pc, #212]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1f0      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001efc:	d108      	bne.n	8001f10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001efe:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	492d      	ldr	r1, [pc, #180]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f10:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a19      	ldr	r1, [r3, #32]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f20:	430b      	orrs	r3, r1
 8001f22:	4927      	ldr	r1, [pc, #156]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f28:	4b27      	ldr	r3, [pc, #156]	; (8001fc8 <HAL_RCC_OscConfig+0x4fc>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2e:	f7ff faf3 	bl	8001518 <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f36:	f7ff faef 	bl	8001518 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e037      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x46a>
 8001f54:	e02f      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f56:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <HAL_RCC_OscConfig+0x4fc>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5c:	f7ff fadc 	bl	8001518 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f64:	f7ff fad8 	bl	8001518 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e020      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f76:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x498>
 8001f82:	e018      	b.n	8001fb6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	69db      	ldr	r3, [r3, #28]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e013      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f90:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <HAL_RCC_OscConfig+0x4f4>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a1b      	ldr	r3, [r3, #32]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d106      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d001      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40007000 	.word	0x40007000
 8001fc8:	42420060 	.word	0x42420060

08001fcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e0d0      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b6a      	ldr	r3, [pc, #424]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d910      	bls.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b67      	ldr	r3, [pc, #412]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 0207 	bic.w	r2, r3, #7
 8001ff6:	4965      	ldr	r1, [pc, #404]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b63      	ldr	r3, [pc, #396]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0b8      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002028:	4b59      	ldr	r3, [pc, #356]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4a58      	ldr	r2, [pc, #352]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800202e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002032:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002040:	4b53      	ldr	r3, [pc, #332]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a52      	ldr	r2, [pc, #328]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002046:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800204a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204c:	4b50      	ldr	r3, [pc, #320]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	494d      	ldr	r1, [pc, #308]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d040      	beq.n	80020ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b47      	ldr	r3, [pc, #284]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d115      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e07f      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208a:	4b41      	ldr	r3, [pc, #260]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e073      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209a:	4b3d      	ldr	r3, [pc, #244]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e06b      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020aa:	4b39      	ldr	r3, [pc, #228]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f023 0203 	bic.w	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	4936      	ldr	r1, [pc, #216]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020bc:	f7ff fa2c 	bl	8001518 <HAL_GetTick>
 80020c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c2:	e00a      	b.n	80020da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c4:	f7ff fa28 	bl	8001518 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e053      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	4b2d      	ldr	r3, [pc, #180]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 020c 	and.w	r2, r3, #12
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d1eb      	bne.n	80020c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020ec:	4b27      	ldr	r3, [pc, #156]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0307 	and.w	r3, r3, #7
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d210      	bcs.n	800211c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b24      	ldr	r3, [pc, #144]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f023 0207 	bic.w	r2, r3, #7
 8002102:	4922      	ldr	r1, [pc, #136]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b20      	ldr	r3, [pc, #128]	; (800218c <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e032      	b.n	8002182 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4916      	ldr	r1, [pc, #88]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002136:	4313      	orrs	r3, r2
 8002138:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d009      	beq.n	800215a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	490e      	ldr	r1, [pc, #56]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800215a:	f000 f821 	bl	80021a0 <HAL_RCC_GetSysClockFreq>
 800215e:	4602      	mov	r2, r0
 8002160:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	490a      	ldr	r1, [pc, #40]	; (8002194 <HAL_RCC_ClockConfig+0x1c8>)
 800216c:	5ccb      	ldrb	r3, [r1, r3]
 800216e:	fa22 f303 	lsr.w	r3, r2, r3
 8002172:	4a09      	ldr	r2, [pc, #36]	; (8002198 <HAL_RCC_ClockConfig+0x1cc>)
 8002174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <HAL_RCC_ClockConfig+0x1d0>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff f98a 	bl	8001494 <HAL_InitTick>

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40022000 	.word	0x40022000
 8002190:	40021000 	.word	0x40021000
 8002194:	08002ae4 	.word	0x08002ae4
 8002198:	20000044 	.word	0x20000044
 800219c:	20000064 	.word	0x20000064

080021a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a0:	b490      	push	{r4, r7}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80021a6:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <HAL_RCC_GetSysClockFreq+0xb0>)
 80021a8:	1d3c      	adds	r4, r7, #4
 80021aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021b0:	f240 2301 	movw	r3, #513	; 0x201
 80021b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021ca:	4b22      	ldr	r3, [pc, #136]	; (8002254 <HAL_RCC_GetSysClockFreq+0xb4>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d002      	beq.n	80021e0 <HAL_RCC_GetSysClockFreq+0x40>
 80021da:	2b08      	cmp	r3, #8
 80021dc:	d003      	beq.n	80021e6 <HAL_RCC_GetSysClockFreq+0x46>
 80021de:	e02d      	b.n	800223c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80021e2:	623b      	str	r3, [r7, #32]
      break;
 80021e4:	e02d      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	0c9b      	lsrs	r3, r3, #18
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021f2:	4413      	add	r3, r2
 80021f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80021f8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d013      	beq.n	800222c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002204:	4b13      	ldr	r3, [pc, #76]	; (8002254 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	0c5b      	lsrs	r3, r3, #17
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002212:	4413      	add	r3, r2
 8002214:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002218:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	4a0e      	ldr	r2, [pc, #56]	; (8002258 <HAL_RCC_GetSysClockFreq+0xb8>)
 800221e:	fb02 f203 	mul.w	r2, r2, r3
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	fbb2 f3f3 	udiv	r3, r2, r3
 8002228:	627b      	str	r3, [r7, #36]	; 0x24
 800222a:	e004      	b.n	8002236 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	4a0b      	ldr	r2, [pc, #44]	; (800225c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002230:	fb02 f303 	mul.w	r3, r2, r3
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	623b      	str	r3, [r7, #32]
      break;
 800223a:	e002      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_RCC_GetSysClockFreq+0xb8>)
 800223e:	623b      	str	r3, [r7, #32]
      break;
 8002240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002242:	6a3b      	ldr	r3, [r7, #32]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3728      	adds	r7, #40	; 0x28
 8002248:	46bd      	mov	sp, r7
 800224a:	bc90      	pop	{r4, r7}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	08002ad4 	.word	0x08002ad4
 8002254:	40021000 	.word	0x40021000
 8002258:	007a1200 	.word	0x007a1200
 800225c:	003d0900 	.word	0x003d0900

08002260 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002268:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <RCC_Delay+0x34>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0a      	ldr	r2, [pc, #40]	; (8002298 <RCC_Delay+0x38>)
 800226e:	fba2 2303 	umull	r2, r3, r2, r3
 8002272:	0a5b      	lsrs	r3, r3, #9
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	fb02 f303 	mul.w	r3, r2, r3
 800227a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800227c:	bf00      	nop
  }
  while (Delay --);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	1e5a      	subs	r2, r3, #1
 8002282:	60fa      	str	r2, [r7, #12]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1f9      	bne.n	800227c <RCC_Delay+0x1c>
}
 8002288:	bf00      	nop
 800228a:	bf00      	nop
 800228c:	3714      	adds	r7, #20
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr
 8002294:	20000044 	.word	0x20000044
 8002298:	10624dd3 	.word	0x10624dd3

0800229c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e041      	b.n	8002332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d106      	bne.n	80022c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7fe fcc6 	bl	8000c54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3304      	adds	r3, #4
 80022d8:	4619      	mov	r1, r3
 80022da:	4610      	mov	r0, r2
 80022dc:	f000 fa6a 	bl	80027b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2201      	movs	r2, #1
 8002304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b01      	cmp	r3, #1
 800234e:	d001      	beq.n	8002354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e035      	b.n	80023c0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2202      	movs	r2, #2
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a16      	ldr	r2, [pc, #88]	; (80023cc <HAL_TIM_Base_Start_IT+0x90>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d009      	beq.n	800238a <HAL_TIM_Base_Start_IT+0x4e>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800237e:	d004      	beq.n	800238a <HAL_TIM_Base_Start_IT+0x4e>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a12      	ldr	r2, [pc, #72]	; (80023d0 <HAL_TIM_Base_Start_IT+0x94>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d111      	bne.n	80023ae <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 0307 	and.w	r3, r3, #7
 8002394:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b06      	cmp	r3, #6
 800239a:	d010      	beq.n	80023be <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0201 	orr.w	r2, r2, #1
 80023aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ac:	e007      	b.n	80023be <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0201 	orr.w	r2, r2, #1
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3714      	adds	r7, #20
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40012c00 	.word	0x40012c00
 80023d0:	40000400 	.word	0x40000400

080023d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d122      	bne.n	8002430 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d11b      	bne.n	8002430 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f06f 0202 	mvn.w	r2, #2
 8002400:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f9b1 	bl	800277e <HAL_TIM_IC_CaptureCallback>
 800241c:	e005      	b.n	800242a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f9a4 	bl	800276c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f9b3 	bl	8002790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	2b04      	cmp	r3, #4
 800243c:	d122      	bne.n	8002484 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b04      	cmp	r3, #4
 800244a:	d11b      	bne.n	8002484 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f06f 0204 	mvn.w	r2, #4
 8002454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2202      	movs	r2, #2
 800245a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f987 	bl	800277e <HAL_TIM_IC_CaptureCallback>
 8002470:	e005      	b.n	800247e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f97a 	bl	800276c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f989 	bl	8002790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b08      	cmp	r3, #8
 8002490:	d122      	bne.n	80024d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	2b08      	cmp	r3, #8
 800249e:	d11b      	bne.n	80024d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0208 	mvn.w	r2, #8
 80024a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2204      	movs	r2, #4
 80024ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 0303 	and.w	r3, r3, #3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f95d 	bl	800277e <HAL_TIM_IC_CaptureCallback>
 80024c4:	e005      	b.n	80024d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f950 	bl	800276c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	f000 f95f 	bl	8002790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b10      	cmp	r3, #16
 80024e4:	d122      	bne.n	800252c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	2b10      	cmp	r3, #16
 80024f2:	d11b      	bne.n	800252c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f06f 0210 	mvn.w	r2, #16
 80024fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2208      	movs	r2, #8
 8002502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f933 	bl	800277e <HAL_TIM_IC_CaptureCallback>
 8002518:	e005      	b.n	8002526 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f926 	bl	800276c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 f935 	bl	8002790 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691b      	ldr	r3, [r3, #16]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b01      	cmp	r3, #1
 8002538:	d10e      	bne.n	8002558 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b01      	cmp	r3, #1
 8002546:	d107      	bne.n	8002558 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f06f 0201 	mvn.w	r2, #1
 8002550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7fe fa6e 	bl	8000a34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002562:	2b80      	cmp	r3, #128	; 0x80
 8002564:	d10e      	bne.n	8002584 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002570:	2b80      	cmp	r3, #128	; 0x80
 8002572:	d107      	bne.n	8002584 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800257c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 fa67 	bl	8002a52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258e:	2b40      	cmp	r3, #64	; 0x40
 8002590:	d10e      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259c:	2b40      	cmp	r3, #64	; 0x40
 800259e:	d107      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f8f9 	bl	80027a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	2b20      	cmp	r3, #32
 80025bc:	d10e      	bne.n	80025dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0320 	and.w	r3, r3, #32
 80025c8:	2b20      	cmp	r3, #32
 80025ca:	d107      	bne.n	80025dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0220 	mvn.w	r2, #32
 80025d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fa32 	bl	8002a40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_TIM_ConfigClockSource+0x18>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e0b3      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x180>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800261a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002622:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002634:	d03e      	beq.n	80026b4 <HAL_TIM_ConfigClockSource+0xd0>
 8002636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800263a:	f200 8087 	bhi.w	800274c <HAL_TIM_ConfigClockSource+0x168>
 800263e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002642:	f000 8085 	beq.w	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800264a:	d87f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 800264c:	2b70      	cmp	r3, #112	; 0x70
 800264e:	d01a      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0xa2>
 8002650:	2b70      	cmp	r3, #112	; 0x70
 8002652:	d87b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 8002654:	2b60      	cmp	r3, #96	; 0x60
 8002656:	d050      	beq.n	80026fa <HAL_TIM_ConfigClockSource+0x116>
 8002658:	2b60      	cmp	r3, #96	; 0x60
 800265a:	d877      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 800265c:	2b50      	cmp	r3, #80	; 0x50
 800265e:	d03c      	beq.n	80026da <HAL_TIM_ConfigClockSource+0xf6>
 8002660:	2b50      	cmp	r3, #80	; 0x50
 8002662:	d873      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 8002664:	2b40      	cmp	r3, #64	; 0x40
 8002666:	d058      	beq.n	800271a <HAL_TIM_ConfigClockSource+0x136>
 8002668:	2b40      	cmp	r3, #64	; 0x40
 800266a:	d86f      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 800266c:	2b30      	cmp	r3, #48	; 0x30
 800266e:	d064      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x156>
 8002670:	2b30      	cmp	r3, #48	; 0x30
 8002672:	d86b      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 8002674:	2b20      	cmp	r3, #32
 8002676:	d060      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x156>
 8002678:	2b20      	cmp	r3, #32
 800267a:	d867      	bhi.n	800274c <HAL_TIM_ConfigClockSource+0x168>
 800267c:	2b00      	cmp	r3, #0
 800267e:	d05c      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x156>
 8002680:	2b10      	cmp	r3, #16
 8002682:	d05a      	beq.n	800273a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002684:	e062      	b.n	800274c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6818      	ldr	r0, [r3, #0]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	6899      	ldr	r1, [r3, #8]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	f000 f95c 	bl	8002952 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	609a      	str	r2, [r3, #8]
      break;
 80026b2:	e04e      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6899      	ldr	r1, [r3, #8]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f000 f945 	bl	8002952 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026d6:	609a      	str	r2, [r3, #8]
      break;
 80026d8:	e03b      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6818      	ldr	r0, [r3, #0]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6859      	ldr	r1, [r3, #4]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	461a      	mov	r2, r3
 80026e8:	f000 f8bc 	bl	8002864 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2150      	movs	r1, #80	; 0x50
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 f913 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 80026f8:	e02b      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6818      	ldr	r0, [r3, #0]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	6859      	ldr	r1, [r3, #4]
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	461a      	mov	r2, r3
 8002708:	f000 f8da 	bl	80028c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2160      	movs	r1, #96	; 0x60
 8002712:	4618      	mov	r0, r3
 8002714:	f000 f903 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 8002718:	e01b      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6818      	ldr	r0, [r3, #0]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	6859      	ldr	r1, [r3, #4]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	461a      	mov	r2, r3
 8002728:	f000 f89c 	bl	8002864 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2140      	movs	r1, #64	; 0x40
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f8f3 	bl	800291e <TIM_ITRx_SetConfig>
      break;
 8002738:	e00b      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4619      	mov	r1, r3
 8002744:	4610      	mov	r0, r2
 8002746:	f000 f8ea 	bl	800291e <TIM_ITRx_SetConfig>
        break;
 800274a:	e002      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800274c:	bf00      	nop
 800274e:	e000      	b.n	8002752 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002750:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a25      	ldr	r2, [pc, #148]	; (800285c <TIM_Base_SetConfig+0xa8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d007      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027d2:	d003      	beq.n	80027dc <TIM_Base_SetConfig+0x28>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a22      	ldr	r2, [pc, #136]	; (8002860 <TIM_Base_SetConfig+0xac>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d108      	bne.n	80027ee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a1a      	ldr	r2, [pc, #104]	; (800285c <TIM_Base_SetConfig+0xa8>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027fc:	d003      	beq.n	8002806 <TIM_Base_SetConfig+0x52>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a17      	ldr	r2, [pc, #92]	; (8002860 <TIM_Base_SetConfig+0xac>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d108      	bne.n	8002818 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4313      	orrs	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a07      	ldr	r2, [pc, #28]	; (800285c <TIM_Base_SetConfig+0xa8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d103      	bne.n	800284c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691a      	ldr	r2, [r3, #16]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	615a      	str	r2, [r3, #20]
}
 8002852:	bf00      	nop
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr
 800285c:	40012c00 	.word	0x40012c00
 8002860:	40000400 	.word	0x40000400

08002864 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	f023 0201 	bic.w	r2, r3, #1
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800288e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f023 030a 	bic.w	r3, r3, #10
 80028a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	621a      	str	r2, [r3, #32]
}
 80028b6:	bf00      	nop
 80028b8:	371c      	adds	r7, #28
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	f023 0210 	bic.w	r2, r3, #16
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	031b      	lsls	r3, r3, #12
 80028f0:	697a      	ldr	r2, [r7, #20]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	621a      	str	r2, [r3, #32]
}
 8002914:	bf00      	nop
 8002916:	371c      	adds	r7, #28
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr

0800291e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800291e:	b480      	push	{r7}
 8002920:	b085      	sub	sp, #20
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002934:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	4313      	orrs	r3, r2
 800293c:	f043 0307 	orr.w	r3, r3, #7
 8002940:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	609a      	str	r2, [r3, #8]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr

08002952 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002952:	b480      	push	{r7}
 8002954:	b087      	sub	sp, #28
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800296c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	021a      	lsls	r2, r3, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	431a      	orrs	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	4313      	orrs	r3, r2
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4313      	orrs	r3, r2
 800297e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	609a      	str	r2, [r3, #8]
}
 8002986:	bf00      	nop
 8002988:	371c      	adds	r7, #28
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e041      	b.n	8002a2c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f4:	d004      	beq.n	8002a00 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d10c      	bne.n	8002a1a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40012c00 	.word	0x40012c00
 8002a3c:	40000400 	.word	0x40000400

08002a40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <__libc_init_array>:
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	2600      	movs	r6, #0
 8002a68:	4d0c      	ldr	r5, [pc, #48]	; (8002a9c <__libc_init_array+0x38>)
 8002a6a:	4c0d      	ldr	r4, [pc, #52]	; (8002aa0 <__libc_init_array+0x3c>)
 8002a6c:	1b64      	subs	r4, r4, r5
 8002a6e:	10a4      	asrs	r4, r4, #2
 8002a70:	42a6      	cmp	r6, r4
 8002a72:	d109      	bne.n	8002a88 <__libc_init_array+0x24>
 8002a74:	f000 f822 	bl	8002abc <_init>
 8002a78:	2600      	movs	r6, #0
 8002a7a:	4d0a      	ldr	r5, [pc, #40]	; (8002aa4 <__libc_init_array+0x40>)
 8002a7c:	4c0a      	ldr	r4, [pc, #40]	; (8002aa8 <__libc_init_array+0x44>)
 8002a7e:	1b64      	subs	r4, r4, r5
 8002a80:	10a4      	asrs	r4, r4, #2
 8002a82:	42a6      	cmp	r6, r4
 8002a84:	d105      	bne.n	8002a92 <__libc_init_array+0x2e>
 8002a86:	bd70      	pop	{r4, r5, r6, pc}
 8002a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a8c:	4798      	blx	r3
 8002a8e:	3601      	adds	r6, #1
 8002a90:	e7ee      	b.n	8002a70 <__libc_init_array+0xc>
 8002a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a96:	4798      	blx	r3
 8002a98:	3601      	adds	r6, #1
 8002a9a:	e7f2      	b.n	8002a82 <__libc_init_array+0x1e>
 8002a9c:	08002af4 	.word	0x08002af4
 8002aa0:	08002af4 	.word	0x08002af4
 8002aa4:	08002af4 	.word	0x08002af4
 8002aa8:	08002af8 	.word	0x08002af8

08002aac <memset>:
 8002aac:	4603      	mov	r3, r0
 8002aae:	4402      	add	r2, r0
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d100      	bne.n	8002ab6 <memset+0xa>
 8002ab4:	4770      	bx	lr
 8002ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aba:	e7f9      	b.n	8002ab0 <memset+0x4>

08002abc <_init>:
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002abe:	bf00      	nop
 8002ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ac2:	bc08      	pop	{r3}
 8002ac4:	469e      	mov	lr, r3
 8002ac6:	4770      	bx	lr

08002ac8 <_fini>:
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	bf00      	nop
 8002acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ace:	bc08      	pop	{r3}
 8002ad0:	469e      	mov	lr, r3
 8002ad2:	4770      	bx	lr
