<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='167' type='unsigned short'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='190' u='r' c='_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='211' u='r' c='_ZNK4llvm11MCInstrDesc14getNumOperandsEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='216' u='r' c='_ZNK4llvm11MCInstrDesc10opInfo_endEv'/>
<offset>16</offset>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='167'>// Num of args (may be more if variable_ops)</doc>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='60' u='r' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='662' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='678' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='5802' u='r' c='_ZL23isRegOrImmWithInputModsRKN4llvm11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='869' u='r' c='_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='876' u='r' c='_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='896' u='r' c='_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='949' u='r' c='_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9350' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9355' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9426' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='606' u='r' c='_ZL13AddThumb1SBitRN4llvm6MCInstEb'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='681' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='724' u='r' c='_ZNK12_GLOBAL__N_117ThumbDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='170' u='r' c='_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='844' u='r' c='_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp' l='148' u='r' c='_ZN4llvm22WebAssemblyInstPrinter9printInstEPKNS_6MCInstERNS_11raw_ostreamENS_9StringRefERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='206' u='r' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
