// Seed: 3536895337
module module_0 (
    input  wire id_0,
    input  wire id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  assign id_3 = 1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wand  id_3
);
  logic [7:0]["" : 1] id_5;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign id_3 = 1;
  specify
    (id_6 => id_7) = (id_5 < -1'b0 - 1  : -1  : 1, 1'h0 : -1  : id_5);
    if (id_6 * 1 * id_2) (id_8 *> id_9) = (-1'b0 : -1  : id_6 - id_5[1 :-1], !id_9  : -1  : id_7);
    (posedge id_10 => (id_11 +: 1 == 1)) = (id_7  : 1'd0 : id_2, 1);
    (id_12 => id_13) = (id_6  : id_8  : -1'b0, -1  : id_12  : 1'b0);
    (id_14 => id_15) = 1;
  endspecify
endmodule
