module rst_synch(clk, RST_n, rst_n);
input clk, RST_n;
output reg rst_n;

reg ff1;

always_ff @(negedge clk,negedge RST_n)
  if(!RST_n)
    ff1<=1'b0;
  else
    ff1<=1'b1;


always_ff @(negedge clk,negedge RST_n)
  if(!RST_n)
    rst_n<=1'b0;
  else
    rst_n<=ff1;

endmodule
