<module name="RESTORE_CM2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3_1_CLKSTCTRL_RESTORE" acronym="CM_L3_1_CLKSTCTRL_RESTORE" offset="0x0" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3_1_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_1_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_1_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_1_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_1 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3_2_CLKSTCTRL_RESTORE" acronym="CM_L3_2_CLKSTCTRL_RESTORE" offset="0x4" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3_2_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_2_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_2_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_2_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3_2 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_CLKSTCTRL_RESTORE" acronym="CM_L4CFG_CLKSTCTRL_RESTORE" offset="0x8" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_CFG_L4_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L4_CFG_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_CFG_L4_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_CFG_L4_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4CFG clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_MEMIF_CLKSTCTRL_RESTORE" acronym="CM_MEMIF_CLKSTCTRL_RESTORE" offset="0xC" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_ASYNC_PHY2_CLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the ASYNC_PHY2_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_ASYNC_PHY2_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_ASYNC_PHY2_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ASYNC_PHY1_CLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the ASYNC_PHY1_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_ASYNC_PHY1_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_ASYNC_PHY1_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ASYNC_DLL_CLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the ASYNC_DLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_ASYNC_DLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_ASYNC_DLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PHY_ROOT_CLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the PHY_ROOT_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PHY_ROOT_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PHY_ROOT_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DLL_CLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_DLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_DLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3_EMIF_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_EMIF_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L3_EMIF_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L3_EMIF_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the MEMIF clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_CLKSTCTRL_RESTORE" acronym="CM_L4PER_CLKSTCTRL_RESTORE" offset="0x10" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_ABE_24M_FCLK" width="1" begin="25" end="25" resetval="0" description="This field indicates the state of the PER_ABE_24M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_ABE_24M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_ABE_24M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_MCBSP4_FCLK" width="1" begin="22" end="22" resetval="0" description="This field indicates the state of the PER_MCBSP4_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_MCBSP4_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_MCBSP4_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PER_96M_FCLK" width="1" begin="19" end="19" resetval="0" description="This field indicates the state of the PER_96M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_96M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_96M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_48M_FCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the PER_48M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_48M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_48M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_32K_FCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the PER_32K_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_32K_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_32K_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_24MC_FCLK" width="1" begin="16" end="16" resetval="0" description="This field indicates the state of the PER_24MC_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_PER_24MC_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_24MC_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_12M_FCLK_FCLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the FUNC_12M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_12M_FCLK_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_12M_FCLK_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT9_FCLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the DMT9_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT9_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT9_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT4_FCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the DMT4_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT4_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT4_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT3_FCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the DMT3_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT3_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT3_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT2_FCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the DMT2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT11_FCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the DMT11_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT11_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT11_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPT10_FCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the DMT10_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_GPT10_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPT10_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4_PER_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L4_PER_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_L4_PER_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_L4_PER_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_CLKSTCTRL_RESTORE" acronym="CM_L3INIT_CLKSTCTRL_RESTORE" offset="0x14" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_INIT_60M_P2_FCLK" width="1" begin="29" end="29" resetval="0" description="This field indicates the state of the INIT_60M_P2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_60M_P2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_60M_P2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_60M_P1_FCLK" width="1" begin="28" end="28" resetval="0" description="This field indicates the state of the INIT_60M_P1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_60M_P1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_60M_P1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_FCLK" width="1" begin="27" end="27" resetval="0" description="This field indicates the state of the HSIC_P2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_FCLK" width="1" begin="26" end="26" resetval="0" description="This field indicates the state of the HSIC_P1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UTMI_ROOT_FCLK" width="1" begin="25" end="25" resetval="0" description="This field indicates the state of the UTMI_ROOT_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_UTMI_ROOT_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_UTMI_ROOT_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_TLL_CH1_FCLK" width="1" begin="23" end="23" resetval="0" description="This field indicates the state of the TLL_CH1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_TLL_CH1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_TLL_CH1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TLL_CH0_FCLK" width="1" begin="22" end="22" resetval="0" description="This field indicates the state of the TLL_CH0_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_TLL_CH0_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_TLL_CH0_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_480M_FCLK" width="1" begin="21" end="21" resetval="0" description="This field indicates the state of the HSIC_P2_480M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P2_480M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P2_480M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_480M_FCLK" width="1" begin="20" end="20" resetval="0" description="This field indicates the state of the HSIC_P1_480M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_HSIC_P1_480M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSIC_P1_480M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSMMC6_FCLK" width="1" begin="19" end="19" resetval="0" description="This field indicates the state of the INIT_HSMMC6_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSMMC6_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSMMC6_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSMMC2_FCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the INIT_HSMMC2_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSMMC2_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSMMC2_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSMMC1_FCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the INIT_HSMMC1_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSMMC1_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSMMC1_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_HSI_FCLK" width="1" begin="16" end="16" resetval="0" description="This field indicates the state of the INIT_HSI_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_HSI_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_HSI_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_HS_CLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the USB_DPLL_HS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_USB_DPLL_HS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_USB_DPLL_HS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_CLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the USB_DPLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_USB_DPLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_USB_DPLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_48MC_FCLK" width="1" begin="13" end="13" resetval="0" description="This field indicates the state of the INIT_48MC_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_48MC_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_48MC_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_48M_FCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the INIT_48M_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_48M_FCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_48M_FCLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_INIT_L4_ICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L4_INIT_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_L4_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_L4_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_INIT_L3_ICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3_INIT_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_INIT_L3_ICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_INIT_L3_ICLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3INIT clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_3_CLKCTRL_RESTORE" acronym="CM_L3INSTR_L3_3_CLKCTRL_RESTORE" offset="0x18" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE" acronym="CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE" offset="0x1C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_OCP_WP1_CLKCTRL_RESTORE" acronym="CM_L3INSTR_OCP_WP1_CLKCTRL_RESTORE" offset="0x20" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_CM2_PROFILING_CLKCTRL_RESTORE" acronym="CM_CM2_PROFILING_CLKCTRL_RESTORE" offset="0x24" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in Idle"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disabled by software. OCP configuration port is not accessible."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware along with L3INSTR domain."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_C2C_STATICDEP_RESTORE" acronym="CM_C2C_STATICDEP_RESTORE" offset="0x28" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="0" description="Static dependency towards L3_2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3_1_DYNAMICDEP_RESTORE" acronym="CM_L3_1_DYNAMICDEP_RESTORE" offset="0x2C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="23" end="13" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="1" description="Dynamic dependency towards L4CFG clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4CFG_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_DYNDEP" width="1" begin="3" end="3" resetval="1" description="Dynamic dependency towards ABE clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="ABE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3_2_DYNAMICDEP_RESTORE" acronym="CM_L3_2_DYNAMICDEP_RESTORE" offset="0x30" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="C2C_DYNDEP" width="1" begin="18" end="18" resetval="1" description="Dynamic dependency towards D2D clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="C2C_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="17" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="1" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_DYNDEP" width="1" begin="13" end="13" resetval="1" description="Dynamic dependency towards L4PER clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4PER_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GFX_DYNDEP" width="1" begin="10" end="10" resetval="1" description="Dynamic dependency towards GFX clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="GFX_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ISS_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L3_1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IVAHD_DYNDEP" width="1" begin="2" end="2" resetval="1" description="Dynamic dependency towards IVAHD clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="IVAHD_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_M3_DYNDEP" width="1" begin="0" end="0" resetval="1" description="Dynamic dependency towards CORTEXM3 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MPU_M3_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_C2C_DYNAMICDEP_RESTORE" acronym="CM_C2C_DYNAMICDEP_RESTORE" offset="0x34" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="23" end="7" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4CFG_DYNAMICDEP_RESTORE" acronym="CM_L4CFG_DYNAMICDEP_RESTORE" offset="0x38" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="C2C_DYNDEP" width="1" begin="18" end="18" resetval="1" description="Dynamic dependency towards D2D clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="C2C_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="ALWONCORE_DYNDEP" width="1" begin="16" end="16" resetval="1" description="Dynamic dependency towards ALWONCORE clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="ALWONCORE_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4WKUP_DYNDEP" width="1" begin="15" end="15" resetval="1" description="Dynamic dependency towards L4WKUP clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L4WKUP_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SDMA_DYNDEP" width="1" begin="11" end="11" resetval="1" description="Dynamic dependency towards SDMA clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="SDMA_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_DYNDEP" width="1" begin="9" end="9" resetval="0" description="Dynamic dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_DYNDEP" width="1" begin="5" end="5" resetval="1" description="Dynamic dependency towards L3_1 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_1_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_DYNDEP" width="1" begin="4" end="4" resetval="1" description="Dynamic dependency towards MEMIF clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="MEMIF_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP_DYNDEP" width="1" begin="1" end="1" resetval="1" description="Dynamic dependency towards DSP clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSP_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER_DYNAMICDEP_RESTORE" acronym="CM_L4PER_DYNAMICDEP_RESTORE" offset="0x3C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="1" token="L4SEC_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="DSS_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3INIT_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER_GPIO2_CLKCTRL_RESTORE" acronym="CM_L4PER_GPIO2_CLKCTRL_RESTORE" offset="0x40" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO3_CLKCTRL_RESTORE" acronym="CM_L4PER_GPIO3_CLKCTRL_RESTORE" offset="0x44" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO4_CLKCTRL_RESTORE" acronym="CM_L4PER_GPIO4_CLKCTRL_RESTORE" offset="0x48" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO5_CLKCTRL_RESTORE" acronym="CM_L4PER_GPIO5_CLKCTRL_RESTORE" offset="0x4C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO6_CLKCTRL_RESTORE" acronym="CM_L4PER_GPIO6_CLKCTRL_RESTORE" offset="0x50" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSUSBHOST_CLKCTRL_RESTORE" acronym="CM_L3INIT_HSUSBHOST_CLKCTRL_RESTORE" offset="0x54" width="32" description="Second address map for register CM_L3INIT_USB_HOST_CLKCTRL. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_UTMI_P2" width="1" begin="25" end="25" resetval="0" description="Selects the source of the functional clock for UTMI Port2 on USB Host" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_UTMI_P2_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="1" token="CLKSEL_UTMI_P2_1" description="The functional clock is provided by an external PHY through an I/O pad."/>
    </bitfield>
    <bitfield id="CLKSEL_UTMI_P1" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock for UTMI Por1 on USB Host" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_UTMI_P1_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="1" token="CLKSEL_UTMI_P1_1" description="The functional clock is provided by an external PHY through an I/O pad."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_FUNC48MCLK" width="1" begin="15" end="15" resetval="0" description="USB-HOST optional clock control: FUNC48MCLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_FUNC48MCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_FUNC48MCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P2_CLK" width="1" begin="14" end="14" resetval="0" description="USB-HOST optional clock control: HSIC480M_P2_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC480M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC480M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P1_CLK" width="1" begin="13" end="13" resetval="0" description="USB-HOST optional clock control: HSIC480M_P1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC480M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC480M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P2_CLK" width="1" begin="12" end="12" resetval="0" description="USB-HOST optional clock control: HSIC60M_P2_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC60M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC60M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P1_CLK" width="1" begin="11" end="11" resetval="0" description="USB-HOST optional clock control: HSIC60M_P1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_HSIC60M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_HSIC60M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P3_CLK" width="1" begin="10" end="10" resetval="0" description="USB-HOST optional clock control: UTMI_P3_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P3_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P3_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P2_CLK" width="1" begin="9" end="9" resetval="0" description="USB-HOST optional clock control: UTMI_P2_CLK when CLKSEL_UTMI_P2 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P1_CLK" width="1" begin="8" end="8" resetval="0" description="USB-HOST optional clock control: UTMI_P1_CLK when CLKSEL_UTMI_P1 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_UTMI_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_UTMI_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="1" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSUSBTLL_CLKCTRL_RESTORE" acronym="CM_L3INIT_HSUSBTLL_CLKCTRL_RESTORE" offset="0x58" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_USB_CH1_CLK" width="1" begin="9" end="9" resetval="0" description="USB-HOST optional clock control: USB_CH1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_USB_CH1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_USB_CH1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_USB_CH0_CLK" width="1" begin="8" end="8" resetval="0" description="USB-HOST optional clock control: USB_CH0_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="OPTFCLKEN_USB_CH0_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="1" token="OPTFCLKEN_USB_CH0_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="1" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MODULEMODE_0" description="Module is disable by software. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="1" token="MODULEMODE_1" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_SDMA_STATICDEP_RESTORE" acronym="CM_SDMA_STATICDEP_RESTORE" offset="0x5C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="L4WKUP_STATDEP" width="1" begin="15" end="15" resetval="1" description="Static dependency towards L4WKUP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4WKUP_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4WKUP_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISS_STATDEP" width="1" begin="9" end="9" resetval="0" description="Static dependency towards ISS clock domain" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ISS_STATDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3_1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="L3_1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="L3_1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="MEMIF_STATDEP" width="1" begin="4" end="4" resetval="1" description="Static dependency towards MEMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MEMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MEMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVAHD_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVAHD clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IVAHD_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="IVAHD_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_M3_STATDEP" width="1" begin="0" end="0" resetval="0" description="Static dependency towards MPU_A3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MPU_M3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="1" token="MPU_M3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
</module>
