INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leemi/sm4_using_CTR/sm4_using_CTR.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
