module BitComparator_1_tb;
  reg a,b;
  wire eq, xy, yx;
  
  BitComparator_1 uut(.a(a),.b(b),.eq(eq),.xy(xy),.yx(yx));
  
  initial
    begin
      $dumpfile("dump.vcd"); $dumpvars;
      
      a = 1'b1; b = 1'b0; 
      #10;
      a = 1'b0; b = 1'b0; 
      #10;
      a = 1'b0; b = 1'b1; 
      #10;

      $finish;
    end
  initial
    begin
      $monitor("a : %b | b : %b | equal : %b | x > y : %b | x < y : %b",a,b,eq,xy,yx);
    end
endmodule
