$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Tue Jul 24 12:14:56 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Proc_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 9 " DIN [8:0] $end
$var reg 1 # Resetn $end
$var reg 1 $ Run $end
$var wire 1 % BusWires [8] $end
$var wire 1 & BusWires [7] $end
$var wire 1 ' BusWires [6] $end
$var wire 1 ( BusWires [5] $end
$var wire 1 ) BusWires [4] $end
$var wire 1 * BusWires [3] $end
$var wire 1 + BusWires [2] $end
$var wire 1 , BusWires [1] $end
$var wire 1 - BusWires [0] $end
$var wire 1 . Done $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 Clock~input_o $end
$var wire 1 7 Clock~inputCLKENA0_outclk $end
$var wire 1 8 Run~input_o $end
$var wire 1 9 DIN[7]~input_o $end
$var wire 1 : Resetn~input_o $end
$var wire 1 ; Tstep_Q.T3~q $end
$var wire 1 < Selector2~0_combout $end
$var wire 1 = enableIR~q $end
$var wire 1 > DIN[8]~input_o $end
$var wire 1 ? Selector0~0_combout $end
$var wire 1 @ Tstep_Q.T0~q $end
$var wire 1 A Tstep_Q~11_combout $end
$var wire 1 B Tstep_Q.T1~q $end
$var wire 1 C Tstep_Q~10_combout $end
$var wire 1 D Tstep_Q.T2~q $end
$var wire 1 E Selector1~0_combout $end
$var wire 1 F Done~reg0_q $end
$var wire 1 G enableDec~0_combout $end
$var wire 1 H enableDec~q $end
$var wire 1 I DIN[4]~input_o $end
$var wire 1 J IR|Out[4]~feeder_combout $end
$var wire 1 K DIN[3]~input_o $end
$var wire 1 L DIN[5]~input_o $end
$var wire 1 M IR|Out[5]~feeder_combout $end
$var wire 1 N addressRX|Decoder0~7_combout $end
$var wire 1 O enableR[0]~0_combout $end
$var wire 1 P addressRX|Decoder0~5_combout $end
$var wire 1 Q reg_2|Out[0]~feeder_combout $end
$var wire 1 R addressRX|Decoder0~6_combout $end
$var wire 1 S addressRX|Decoder0~4_combout $end
$var wire 1 T DIN[0]~input_o $end
$var wire 1 U DIN[6]~input_o $end
$var wire 1 V Selector6~0_combout $end
$var wire 1 W ctrlMux[2]~0_combout $end
$var wire 1 X ctrlMux[0]~DUPLICATE_q $end
$var wire 1 Y DIN[1]~input_o $end
$var wire 1 Z IR|Out[1]~feeder_combout $end
$var wire 1 [ Selector5~0_combout $end
$var wire 1 \ multiplexer|Mux8~2_combout $end
$var wire 1 ] addressRX|Decoder0~0_combout $end
$var wire 1 ^ reg_7|Out[0]~feeder_combout $end
$var wire 1 _ addressRX|Decoder0~3_combout $end
$var wire 1 ` addressRX|Decoder0~1_combout $end
$var wire 1 a reg_6|Out[0]~feeder_combout $end
$var wire 1 b addressRX|Decoder0~2_combout $end
$var wire 1 c multiplexer|Mux8~0_combout $end
$var wire 1 d Selector3~0_combout $end
$var wire 1 e Selector3~1_combout $end
$var wire 1 f opcodeALU[0]~0_combout $end
$var wire 1 g alu|Equal0~1_combout $end
$var wire 1 h DIN[2]~input_o $end
$var wire 1 i Selector4~0_combout $end
$var wire 1 j multiplexer|Mux8~4_combout $end
$var wire 1 k ctrlMux[3]~DUPLICATE_q $end
$var wire 1 l ctrlMux[2]~DUPLICATE_q $end
$var wire 1 m multiplexer|Mux8~6_combout $end
$var wire 1 n ctrlMux[1]~DUPLICATE_q $end
$var wire 1 o multiplexer|Mux8~5_combout $end
$var wire 1 p multiplexer|Mux8~7_combout $end
$var wire 1 q enableA~0_combout $end
$var wire 1 r enableA~q $end
$var wire 1 s alu|Add0~38_cout $end
$var wire 1 t alu|Add0~1_sumout $end
$var wire 1 u G|Out[0]~feeder_combout $end
$var wire 1 v alu|Equal0~0_combout $end
$var wire 1 w enableG~0_combout $end
$var wire 1 x enableG~q $end
$var wire 1 y multiplexer|Mux8~1_combout $end
$var wire 1 z multiplexer|Mux8~3_combout $end
$var wire 1 { reg_2|Out[1]~feeder_combout $end
$var wire 1 | multiplexer|Mux7~2_combout $end
$var wire 1 } multiplexer|Mux7~0_combout $end
$var wire 1 ~ multiplexer|Mux7~4_combout $end
$var wire 1 !! alu|Add0~2 $end
$var wire 1 "! alu|Add0~5_sumout $end
$var wire 1 #! G|Out[1]~feeder_combout $end
$var wire 1 $! multiplexer|Mux7~1_combout $end
$var wire 1 %! multiplexer|Mux7~3_combout $end
$var wire 1 &! multiplexer|Mux6~0_combout $end
$var wire 1 '! reg_0|Out[2]~feeder_combout $end
$var wire 1 (! reg_3|Out[2]~feeder_combout $end
$var wire 1 )! multiplexer|Mux6~2_combout $end
$var wire 1 *! multiplexer|Mux6~4_combout $end
$var wire 1 +! alu|Add0~6 $end
$var wire 1 ,! alu|Add0~9_sumout $end
$var wire 1 -! G|Out[2]~feeder_combout $end
$var wire 1 .! multiplexer|Mux6~1_combout $end
$var wire 1 /! multiplexer|Mux6~3_combout $end
$var wire 1 0! multiplexer|Mux5~0_combout $end
$var wire 1 1! reg_0|Out[3]~feeder_combout $end
$var wire 1 2! reg_3|Out[3]~feeder_combout $end
$var wire 1 3! multiplexer|Mux5~2_combout $end
$var wire 1 4! multiplexer|Mux5~4_combout $end
$var wire 1 5! alu|Add0~10 $end
$var wire 1 6! alu|Add0~13_sumout $end
$var wire 1 7! G|Out[3]~feeder_combout $end
$var wire 1 8! multiplexer|Mux5~1_combout $end
$var wire 1 9! multiplexer|Mux5~3_combout $end
$var wire 1 :! reg_6|Out[4]~feeder_combout $end
$var wire 1 ;! reg_7|Out[4]~feeder_combout $end
$var wire 1 <! multiplexer|Mux4~0_combout $end
$var wire 1 =! multiplexer|Mux4~4_combout $end
$var wire 1 >! reg_2|Out[4]~feeder_combout $end
$var wire 1 ?! multiplexer|Mux4~2_combout $end
$var wire 1 @! alu|Add0~14 $end
$var wire 1 A! alu|Add0~17_sumout $end
$var wire 1 B! G|Out[4]~feeder_combout $end
$var wire 1 C! multiplexer|Mux4~1_combout $end
$var wire 1 D! multiplexer|Mux4~3_combout $end
$var wire 1 E! reg_6|Out[5]~feeder_combout $end
$var wire 1 F! multiplexer|Mux3~0_combout $end
$var wire 1 G! multiplexer|Mux3~4_combout $end
$var wire 1 H! reg_3|Out[5]~feeder_combout $end
$var wire 1 I! reg_0|Out[5]~feeder_combout $end
$var wire 1 J! multiplexer|Mux3~2_combout $end
$var wire 1 K! alu|Add0~18 $end
$var wire 1 L! alu|Add0~21_sumout $end
$var wire 1 M! G|Out[5]~feeder_combout $end
$var wire 1 N! multiplexer|Mux3~1_combout $end
$var wire 1 O! multiplexer|Mux3~3_combout $end
$var wire 1 P! reg_6|Out[6]~feeder_combout $end
$var wire 1 Q! multiplexer|Mux2~0_combout $end
$var wire 1 R! reg_2|Out[6]~feeder_combout $end
$var wire 1 S! multiplexer|Mux2~2_combout $end
$var wire 1 T! multiplexer|Mux2~4_combout $end
$var wire 1 U! alu|Add0~22 $end
$var wire 1 V! alu|Add0~25_sumout $end
$var wire 1 W! G|Out[6]~feeder_combout $end
$var wire 1 X! multiplexer|Mux2~1_combout $end
$var wire 1 Y! multiplexer|Mux2~3_combout $end
$var wire 1 Z! reg_2|Out[7]~feeder_combout $end
$var wire 1 [! reg_3|Out[7]~feeder_combout $end
$var wire 1 \! multiplexer|Mux1~2_combout $end
$var wire 1 ]! multiplexer|Mux1~0_combout $end
$var wire 1 ^! multiplexer|Mux1~4_combout $end
$var wire 1 _! A|Out[7]~feeder_combout $end
$var wire 1 `! alu|Add0~26 $end
$var wire 1 a! alu|Add0~29_sumout $end
$var wire 1 b! G|Out[7]~feeder_combout $end
$var wire 1 c! multiplexer|Mux1~1_combout $end
$var wire 1 d! multiplexer|Mux1~3_combout $end
$var wire 1 e! multiplexer|Mux0~1_combout $end
$var wire 1 f! alu|Add0~30 $end
$var wire 1 g! alu|Add0~33_sumout $end
$var wire 1 h! G|Out[8]~feeder_combout $end
$var wire 1 i! multiplexer|Mux0~0_combout $end
$var wire 1 j! enableR [7] $end
$var wire 1 k! enableR [6] $end
$var wire 1 l! enableR [5] $end
$var wire 1 m! enableR [4] $end
$var wire 1 n! enableR [3] $end
$var wire 1 o! enableR [2] $end
$var wire 1 p! enableR [1] $end
$var wire 1 q! enableR [0] $end
$var wire 1 r! IR|Out [8] $end
$var wire 1 s! IR|Out [7] $end
$var wire 1 t! IR|Out [6] $end
$var wire 1 u! IR|Out [5] $end
$var wire 1 v! IR|Out [4] $end
$var wire 1 w! IR|Out [3] $end
$var wire 1 x! IR|Out [2] $end
$var wire 1 y! IR|Out [1] $end
$var wire 1 z! IR|Out [0] $end
$var wire 1 {! addressRX|Out [7] $end
$var wire 1 |! addressRX|Out [6] $end
$var wire 1 }! addressRX|Out [5] $end
$var wire 1 ~! addressRX|Out [4] $end
$var wire 1 !" addressRX|Out [3] $end
$var wire 1 "" addressRX|Out [2] $end
$var wire 1 #" addressRX|Out [1] $end
$var wire 1 $" addressRX|Out [0] $end
$var wire 1 %" G|Out [8] $end
$var wire 1 &" G|Out [7] $end
$var wire 1 '" G|Out [6] $end
$var wire 1 (" G|Out [5] $end
$var wire 1 )" G|Out [4] $end
$var wire 1 *" G|Out [3] $end
$var wire 1 +" G|Out [2] $end
$var wire 1 ," G|Out [1] $end
$var wire 1 -" G|Out [0] $end
$var wire 1 ." ctrlMux [3] $end
$var wire 1 /" ctrlMux [2] $end
$var wire 1 0" ctrlMux [1] $end
$var wire 1 1" ctrlMux [0] $end
$var wire 1 2" reg_6|Out [8] $end
$var wire 1 3" reg_6|Out [7] $end
$var wire 1 4" reg_6|Out [6] $end
$var wire 1 5" reg_6|Out [5] $end
$var wire 1 6" reg_6|Out [4] $end
$var wire 1 7" reg_6|Out [3] $end
$var wire 1 8" reg_6|Out [2] $end
$var wire 1 9" reg_6|Out [1] $end
$var wire 1 :" reg_6|Out [0] $end
$var wire 1 ;" reg_4|Out [8] $end
$var wire 1 <" reg_4|Out [7] $end
$var wire 1 =" reg_4|Out [6] $end
$var wire 1 >" reg_4|Out [5] $end
$var wire 1 ?" reg_4|Out [4] $end
$var wire 1 @" reg_4|Out [3] $end
$var wire 1 A" reg_4|Out [2] $end
$var wire 1 B" reg_4|Out [1] $end
$var wire 1 C" reg_4|Out [0] $end
$var wire 1 D" reg_5|Out [8] $end
$var wire 1 E" reg_5|Out [7] $end
$var wire 1 F" reg_5|Out [6] $end
$var wire 1 G" reg_5|Out [5] $end
$var wire 1 H" reg_5|Out [4] $end
$var wire 1 I" reg_5|Out [3] $end
$var wire 1 J" reg_5|Out [2] $end
$var wire 1 K" reg_5|Out [1] $end
$var wire 1 L" reg_5|Out [0] $end
$var wire 1 M" reg_7|Out [8] $end
$var wire 1 N" reg_7|Out [7] $end
$var wire 1 O" reg_7|Out [6] $end
$var wire 1 P" reg_7|Out [5] $end
$var wire 1 Q" reg_7|Out [4] $end
$var wire 1 R" reg_7|Out [3] $end
$var wire 1 S" reg_7|Out [2] $end
$var wire 1 T" reg_7|Out [1] $end
$var wire 1 U" reg_7|Out [0] $end
$var wire 1 V" reg_0|Out [8] $end
$var wire 1 W" reg_0|Out [7] $end
$var wire 1 X" reg_0|Out [6] $end
$var wire 1 Y" reg_0|Out [5] $end
$var wire 1 Z" reg_0|Out [4] $end
$var wire 1 [" reg_0|Out [3] $end
$var wire 1 \" reg_0|Out [2] $end
$var wire 1 ]" reg_0|Out [1] $end
$var wire 1 ^" reg_0|Out [0] $end
$var wire 1 _" reg_1|Out [8] $end
$var wire 1 `" reg_1|Out [7] $end
$var wire 1 a" reg_1|Out [6] $end
$var wire 1 b" reg_1|Out [5] $end
$var wire 1 c" reg_1|Out [4] $end
$var wire 1 d" reg_1|Out [3] $end
$var wire 1 e" reg_1|Out [2] $end
$var wire 1 f" reg_1|Out [1] $end
$var wire 1 g" reg_1|Out [0] $end
$var wire 1 h" reg_2|Out [8] $end
$var wire 1 i" reg_2|Out [7] $end
$var wire 1 j" reg_2|Out [6] $end
$var wire 1 k" reg_2|Out [5] $end
$var wire 1 l" reg_2|Out [4] $end
$var wire 1 m" reg_2|Out [3] $end
$var wire 1 n" reg_2|Out [2] $end
$var wire 1 o" reg_2|Out [1] $end
$var wire 1 p" reg_2|Out [0] $end
$var wire 1 q" A|Out [8] $end
$var wire 1 r" A|Out [7] $end
$var wire 1 s" A|Out [6] $end
$var wire 1 t" A|Out [5] $end
$var wire 1 u" A|Out [4] $end
$var wire 1 v" A|Out [3] $end
$var wire 1 w" A|Out [2] $end
$var wire 1 x" A|Out [1] $end
$var wire 1 y" A|Out [0] $end
$var wire 1 z" opcodeALU [2] $end
$var wire 1 {" opcodeALU [1] $end
$var wire 1 |" opcodeALU [0] $end
$var wire 1 }" reg_3|Out [8] $end
$var wire 1 ~" reg_3|Out [7] $end
$var wire 1 !# reg_3|Out [6] $end
$var wire 1 "# reg_3|Out [5] $end
$var wire 1 ## reg_3|Out [4] $end
$var wire 1 $# reg_3|Out [3] $end
$var wire 1 %# reg_3|Out [2] $end
$var wire 1 &# reg_3|Out [1] $end
$var wire 1 '# reg_3|Out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
0$
0-
0,
0+
0*
0)
0(
0'
0&
0%
1.
0/
10
x1
12
13
14
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
1V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
1j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
1v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
01"
00"
0/"
0."
0:"
09"
08"
07"
06"
05"
04"
03"
z2"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
z;"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
zD"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
zM"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
zV"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
z_"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
zh"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0|"
0{"
0z"
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
z}"
$end
#20000
0#
0:
#30000
1!
16
17
#40000
1$
b1000000 "
1#
0!
18
1U
1:
06
07
1G
1E
1A
1?
#50000
1!
16
17
1t!
1H
1F
1B
1@
0.
1W
1O
1d
1$"
0E
0A
0?
1<
#60000
b101000000 "
b101010000 "
b101010100 "
b101010101 "
0$
0!
1T
1h
1I
1>
08
06
07
1J
#70000
1!
16
17
11"
1n
1l
1/"
1x!
10"
1X
1z!
1q!
1v!
0F
0B
0@
1r!
1=
1.
0d
0W
0O
0S
1R
1e!
1X!
1C!
1.!
1y
1m
0i
0V
1i!
1%
1T!
1=!
1*!
1p
1g!
0$"
1z
1/!
1D!
1Y!
1""
1'
1)
1+
1-
0!!
1t
05!
1,!
0K!
1A!
0`!
1V!
1h!
1R!
1P!
1>!
1;!
1:!
1(!
1'!
1a
1^
1Q
0+!
1"!
0@!
16!
0U!
1L!
0f!
1a!
1W!
1B!
1-!
1u
0,!
0A!
0V!
0g!
1b!
1M!
17!
1#!
0h!
0W!
0B!
0-!
#80000
b100010101 "
b10101 "
b101 "
b1 "
b0 "
0!
0T
0h
0I
0U
0>
06
07
0e!
0X!
0T!
0C!
0=!
0.!
0*!
0y
0p
0i!
0J
0%
1!!
0t
1,!
1A!
1V!
1g!
0z
0/!
0D!
0Y!
0'
0)
0+
0-
1+!
0"!
1h!
1W!
1B!
1-!
0u
0R!
0P!
0>!
0;!
0:!
0(!
0'!
0a
0^
0Q
15!
0,!
0#!
1@!
06!
0-!
1K!
0A!
07!
1U!
0L!
0B!
1`!
0V!
0M!
1f!
0a!
0W!
0g!
0b!
0h!
#90000
1!
16
17
#100000
0!
06
07
#110000
1!
16
17
#120000
0!
06
07
#130000
1!
16
17
#140000
0!
06
07
#150000
1!
16
17
#160000
0!
06
07
#170000
1!
16
17
#180000
0!
06
07
#190000
1!
16
17
#200000
0!
06
07
#210000
1!
16
17
#220000
0!
06
07
#230000
1!
16
17
#240000
0!
06
07
#250000
1!
16
17
#260000
0!
06
07
#270000
1!
16
17
#280000
0!
06
07
#290000
1!
16
17
#300000
0!
06
07
#310000
1!
16
17
#320000
0!
06
07
#330000
1!
16
17
#340000
0!
06
07
#350000
1!
16
17
#360000
0!
06
07
#370000
1!
16
17
#380000
0!
06
07
#390000
1!
16
17
#400000
0!
06
07
#410000
1!
16
17
#420000
0!
06
07
#430000
1!
16
17
#440000
0!
06
07
#450000
1!
16
17
#460000
0!
06
07
#470000
1!
16
17
#480000
0!
06
07
#490000
1!
16
17
#500000
0!
06
07
#510000
1!
16
17
#520000
0!
06
07
#530000
1!
16
17
#540000
0!
06
07
#550000
1!
16
17
#560000
0!
06
07
#570000
1!
16
17
#580000
0!
06
07
#590000
1!
16
17
#600000
0!
06
07
#610000
1!
16
17
#620000
0!
06
07
#630000
1!
16
17
#640000
0!
06
07
#650000
1!
16
17
#660000
0!
06
07
#670000
1!
16
17
#680000
0!
06
07
#690000
1!
16
17
#700000
0!
06
07
#710000
1!
16
17
#720000
0!
06
07
#730000
1!
16
17
#740000
0!
06
07
#750000
1!
16
17
#760000
0!
06
07
#770000
1!
16
17
#780000
0!
06
07
#790000
1!
16
17
#800000
0!
06
07
#810000
1!
16
17
#820000
0!
06
07
#830000
1!
16
17
#840000
0!
06
07
#850000
1!
16
17
#860000
0!
06
07
#870000
1!
16
17
#880000
0!
06
07
#890000
1!
16
17
#900000
0!
06
07
#910000
1!
16
17
#920000
0!
06
07
#930000
1!
16
17
#940000
0!
06
07
#950000
1!
16
17
#960000
0!
06
07
#970000
1!
16
17
#980000
0!
06
07
#990000
1!
16
17
#1000000
