#  Generic Template
NET fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;
Net fpga_0_clk_1_sys_clk_pin LOC="p56";
Net fpga_0_rst_1_sys_rst_pin TIG;
NET uart_peripheral_1_clock_pin LOC="pP56" | IOSTANDARD = LVCMOS33;
Net fpga_0_rst_1_sys_rst_pin LOC="p38";

