<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan 04 00:45:33 2017" VIVADOVERSION="2014.4">

  <SYSTEMINFO ARCH="virtex7" BOARD="xilinx.com:vc707:part0:1.1" DEVICE="7vx485t" NAME="d_bd_imp" PACKAGE="ffg1761" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_0" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_1" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_2" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_3" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_4" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_6" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="clk"/>
        <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CLK"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="COMMAND" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMMAND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="COMMAND"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="COMPRESSED_SIZE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMPRESSED_SIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="COMPRESSED_SIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="CRC_32_D" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_CRC_OUT_D_32">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CRC_OUT_D_32"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="INTERRUPT_REQ_D" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef" SIGNAME="External_Ports_M_AXIS_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESETN" SIGIS="undef" SIGNAME="External_Ports_RESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CLEAR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="STATUS" RIGHT="0" SIGIS="undef" SIGNAME="STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_1_dout &amp; STAT_xlconstant_1_dout &amp; STAT_xlconstant_1_dout &amp; STAT_util_vector_logic_1_Res &amp; FIFO_DU_axis_data_fifo_du_m_axis_tvalid &amp; FIFO_DC_fifo_generator_0_full &amp; STAT_util_vector_logic_0_Res &amp; xpro_d_engine_0_INTERRUPT_REQ_D &amp; xpro_d_engine_0_BUS_REQUEST_DU &amp; xpro_d_engine_0_BUS_REQUEST_DC &amp; xpro_d_engine_0_CRC_ERROR &amp; xpro_d_engine_0_DECODING_OVERFLOW &amp; xpro_d_engine_0_U_DATA_VALID &amp; xpro_d_engine_0_FLUSHING_D &amp; xpro_d_engine_0_DECOMPRESSING &amp; xpro_d_engine_0_FINISHED_D">
      <CONNECTIONS>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_1" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_1" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_1" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_util_vector_logic_1" PORT="Res"/>
        <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="m_axis_tvalid"/>
        <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="full"/>
        <CONNECTION INSTANCE="STAT_util_vector_logic_0" PORT="Res"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_REQ_D"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DU"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DC"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CRC_ERROR"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="DECODING_OVERFLOW"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="U_DATA_VALID"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="FLUSHING_D"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="DECOMPRESSING"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="FINISHED_D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_3_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_3" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="wr_en"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_0" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_0_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="xpro_d_controller_0_BUS_ACK_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_ACK_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_ACKNOWLEDGE_DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_1" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_1_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_2" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_2" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_2_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_3" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_3" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_3_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_4" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_4_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="32"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="FIFO_DC_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="C_DATAIN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/c_shift_ram_6" HWVERSION="12.0" INSTANCE="FIFO_DC_c_shift_ram_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_c_shift_ram_6_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_DC_c_shift_ram_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/fifo_generator_0" HWVERSION="12.0" INSTANCE="FIFO_DC_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v12_0;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="1kx36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="2"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="3"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="1021"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_fifo_generator_0_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="Standard_FIFO"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="32"/>
        <PARAMETER NAME="Input_Depth" VALUE="1024"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="32"/>
        <PARAMETER NAME="Output_Depth" VALUE="1024"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Asynchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="1"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="false"/>
        <PARAMETER NAME="Data_Count" VALUE="false"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="10"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="1022"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="1021"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="2"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_FIFO_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RST_FIFO_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_4" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="FIFO_DC_EMPTY"/>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_1" PORT="D"/>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="full"/>
            <PORTMAP PHYSICAL="din"/>
            <PORTMAP PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="empty"/>
            <PORTMAP PHYSICAL="dout"/>
            <PORTMAP PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_0" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_COUNT_FINISH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="COUNT_FINISH"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="WAIT_DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_1" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_2" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_c_shift_ram_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_6" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="WAIT_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_4" PORT="CE"/>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_3" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_5" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="WAIT_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_6" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DC/util_vector_logic_6" HWVERSION="2.0" INSTANCE="FIFO_DC_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_c_shift_ram_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DU/axis_data_fifo_du" HWVERSION="1.1" INSTANCE="FIFO_DU_axis_data_fifo_du" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_axis_data_fifo_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="FIFO_DU_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_DU_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_U_DATAOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="U_DATAOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tvalid"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="External_Ports_M_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DU/util_vector_logic_0" HWVERSION="2.0" INSTANCE="FIFO_DU_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="WAIT_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="WAIT_DU"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DU/util_vector_logic_1" HWVERSION="2.0" INSTANCE="FIFO_DU_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_U_DATA_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="U_DATA_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_DU/util_vector_logic_2" HWVERSION="2.0" INSTANCE="FIFO_DU_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_FIFO_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RST_FIFO_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/util_vector_logic_0" HWVERSION="2.0" INSTANCE="STAT_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/util_vector_logic_1" HWVERSION="2.0" INSTANCE="STAT_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DU_axis_data_fifo_du_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/xlconstant_0" HWVERSION="1.1" INSTANCE="STAT_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="STAT_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/xlconstant_1" HWVERSION="1.1" INSTANCE="STAT_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="STAT_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/gnd" HWVERSION="1.1" INSTANCE="gnd" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_gnd_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RESTART"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_util_vector_logic_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_INTERRUPT_REQ_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_REQ_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTERRUPT_REQ_D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xpro_d_controller_0" HWVERSION="1.0" INSTANCE="xpro_d_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_d_controller" VLNV="mohdazainol:user_ip:xpro_d_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_xpro_d_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="COMMAND" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMMAND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="COMMAND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="COMPRESSED_SIZE" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMPRESSED_SIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="COMPRESSED_SIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESTART" SIGIS="undef" SIGNAME="gnd_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gnd" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_DC" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_DU" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_DC" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_ACKNOWLEDGE_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR_ACK_D" SIGIS="undef" SIGNAME="xpro_d_controller_0_INTR_ACK_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_ACK_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTR_REQ_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_INTERRUPT_REQ_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_REQ_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAIT_DC" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_2" PORT="Op2"/>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_5" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAIT_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CS_RW" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CS"/>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ADDR" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="ADDRESSD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CTRL_IN" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CONTROL_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_FIFO_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_FIFO_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_FIFO_DC" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_FIFO_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_ENGINE" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CLEAR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUNT_FINISH" SIGIS="undef" SIGNAME="xpro_d_controller_0_COUNT_FINISH">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FIFO_DC_EMPTY" SIGIS="undef" SIGNAME="FIFO_DC_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xpro_d_engine_0" HWVERSION="1.0" INSTANCE="xpro_d_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_d_engine" VLNV="mohdazainol:user_ip:xpro_d_engine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="d_bd_xpro_d_engine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RW" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ADDRESSD" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CONTROL_IND" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CTRL_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CONTROL_OUT_D" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RST_ENGINE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_DC" SIGIS="undef" SIGNAME="FIFO_DC_c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_ACK_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_DC" SIGIS="undef" SIGNAME="FIFO_DC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_DU" SIGIS="undef" SIGNAME="FIFO_DU_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_DATAIN" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_DC_c_shift_ram_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DC_c_shift_ram_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="U_DATAOUT" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_U_DATAOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_axis_data_fifo_du" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FINISHED_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_FINISHED_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FLUSHING_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_FLUSHING_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DECOMPRESSING" SIGIS="undef" SIGNAME="xpro_d_engine_0_DECOMPRESSING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="U_DATA_VALID" SIGIS="undef" SIGNAME="xpro_d_engine_0_U_DATA_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_DU_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DECODING_OVERFLOW" SIGIS="undef" SIGNAME="xpro_d_engine_0_DECODING_OVERFLOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CRC_ERROR" SIGIS="undef" SIGNAME="xpro_d_engine_0_CRC_ERROR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT_REQ_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_INTERRUPT_REQ_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="INTR_REQ_D"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTERRUPT_ACK_D" SIGIS="undef" SIGNAME="xpro_d_controller_0_INTR_ACK_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="INTR_ACK_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_DC" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_REQ_DC"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_DU" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_REQ_DU"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CRC_OUT_D_32" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_CRC_OUT_D_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CRC_32_D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
