#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 26 18:26:23 2025
# Process ID: 7804
# Current directory: D:/NIE_training_program/day5/fsm_mealy1001
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16136 D:\NIE_training_program\day5\fsm_mealy1001\fsm_mealy1001.xpr
# Log file: D:/NIE_training_program/day5/fsm_mealy1001/vivado.log
# Journal file: D:/NIE_training_program/day5/fsm_mealy1001\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 829.375 ; gain = 83.055
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: mealy1001
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 933.414 ; gain = 91.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mealy1001' [D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sources_1/new/mealy1001.v:23]
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
	Parameter S4 bound to: 2'b11 
WARNING: [Synth 8-5788] Register PS_reg in module mealy1001 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sources_1/new/mealy1001.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mealy1001' (1#1) [D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sources_1/new/mealy1001.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 988.656 ; gain = 146.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 988.656 ; gain = 146.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 988.656 ; gain = 146.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1526.074 ; gain = 684.387
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1526.074 ; gain = 684.387
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mealy1001_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mealy1001_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sources_1/new/mealy1001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy1001
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sim_1/new/mealy1001_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy1001_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b27aa64d659f42a9a598b79dbff4bb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mealy1001_tb_behav xil_defaultlib.mealy1001_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mealy1001
Compiling module xil_defaultlib.mealy1001_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mealy1001_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim/xsim.dir/mealy1001_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 26 18:36:35 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1526.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mealy1001_tb_behav -key {Behavioral:sim_1:Functional:mealy1001_tb} -tclbatch {mealy1001_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mealy1001_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mealy1001_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1526.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.074 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mealy1001_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mealy1001_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sources_1/new/mealy1001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy1001
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.srcs/sim_1/new/mealy1001_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy1001_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b27aa64d659f42a9a598b79dbff4bb0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mealy1001_tb_behav xil_defaultlib.mealy1001_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mealy1001
Compiling module xil_defaultlib.mealy1001_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mealy1001_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/NIE_training_program/day5/fsm_mealy1001/fsm_mealy1001.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mealy1001_tb_behav -key {Behavioral:sim_1:Functional:mealy1001_tb} -tclbatch {mealy1001_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source mealy1001_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mealy1001_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 18:40:34 2025...
