{
	"global_route__vias": 83368,
	"global_route__wirelength": 541231,
	"route__net": 13726,
	"route__net__special": 2,
	"route__drc_errors__iter:0": 3576,
	"route__wirelength__iter:0": 361048,
	"route__drc_errors__iter:1": 1854,
	"route__wirelength__iter:1": 358240,
	"route__drc_errors__iter:2": 1662,
	"route__wirelength__iter:2": 357580,
	"route__drc_errors__iter:3": 23,
	"route__wirelength__iter:3": 357068,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 357064,
	"route__drc_errors": 0,
	"route__wirelength": 357064,
	"route__vias": 84643,
	"route__vias__singlecut": 84643,
	"route__vias__multicut": 0,
	"antenna__violating__nets": 6,
	"antenna__violating__pins": 6,
	"global_route__vias": 94,
	"antenna_diodes_count": 9,
	"route__drc_errors__iter:0": 153,
	"route__wirelength__iter:0": 357213,
	"route__drc_errors__iter:1": 68,
	"route__wirelength__iter:1": 357185,
	"route__drc_errors__iter:2": 66,
	"route__wirelength__iter:2": 357173,
	"route__drc_errors__iter:3": 0,
	"route__wirelength__iter:3": 357149,
	"route__drc_errors": 0,
	"route__wirelength": 357149,
	"route__vias": 84678,
	"route__vias__singlecut": 84678,
	"route__vias__multicut": 0,
	"antenna__violating__nets": 0,
	"antenna__violating__pins": 0,
	"design__io": 10,
	"design__die__area": 302500,
	"design__core__area": 256035,
	"design__instance__count": 13788,
	"design__instance__area": 169695,
	"design__instance__count__stdcell": 13788,
	"design__instance__area__stdcell": 169695,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.662781,
	"design__instance__utilization__stdcell": 0.662781,
	"design__rows": 133,
	"design__rows:CoreSite": 133,
	"design__sites": 141113,
	"design__sites:CoreSite": 141113,
	"design__instance__count__class:antenna_cell": 9,
	"design__instance__area__class:antenna_cell": 48.9888,
	"design__instance__count__class:buffer": 4,
	"design__instance__area__class:buffer": 29.0304,
	"design__instance__count__class:clock_buffer": 115,
	"design__instance__area__class:clock_buffer": 2921.18,
	"design__instance__count__class:timing_repair_buffer": 1043,
	"design__instance__area__class:timing_repair_buffer": 7569.68,
	"design__instance__count__class:inverter": 384,
	"design__instance__area__class:inverter": 2090.19,
	"design__instance__count__class:clock_inverter": 49,
	"design__instance__area__class:clock_inverter": 348.365,
	"design__instance__count__class:sequential_cell": 804,
	"design__instance__area__class:sequential_cell": 39387,
	"design__instance__count__class:multi_input_combinational_cell": 11380,
	"design__instance__area__class:multi_input_combinational_cell": 117301,
	"design__instance__count": 13788,
	"design__instance__area": 169695,
	"flow__warnings__count": 10,
	"flow__errors__count": 0,
	"flow__warnings__count:DRT-0349": 10,
	"flow__warnings__type_count": 1
}