// Seed: 4267000635
module module_0 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3
    , id_71,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11
    , id_72,
    output tri1 id_12,
    output supply1 id_13,
    output tri1 id_14,
    output wire id_15,
    output wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri1 id_19,
    input tri0 id_20,
    input tri id_21,
    output tri id_22,
    input uwire id_23,
    input uwire id_24,
    output wire id_25
    , id_73,
    output supply1 id_26,
    input supply1 id_27,
    output supply0 id_28,
    output supply0 id_29,
    input wor id_30,
    output wire id_31,
    input supply1 id_32,
    input wor id_33,
    output tri0 id_34,
    input uwire id_35,
    output wand id_36,
    output tri1 id_37,
    output supply0 id_38,
    input tri0 id_39,
    output tri id_40,
    output tri id_41,
    output supply0 id_42,
    output uwire id_43,
    input uwire id_44,
    input uwire id_45,
    output wor id_46,
    output wor id_47,
    output uwire id_48,
    output uwire id_49,
    input tri id_50,
    input wand id_51,
    input wire id_52,
    input wor id_53,
    input supply0 id_54,
    input supply1 id_55,
    output wand id_56,
    output supply1 id_57,
    input supply0 id_58,
    output supply1 id_59,
    input tri id_60,
    output wor id_61,
    input tri1 id_62,
    output tri id_63,
    input wand id_64,
    output supply1 id_65,
    output wand id_66,
    input wire id_67,
    input wand id_68,
    output tri id_69
);
  wire id_74;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    output wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input uwire id_14,
    input tri1 id_15,
    input tri id_16,
    output wand id_17,
    input uwire id_18,
    input uwire id_19,
    input wand id_20,
    input wor id_21,
    input wor id_22,
    input wand id_23,
    output supply0 id_24,
    input tri id_25,
    output tri1 id_26,
    input tri1 id_27,
    input wire id_28,
    output wor id_29,
    inout tri0 id_30,
    input supply1 id_31,
    input wand id_32,
    input supply1 id_33,
    output supply1 id_34,
    output supply1 id_35,
    output uwire id_36,
    input supply1 id_37,
    input wor id_38,
    input supply0 id_39,
    input supply1 id_40,
    input tri id_41,
    input tri1 id_42,
    input uwire id_43,
    input wire id_44,
    output wand id_45,
    input wor id_46,
    output wire id_47,
    output tri id_48,
    input uwire id_49,
    input wand id_50,
    input tri id_51,
    output tri id_52,
    output tri id_53,
    input wand id_54
    , id_59,
    input wand id_55
    , id_60,
    input wire id_56,
    input tri id_57
);
  assign id_60 = 1'h0 & id_39;
  module_0 modCall_1 (
      id_4,
      id_20,
      id_57,
      id_19,
      id_38,
      id_45,
      id_5,
      id_46,
      id_8,
      id_23,
      id_42,
      id_21,
      id_30,
      id_12,
      id_24,
      id_26,
      id_5,
      id_49,
      id_42,
      id_30,
      id_44,
      id_32,
      id_1,
      id_37,
      id_37,
      id_30,
      id_8,
      id_54,
      id_48,
      id_34,
      id_21,
      id_30,
      id_41,
      id_41,
      id_53,
      id_27,
      id_5,
      id_47,
      id_52,
      id_14,
      id_47,
      id_45,
      id_53,
      id_36,
      id_19,
      id_39,
      id_12,
      id_5,
      id_7,
      id_8,
      id_4,
      id_33,
      id_50,
      id_4,
      id_44,
      id_2,
      id_36,
      id_35,
      id_55,
      id_26,
      id_51,
      id_26,
      id_50,
      id_30,
      id_15,
      id_47,
      id_1,
      id_32,
      id_27,
      id_26
  );
  assign modCall_1.type_0 = 0;
endmodule
