<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pci › pcie › aspm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>aspm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * File:	drivers/pci/pcie/aspm.c</span>
<span class="cm"> * Enabling PCIe link L0s/L1 state and Clock Power Management</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Intel</span>
<span class="cm"> * Copyright (C) Zhang Yanmin (yanmin.zhang@intel.com)</span>
<span class="cm"> * Copyright (C) Shaohua Li (shaohua.li@intel.com)</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_regs.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pci-aspm.h&gt;</span>
<span class="cp">#include &quot;../pci.h&quot;</span>

<span class="cp">#ifdef MODULE_PARAM_PREFIX</span>
<span class="cp">#undef MODULE_PARAM_PREFIX</span>
<span class="cp">#endif</span>
<span class="cp">#define MODULE_PARAM_PREFIX &quot;pcie_aspm.&quot;</span>

<span class="cm">/* Note: those are not register definitions */</span>
<span class="cp">#define ASPM_STATE_L0S_UP	(1)	</span><span class="cm">/* Upstream direction L0s state */</span><span class="cp"></span>
<span class="cp">#define ASPM_STATE_L0S_DW	(2)	</span><span class="cm">/* Downstream direction L0s state */</span><span class="cp"></span>
<span class="cp">#define ASPM_STATE_L1		(4)	</span><span class="cm">/* L1 state */</span><span class="cp"></span>
<span class="cp">#define ASPM_STATE_L0S		(ASPM_STATE_L0S_UP | ASPM_STATE_L0S_DW)</span>
<span class="cp">#define ASPM_STATE_ALL		(ASPM_STATE_L0S | ASPM_STATE_L1)</span>

<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">l0s</span><span class="p">;</span>			<span class="cm">/* L0s latency (nsec) */</span>
	<span class="n">u32</span> <span class="n">l1</span><span class="p">;</span>				<span class="cm">/* L1 latency (nsec) */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>		<span class="cm">/* Upstream component of the Link */</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">root</span><span class="p">;</span>	<span class="cm">/* pointer to the root port link */</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>	<span class="cm">/* pointer to the parent Link state */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">sibling</span><span class="p">;</span>	<span class="cm">/* node in link_list */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">children</span><span class="p">;</span>	<span class="cm">/* list of child link states */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">link</span><span class="p">;</span>		<span class="cm">/* node in parent&#39;s children list */</span>

	<span class="cm">/* ASPM state */</span>
	<span class="n">u32</span> <span class="n">aspm_support</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Supported ASPM state */</span>
	<span class="n">u32</span> <span class="n">aspm_enabled</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Enabled ASPM state */</span>
	<span class="n">u32</span> <span class="n">aspm_capable</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Capable ASPM state with latency */</span>
	<span class="n">u32</span> <span class="n">aspm_default</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Default ASPM state by BIOS */</span>
	<span class="n">u32</span> <span class="n">aspm_disable</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>		<span class="cm">/* Disabled ASPM state */</span>

	<span class="cm">/* Clock PM state */</span>
	<span class="n">u32</span> <span class="n">clkpm_capable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Clock PM capable? */</span>
	<span class="n">u32</span> <span class="n">clkpm_enabled</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Current Clock PM state */</span>
	<span class="n">u32</span> <span class="n">clkpm_default</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Default Clock PM state by BIOS */</span>

	<span class="cm">/* Exit latencies */</span>
	<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="n">latency_up</span><span class="p">;</span>	<span class="cm">/* Upstream direction exit latency */</span>
	<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="n">latency_dw</span><span class="p">;</span>	<span class="cm">/* Downstream direction exit latency */</span>
	<span class="cm">/*</span>
<span class="cm">	 * Endpoint acceptable latencies. A pcie downstream port only</span>
<span class="cm">	 * has one slot under it, so at most there are 8 functions.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="n">acceptable</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">aspm_disabled</span><span class="p">,</span> <span class="n">aspm_force</span><span class="p">;</span>
<span class="k">static</span> <span class="n">bool</span> <span class="n">aspm_support_enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">aspm_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">link_list</span><span class="p">);</span>

<span class="cp">#define POLICY_DEFAULT 0	</span><span class="cm">/* BIOS default setting */</span><span class="cp"></span>
<span class="cp">#define POLICY_PERFORMANCE 1	</span><span class="cm">/* high performance */</span><span class="cp"></span>
<span class="cp">#define POLICY_POWERSAVE 2	</span><span class="cm">/* high power saving */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PCIEASPM_PERFORMANCE</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">aspm_policy</span> <span class="o">=</span> <span class="n">POLICY_PERFORMANCE</span><span class="p">;</span>
<span class="cp">#elif defined CONFIG_PCIEASPM_POWERSAVE</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">aspm_policy</span> <span class="o">=</span> <span class="n">POLICY_POWERSAVE</span><span class="p">;</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">aspm_policy</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">policy_str</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">POLICY_DEFAULT</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;default&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">POLICY_PERFORMANCE</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;performance&quot;</span><span class="p">,</span>
	<span class="p">[</span><span class="n">POLICY_POWERSAVE</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;powersave&quot;</span>
<span class="p">};</span>

<span class="cp">#define LINK_RETRAIN_TIMEOUT HZ</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">policy_to_aspm_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">aspm_policy</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">POLICY_PERFORMANCE</span>:
		<span class="cm">/* Disable ASPM and Clock PM */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">POLICY_POWERSAVE</span>:
		<span class="cm">/* Enable ASPM L0s/L1 */</span>
		<span class="k">return</span> <span class="n">ASPM_STATE_ALL</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">POLICY_DEFAULT</span>:
		<span class="k">return</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_default</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">policy_to_clkpm_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">aspm_policy</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">POLICY_PERFORMANCE</span>:
		<span class="cm">/* Disable ASPM and Clock PM */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">POLICY_POWERSAVE</span>:
		<span class="cm">/* Disable Clock PM */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">POLICY_DEFAULT</span>:
		<span class="k">return</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_default</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_set_clkpm_nocheck</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pos</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
			<span class="n">reg16</span> <span class="o">|=</span> <span class="n">PCI_EXP_LNKCTL_CLKREQ_EN</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">reg16</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_EXP_LNKCTL_CLKREQ_EN</span><span class="p">;</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">reg16</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_enabled</span> <span class="o">=</span> <span class="o">!!</span><span class="n">enable</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_set_clkpm</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Don&#39;t enable Clock PM if the link is not Clock PM capable */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_capable</span> <span class="o">&amp;&amp;</span> <span class="n">enable</span><span class="p">)</span>
		<span class="n">enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Need nothing if the specified equals to current state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_enabled</span> <span class="o">==</span> <span class="n">enable</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">pcie_set_clkpm_nocheck</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_clkpm_cap_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">int</span> <span class="n">blacklist</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pos</span><span class="p">,</span> <span class="n">capable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg32</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>

	<span class="cm">/* All functions should have the same cap and state, take the worst */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pos</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg32</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCAP_CLKPM</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">capable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCTL_CLKREQ_EN</span><span class="p">))</span>
			<span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_enabled</span> <span class="o">=</span> <span class="n">enabled</span><span class="p">;</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_default</span> <span class="o">=</span> <span class="n">enabled</span><span class="p">;</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_capable</span> <span class="o">=</span> <span class="p">(</span><span class="n">blacklist</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">capable</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * pcie_aspm_configure_common_clock: check if the 2 ends of a link</span>
<span class="cm"> *   could use common clock. If they are, configure them to use the</span>
<span class="cm"> *   common clock. That will reduce the ASPM state exit latency.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_aspm_configure_common_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ppos</span><span class="p">,</span> <span class="n">cpos</span><span class="p">,</span> <span class="n">same_clock</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">,</span> <span class="n">parent_reg</span><span class="p">,</span> <span class="n">child_reg</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start_jiffies</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">,</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * All functions of a slot should have the same Slot Clock</span>
<span class="cm">	 * Configuration, so just check one function</span>
<span class="cm">	 */</span>
	<span class="n">child</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">child</span><span class="p">));</span>

	<span class="cm">/* Check downstream component if bit Slot Clock Configuration is 1 */</span>
	<span class="n">cpos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">cpos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKSTA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKSTA_SLC</span><span class="p">))</span>
		<span class="n">same_clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Check upstream component if bit Slot Clock Configuration is 1 */</span>
	<span class="n">ppos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKSTA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKSTA_SLC</span><span class="p">))</span>
		<span class="n">same_clock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Configure downstream component, all functions */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">cpos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
		<span class="n">child_reg</span><span class="p">[</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)]</span> <span class="o">=</span> <span class="n">reg16</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">same_clock</span><span class="p">)</span>
			<span class="n">reg16</span> <span class="o">|=</span> <span class="n">PCI_EXP_LNKCTL_CCC</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">reg16</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_EXP_LNKCTL_CCC</span><span class="p">;</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">cpos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">reg16</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Configure upstream component */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
	<span class="n">parent_reg</span> <span class="o">=</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">same_clock</span><span class="p">)</span>
		<span class="n">reg16</span> <span class="o">|=</span> <span class="n">PCI_EXP_LNKCTL_CCC</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg16</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_EXP_LNKCTL_CCC</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">reg16</span><span class="p">);</span>

	<span class="cm">/* Retrain link */</span>
	<span class="n">reg16</span> <span class="o">|=</span> <span class="n">PCI_EXP_LNKCTL_RL</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">reg16</span><span class="p">);</span>

	<span class="cm">/* Wait for link training end. Break out after waiting for timeout */</span>
	<span class="n">start_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKSTA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKSTA_LT</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">start_jiffies</span> <span class="o">+</span> <span class="n">LINK_RETRAIN_TIMEOUT</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKSTA_LT</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Training failed. Restore common clock configurations */</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_ERR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		   <span class="s">&quot;ASPM: Could not configure common clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">cpos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span>
				      <span class="n">child_reg</span><span class="p">[</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)]);</span>
	<span class="p">}</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">ppos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">parent_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert L0s latency encoding to ns */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">calc_l0s_latency</span><span class="p">(</span><span class="n">u32</span> <span class="n">encoding</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">encoding</span> <span class="o">==</span> <span class="mh">0x7</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="mi">5</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>	<span class="cm">/* &gt; 4us */</span>
	<span class="k">return</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="n">encoding</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert L0s acceptable latency encoding to ns */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">calc_l0s_acceptable</span><span class="p">(</span><span class="n">u32</span> <span class="n">encoding</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">encoding</span> <span class="o">==</span> <span class="mh">0x7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1U</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="mi">64</span> <span class="o">&lt;&lt;</span> <span class="n">encoding</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert L1 latency encoding to ns */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">calc_l1_latency</span><span class="p">(</span><span class="n">u32</span> <span class="n">encoding</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">encoding</span> <span class="o">==</span> <span class="mh">0x7</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="mi">65</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>	<span class="cm">/* &gt; 64us */</span>
	<span class="k">return</span> <span class="p">(</span><span class="mi">1000</span> <span class="o">&lt;&lt;</span> <span class="n">encoding</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert L1 acceptable latency encoding to ns */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">calc_l1_acceptable</span><span class="p">(</span><span class="n">u32</span> <span class="n">encoding</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">encoding</span> <span class="o">==</span> <span class="mh">0x7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1U</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="mi">1000</span> <span class="o">&lt;&lt;</span> <span class="n">encoding</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">aspm_register_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">support</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_encoding_l0s</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">latency_encoding_l1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_get_aspm_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">aspm_register_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg32</span><span class="p">;</span>

	<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg32</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">support</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCAP_ASPMS</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">latency_encoding_l0s</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCAP_L0SEL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">latency_encoding_l1</span>  <span class="o">=</span> <span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCAP_L1EL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="n">reg16</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKCTL_ASPMC</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_aspm_check_latency</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">endpoint</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">latency</span><span class="p">,</span> <span class="n">l1_switch_latency</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="o">*</span><span class="n">acceptable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>

	<span class="cm">/* Device not in D0 doesn&#39;t need latency check */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">endpoint</span><span class="o">-&gt;</span><span class="n">current_state</span> <span class="o">!=</span> <span class="n">PCI_D0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">endpoint</span><span class="o">-&gt;</span><span class="n">current_state</span> <span class="o">!=</span> <span class="n">PCI_UNKNOWN</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">link</span> <span class="o">=</span> <span class="n">endpoint</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>
	<span class="n">acceptable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">acceptable</span><span class="p">[</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">endpoint</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)];</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">link</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Check upstream direction L0s latency */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L0S_UP</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_up</span><span class="p">.</span><span class="n">l0s</span> <span class="o">&gt;</span> <span class="n">acceptable</span><span class="o">-&gt;</span><span class="n">l0s</span><span class="p">))</span>
			<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ASPM_STATE_L0S_UP</span><span class="p">;</span>

		<span class="cm">/* Check downstream direction L0s latency */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L0S_DW</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_dw</span><span class="p">.</span><span class="n">l0s</span> <span class="o">&gt;</span> <span class="n">acceptable</span><span class="o">-&gt;</span><span class="n">l0s</span><span class="p">))</span>
			<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ASPM_STATE_L0S_DW</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Check L1 latency.</span>
<span class="cm">		 * Every switch on the path to root complex need 1</span>
<span class="cm">		 * more microsecond for L1. Spec doesn&#39;t mention L0s.</span>
<span class="cm">		 */</span>
		<span class="n">latency</span> <span class="o">=</span> <span class="n">max_t</span><span class="p">(</span><span class="n">u32</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_up</span><span class="p">.</span><span class="n">l1</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_dw</span><span class="p">.</span><span class="n">l1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L1</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">latency</span> <span class="o">+</span> <span class="n">l1_switch_latency</span> <span class="o">&gt;</span> <span class="n">acceptable</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">))</span>
			<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ASPM_STATE_L1</span><span class="p">;</span>
		<span class="n">l1_switch_latency</span> <span class="o">+=</span> <span class="mi">1000</span><span class="p">;</span>

		<span class="n">link</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_aspm_cap_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">int</span> <span class="n">blacklist</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">,</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aspm_register_info</span> <span class="n">upreg</span><span class="p">,</span> <span class="n">dwreg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">blacklist</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set enabled/disable so that we will disable ASPM later */</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">=</span> <span class="n">ASPM_STATE_ALL</span><span class="p">;</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_disable</span> <span class="o">=</span> <span class="n">ASPM_STATE_ALL</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Configure common clock before checking latencies */</span>
	<span class="n">pcie_aspm_configure_common_clock</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>

	<span class="cm">/* Get upstream/downstream components&#39; register state */</span>
	<span class="n">pcie_get_aspm_reg</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">upreg</span><span class="p">);</span>
	<span class="n">child</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_dev</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">);</span>
	<span class="n">pcie_get_aspm_reg</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dwreg</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup L0s state</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note that we must not enable L0s in either direction on a</span>
<span class="cm">	 * given link unless components on both sides of the link each</span>
<span class="cm">	 * support L0s.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dwreg</span><span class="p">.</span><span class="n">support</span> <span class="o">&amp;</span> <span class="n">upreg</span><span class="p">.</span><span class="n">support</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_support</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L0S</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dwreg</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L0S_UP</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">upreg</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L0S_DW</span><span class="p">;</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_up</span><span class="p">.</span><span class="n">l0s</span> <span class="o">=</span> <span class="n">calc_l0s_latency</span><span class="p">(</span><span class="n">upreg</span><span class="p">.</span><span class="n">latency_encoding_l0s</span><span class="p">);</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_dw</span><span class="p">.</span><span class="n">l0s</span> <span class="o">=</span> <span class="n">calc_l0s_latency</span><span class="p">(</span><span class="n">dwreg</span><span class="p">.</span><span class="n">latency_encoding_l0s</span><span class="p">);</span>

	<span class="cm">/* Setup L1 state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">upreg</span><span class="p">.</span><span class="n">support</span> <span class="o">&amp;</span> <span class="n">dwreg</span><span class="p">.</span><span class="n">support</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_support</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">upreg</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="n">dwreg</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L1</span><span class="p">;</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_up</span><span class="p">.</span><span class="n">l1</span> <span class="o">=</span> <span class="n">calc_l1_latency</span><span class="p">(</span><span class="n">upreg</span><span class="p">.</span><span class="n">latency_encoding_l1</span><span class="p">);</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">latency_dw</span><span class="p">.</span><span class="n">l1</span> <span class="o">=</span> <span class="n">calc_l1_latency</span><span class="p">(</span><span class="n">dwreg</span><span class="p">.</span><span class="n">latency_encoding_l1</span><span class="p">);</span>

	<span class="cm">/* Save default state */</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_default</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span><span class="p">;</span>

	<span class="cm">/* Setup initial capable state. Will be updated later */</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_support</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * If the downstream component has pci bridge function, don&#39;t</span>
<span class="cm">	 * do ASPM for now.</span>
<span class="cm">	 */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">==</span> <span class="n">PCI_EXP_TYPE_PCI_BRIDGE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_disable</span> <span class="o">=</span> <span class="n">ASPM_STATE_ALL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Get and check endpoint acceptable latencies */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">reg32</span><span class="p">,</span> <span class="n">encoding</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">aspm_latency</span> <span class="o">*</span><span class="n">acceptable</span> <span class="o">=</span>
			<span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">acceptable</span><span class="p">[</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">)];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ENDPOINT</span> <span class="o">&amp;&amp;</span>
		    <span class="n">child</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_LEG_END</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg32</span><span class="p">);</span>
		<span class="cm">/* Calculate endpoint L0s acceptable latency */</span>
		<span class="n">encoding</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_DEVCAP_L0S</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">acceptable</span><span class="o">-&gt;</span><span class="n">l0s</span> <span class="o">=</span> <span class="n">calc_l0s_acceptable</span><span class="p">(</span><span class="n">encoding</span><span class="p">);</span>
		<span class="cm">/* Calculate endpoint L1 acceptable latency */</span>
		<span class="n">encoding</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_DEVCAP_L1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">9</span><span class="p">;</span>
		<span class="n">acceptable</span><span class="o">-&gt;</span><span class="n">l1</span> <span class="o">=</span> <span class="n">calc_l1_acceptable</span><span class="p">(</span><span class="n">encoding</span><span class="p">);</span>

		<span class="n">pcie_aspm_check_latency</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_config_aspm_dev</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">reg16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg16</span><span class="p">);</span>
	<span class="n">reg16</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x3</span><span class="p">;</span>
	<span class="n">reg16</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_LNKCTL</span><span class="p">,</span> <span class="n">reg16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_config_aspm_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="n">u32</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">upstream</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dwstream</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">,</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>

	<span class="cm">/* Nothing to do if the link is already in the requested state */</span>
	<span class="n">state</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_disable</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">==</span> <span class="n">state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/* Convert ASPM state to upstream/downstream ASPM register state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L0S_UP</span><span class="p">)</span>
		<span class="n">dwstream</span> <span class="o">|=</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L0S_DW</span><span class="p">)</span>
		<span class="n">upstream</span> <span class="o">|=</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">upstream</span> <span class="o">|=</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">;</span>
		<span class="n">dwstream</span> <span class="o">|=</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Spec 2.0 suggests all functions should be configured the</span>
<span class="cm">	 * same setting for ASPM. Enabling ASPM L1 should be done in</span>
<span class="cm">	 * upstream component first and then downstream, and vice</span>
<span class="cm">	 * versa for disabling ASPM L1. Spec doesn&#39;t mention L0S.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L1</span><span class="p">)</span>
		<span class="n">pcie_config_aspm_dev</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">upstream</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span>
		<span class="n">pcie_config_aspm_dev</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">dwstream</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">ASPM_STATE_L1</span><span class="p">))</span>
		<span class="n">pcie_config_aspm_dev</span><span class="p">(</span><span class="n">parent</span><span class="p">,</span> <span class="n">upstream</span><span class="p">);</span>

	<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_config_aspm_path</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">link</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcie_config_aspm_link</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_aspm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>
		<span class="n">link</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">free_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_aspm_sanity_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pos</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg32</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some functions in a slot might not all be PCIe functions,</span>
<span class="cm">	 * very strange. Disable ASPM for the whole slot</span>
<span class="cm">	 */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pos</span> <span class="o">=</span> <span class="n">pci_pcie_cap</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pos</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * If ASPM is disabled then we&#39;re not going to change</span>
<span class="cm">		 * the BIOS state. It&#39;s safe to continue even if it&#39;s a</span>
<span class="cm">		 * pre-1.1 device</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Disable ASPM for pre-1.1 PCIe device, we follow MS to use</span>
<span class="cm">		 * RBER bit to determine if a function is 1.1 version device</span>
<span class="cm">		 */</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_EXP_DEVCAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg32</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg32</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_DEVCAP_RBER</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">aspm_force</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_INFO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;disabling ASPM&quot;</span>
				<span class="s">&quot; on pre-1.1 PCIe device.  You can enable it&quot;</span>
				<span class="s">&quot; with &#39;pcie_aspm=force&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="nf">alloc_pcie_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>

	<span class="n">link</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">link</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">sibling</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">);</span>
	<span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">==</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">parent</span><span class="p">;</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">self</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">parent</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>
		<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">children</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Setup a pointer to the root port link */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span> <span class="o">=</span> <span class="n">link</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">root</span><span class="p">;</span>

	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">sibling</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_list</span><span class="p">);</span>
	<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">link</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">link</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * pcie_aspm_init_link_state: Initiate PCI express link state.</span>
<span class="cm"> * It is called after the pcie and its children devices are scaned.</span>
<span class="cm"> * @pdev: the root port or switch downstream port</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">pcie_aspm_init_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">blacklist</span> <span class="o">=</span> <span class="o">!!</span><span class="n">pcie_aspm_sanity_check</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span> <span class="o">&amp;&amp;</span>
	    <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* VIA has a strange chipset, root port is under a bridge */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">==</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span> <span class="o">&amp;&amp;</span>
	    <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">link</span> <span class="o">=</span> <span class="n">alloc_pcie_link_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">unlock</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Setup initial ASPM state. Note that we need to configure</span>
<span class="cm">	 * upstream links also because capable state of them can be</span>
<span class="cm">	 * update through pcie_aspm_cap_init().</span>
<span class="cm">	 */</span>
	<span class="n">pcie_aspm_cap_init</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">blacklist</span><span class="p">);</span>

	<span class="cm">/* Setup initial Clock PM state */</span>
	<span class="n">pcie_clkpm_cap_init</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">blacklist</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * At this stage drivers haven&#39;t had an opportunity to change the</span>
<span class="cm">	 * link policy setting. Enabling ASPM on broken hardware can cripple</span>
<span class="cm">	 * it even before the driver has had a chance to disable ASPM, so</span>
<span class="cm">	 * default to a safe level right now. If we&#39;re enabling ASPM beyond</span>
<span class="cm">	 * the BIOS&#39;s expectation, we&#39;ll do so once pci_enable_device() is</span>
<span class="cm">	 * called.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_policy</span> <span class="o">!=</span> <span class="n">POLICY_POWERSAVE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcie_config_aspm_path</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
		<span class="n">pcie_set_clkpm</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_clkpm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>
	<span class="p">}</span>

<span class="nl">unlock:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Recheck latencies and update aspm_capable for links under the root */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pcie_update_aspm_capable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">root</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">root</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_list</span><span class="p">,</span> <span class="n">sibling</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span> <span class="o">!=</span> <span class="n">root</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_capable</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_support</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_list</span><span class="p">,</span> <span class="n">sibling</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">linkbus</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span> <span class="o">!=</span> <span class="n">root</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">linkbus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ENDPOINT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">child</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_LEG_END</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="n">pcie_aspm_check_latency</span><span class="p">(</span><span class="n">child</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* @pdev: the endpoint device */</span>
<span class="kt">void</span> <span class="nf">pcie_aspm_exit_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="o">*</span><span class="n">root</span><span class="p">,</span> <span class="o">*</span><span class="n">parent_link</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">parent</span> <span class="o">||</span> <span class="o">!</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * All PCIe functions are in one slot, remove one function will remove</span>
<span class="cm">	 * the whole slot, so just wait until we are the last function left.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">subordinate</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">link</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>
	<span class="n">root</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span><span class="p">;</span>
	<span class="n">parent_link</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">;</span>

	<span class="cm">/* All functions are removed, so just disable ASPM for the link */</span>
	<span class="n">pcie_config_aspm_link</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">sibling</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">);</span>
	<span class="cm">/* Clock PM is for endpoint device */</span>
	<span class="n">free_link_state</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>

	<span class="cm">/* Recheck latencies and configure upstream links */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">parent_link</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcie_update_aspm_capable</span><span class="p">(</span><span class="n">root</span><span class="p">);</span>
		<span class="n">pcie_config_aspm_path</span><span class="p">(</span><span class="n">parent_link</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* @pdev: the root port or switch downstream port */</span>
<span class="kt">void</span> <span class="nf">pcie_aspm_pm_state_change</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span> <span class="o">||</span> <span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">link</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Devices changed PM state, we should recheck if latency</span>
<span class="cm">	 * meets all functions&#39; requirement</span>
<span class="cm">	 */</span>
	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">pcie_update_aspm_capable</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span><span class="p">);</span>
	<span class="n">pcie_config_aspm_path</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pcie_aspm_powersave_config_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span> <span class="o">||</span> <span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">link</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_policy</span> <span class="o">!=</span> <span class="n">POLICY_POWERSAVE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">pcie_config_aspm_path</span><span class="p">(</span><span class="n">link</span><span class="p">);</span>
	<span class="n">pcie_set_clkpm</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_clkpm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * pci_disable_link_state - disable pci device&#39;s link state, so the link will</span>
<span class="cm"> * never enter specific states</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__pci_disable_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">,</span> <span class="n">bool</span> <span class="n">sem</span><span class="p">,</span>
				     <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">parent</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">force</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">==</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span> <span class="o">||</span>
	    <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">==</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">)</span>
		<span class="n">parent</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">parent</span> <span class="o">||</span> <span class="o">!</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sem</span><span class="p">)</span>
		<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">link</span> <span class="o">=</span> <span class="n">parent</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_disable</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L0S</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">)</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">aspm_disable</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L1</span><span class="p">;</span>
	<span class="n">pcie_config_aspm_link</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_aspm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_CLKPM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">link</span><span class="o">-&gt;</span><span class="n">clkpm_capable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">pcie_set_clkpm</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sem</span><span class="p">)</span>
		<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pci_disable_link_state_locked</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__pci_disable_link_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pci_disable_link_state_locked</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">pci_disable_link_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__pci_disable_link_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pci_disable_link_state</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">pcie_clear_aspm</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">child</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear any ASPM setup that the firmware has carried out on this bus</span>
<span class="cm">	 */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">devices</span><span class="p">,</span> <span class="n">bus_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__pci_disable_link_state</span><span class="p">(</span><span class="n">child</span><span class="p">,</span> <span class="n">PCIE_LINK_STATE_L0S</span> <span class="o">|</span>
					 <span class="n">PCIE_LINK_STATE_L1</span> <span class="o">|</span>
					 <span class="n">PCIE_LINK_STATE_CLKPM</span><span class="p">,</span>
					 <span class="nb">false</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_aspm_set_policy</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="k">struct</span> <span class="n">kernel_param</span> <span class="o">*</span><span class="n">kp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">policy_str</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strncmp</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">policy_str</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">strlen</span><span class="p">(</span><span class="n">policy_str</span><span class="p">[</span><span class="n">i</span><span class="p">])))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">policy_str</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">aspm_policy</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">aspm_policy</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_list</span><span class="p">,</span> <span class="n">sibling</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcie_config_aspm_link</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_aspm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>
		<span class="n">pcie_set_clkpm</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">policy_to_clkpm_state</span><span class="p">(</span><span class="n">link</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_aspm_get_policy</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">buffer</span><span class="p">,</span> <span class="k">struct</span> <span class="n">kernel_param</span> <span class="o">*</span><span class="n">kp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">policy_str</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">aspm_policy</span><span class="p">)</span>
			<span class="n">cnt</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">cnt</span><span class="p">,</span> <span class="s">&quot;[%s] &quot;</span><span class="p">,</span> <span class="n">policy_str</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">else</span>
			<span class="n">cnt</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buffer</span> <span class="o">+</span> <span class="n">cnt</span><span class="p">,</span> <span class="s">&quot;%s &quot;</span><span class="p">,</span> <span class="n">policy_str</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">cnt</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">module_param_call</span><span class="p">(</span><span class="n">policy</span><span class="p">,</span> <span class="n">pcie_aspm_set_policy</span><span class="p">,</span> <span class="n">pcie_aspm_get_policy</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PCIEASPM_DEBUG</span>
<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">link_state_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_device</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">pci_device</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">link_state</span><span class="o">-&gt;</span><span class="n">aspm_enabled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">link_state_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="o">*</span><span class="n">root</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="o">-&gt;</span><span class="n">root</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">-</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="n">state</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aspm_disabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Convert requested state to ASPM state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L0S</span><span class="p">)</span>
		<span class="n">state</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L0S</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PCIE_LINK_STATE_L1</span><span class="p">)</span>
		<span class="n">state</span> <span class="o">|=</span> <span class="n">ASPM_STATE_L1</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_list</span><span class="p">,</span> <span class="n">sibling</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">root</span> <span class="o">!=</span> <span class="n">root</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">pcie_config_aspm_link</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">clk_ctl_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_device</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">pci_device</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">link_state</span><span class="o">-&gt;</span><span class="n">clkpm_enabled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">clk_ctl_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">state</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">state</span> <span class="o">=</span> <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-</span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

	<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">pcie_set_clkpm_nocheck</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">,</span> <span class="o">!!</span><span class="n">state</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aspm_lock</span><span class="p">);</span>
	<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_bus_sem</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">link_state</span><span class="p">,</span> <span class="mo">0644</span><span class="p">,</span> <span class="n">link_state_show</span><span class="p">,</span> <span class="n">link_state_store</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">clk_ctl</span><span class="p">,</span> <span class="mo">0644</span><span class="p">,</span> <span class="n">clk_ctl_show</span><span class="p">,</span> <span class="n">clk_ctl_store</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">power_group</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;power&quot;</span><span class="p">;</span>
<span class="kt">void</span> <span class="nf">pcie_aspm_create_sysfs_dev_files</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span> <span class="o">&amp;&amp;</span>
	     <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">link_state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">link_state</span><span class="o">-&gt;</span><span class="n">aspm_support</span><span class="p">)</span>
		<span class="n">sysfs_add_file_to_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">kobj</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">dev_attr_link_state</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="n">power_group</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_state</span><span class="o">-&gt;</span><span class="n">clkpm_capable</span><span class="p">)</span>
		<span class="n">sysfs_add_file_to_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">kobj</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">dev_attr_clk_ctl</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="n">power_group</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">pcie_aspm_remove_sysfs_dev_files</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcie_link_state</span> <span class="o">*</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">link_state</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_ROOT_PORT</span> <span class="o">&amp;&amp;</span>
	     <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">pcie_type</span> <span class="o">!=</span> <span class="n">PCI_EXP_TYPE_DOWNSTREAM</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">link_state</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">link_state</span><span class="o">-&gt;</span><span class="n">aspm_support</span><span class="p">)</span>
		<span class="n">sysfs_remove_file_from_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">kobj</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">dev_attr_link_state</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="n">power_group</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">link_state</span><span class="o">-&gt;</span><span class="n">clkpm_capable</span><span class="p">)</span>
		<span class="n">sysfs_remove_file_from_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">kobj</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">dev_attr_clk_ctl</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span> <span class="n">power_group</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcie_aspm_disable</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">str</span><span class="p">,</span> <span class="s">&quot;off&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">aspm_policy</span> <span class="o">=</span> <span class="n">POLICY_DEFAULT</span><span class="p">;</span>
		<span class="n">aspm_disabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">aspm_support_enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCIe ASPM is disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">str</span><span class="p">,</span> <span class="s">&quot;force&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">aspm_force</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;PCIe ASPM is forcibly enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">__setup</span><span class="p">(</span><span class="s">&quot;pcie_aspm=&quot;</span><span class="p">,</span> <span class="n">pcie_aspm_disable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">pcie_no_aspm</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disabling ASPM is intended to prevent the kernel from modifying</span>
<span class="cm">	 * existing hardware state, not to clear existing state. To that end:</span>
<span class="cm">	 * (a) set policy to POLICY_DEFAULT in order to avoid changing state</span>
<span class="cm">	 * (b) prevent userspace from changing policy</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">aspm_force</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aspm_policy</span> <span class="o">=</span> <span class="n">POLICY_DEFAULT</span><span class="p">;</span>
		<span class="n">aspm_disabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * pcie_aspm_enabled - is PCIe ASPM enabled?</span>
<span class="cm"> *</span>
<span class="cm"> * Returns true if ASPM has not been disabled by the command-line option</span>
<span class="cm"> * pcie_aspm=off.</span>
<span class="cm"> **/</span>
<span class="kt">int</span> <span class="nf">pcie_aspm_enabled</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
       <span class="k">return</span> <span class="o">!</span><span class="n">aspm_disabled</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pcie_aspm_enabled</span><span class="p">);</span>

<span class="n">bool</span> <span class="nf">pcie_aspm_support_enabled</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">aspm_support_enabled</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">pcie_aspm_support_enabled</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
