

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Aug 10 15:34:07 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     11.13|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      9|       0|       0|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     18|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     503|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     27|     503|      47|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      4|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |                 Instance                |                Module               | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U0   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U1   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U2   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U3   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U4   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U5   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U6   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U7   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U8   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U9   |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U10  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U11  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U12  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U13  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U14  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U15  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U16  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    |matrixmul_mac_muladd_8s_8s_16s_16_1_U17  |matrixmul_mac_muladd_8s_8s_16s_16_1  |        0|      1|  0|   0|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+
    |Total                                    |                                     |        0|     18|  0|   0|
    +-----------------------------------------+-------------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |grp_fu_426_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_441_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_453_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_493_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_499_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_506_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_520_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_534_p2  |     *    |      1|  0|   0|           8|           8|
    |grp_fu_542_p2  |     *    |      1|  0|   0|           8|           8|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      9|  0|   0|          72|          72|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |a_address0             |   2|          3|    2|          6|
    |ap_NS_fsm              |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it0  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |b_address0             |   2|          3|    2|          6|
    |res_address0           |   4|          6|    4|         24|
    |res_address1           |   4|          5|    4|         20|
    |res_d0                 |  16|          6|   16|         96|
    |res_d1                 |  16|          5|   16|         80|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  47|         38|   47|        242|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0_preg  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1       |   1|   0|    1|          0|
    |reg_244                     |   8|   0|    8|          0|
    |reg_248                     |   8|   0|    8|          0|
    |tmp1_reg_614                |  16|   0|   16|          0|
    |tmp2_reg_673                |  16|   0|   16|          0|
    |tmp3_reg_690                |  16|   0|   16|          0|
    |tmp4_reg_717                |  16|   0|   16|          0|
    |tmp5_reg_722                |  16|   0|   16|          0|
    |tmp6_reg_737                |  16|   0|   16|          0|
    |tmp7_reg_742                |  16|   0|   16|          0|
    |tmp8_reg_752                |  16|   0|   16|          0|
    |tmp_13_reg_629              |   8|   0|    8|          0|
    |tmp_14_reg_634              |   8|   0|    8|          0|
    |tmp_17_reg_700              |   8|   0|    8|          0|
    |tmp_19_reg_624              |   8|   0|    8|          0|
    |tmp_20_reg_695              |   8|   0|    8|          0|
    |tmp_2_reg_603               |   8|   0|    8|          0|
    |tmp_3_reg_570               |  16|   0|   16|          0|
    |tmp_5_0_0_1_reg_644         |  16|   0|   16|          0|
    |tmp_5_0_0_2_reg_581         |  16|   0|   16|          0|
    |tmp_5_1_0_1_reg_711         |  16|   0|   16|          0|
    |tmp_5_1_0_2_reg_684         |  16|   0|   16|          0|
    |tmp_5_1_reg_678             |  16|   0|   16|          0|
    |tmp_5_2_0_1_reg_747         |  16|   0|   16|          0|
    |tmp_5_2_0_2_reg_732         |  16|   0|   16|          0|
    |tmp_5_2_reg_727             |  16|   0|   16|          0|
    |tmp_6_0_0_1_reg_649         |  16|   0|   16|          0|
    |tmp_6_0_0_2_reg_586         |  16|   0|   16|          0|
    |tmp_6_0_1_1_reg_655         |  16|   0|   16|          0|
    |tmp_6_0_1_2_reg_608         |  16|   0|   16|          0|
    |tmp_6_0_1_reg_597           |  16|   0|   16|          0|
    |tmp_6_0_2_1_reg_705         |  16|   0|   16|          0|
    |tmp_6_0_2_2_reg_667         |  16|   0|   16|          0|
    |tmp_6_0_2_reg_661           |  16|   0|   16|          0|
    |tmp_8_reg_575               |  16|   0|   16|          0|
    |tmp_reg_592                 |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 503|   0|  503|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|a_address1    | out |    2|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|b_address1    | out |    2|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_address1  | out |    4|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

