// Seed: 3034250641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic \id_7 ;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd71
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri1 id_3;
  output wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  output wire _id_1;
  assign id_3 = -1;
  logic [id_1 : id_2] id_5 = -1;
  always_comb @(1);
endmodule
