Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar  7 09:53:50 2024
| Host         : Martel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_IMAGE_stream_control_sets_placed.rpt
| Design       : VGA_IMAGE_stream
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           32 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |           10 |
| Yes          | Yes                   | No                     |             150 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_out1_BUFG | vsyn_i_2_n_0               | vsyn_i_1_n_0               |                1 |              1 |         1.00 |
|  clk_out1_BUFG | hsyn_i_2_n_0               | hsyn_i_1_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                            |                            |                1 |              1 |         1.00 |
|  clk_out1_BUFG | upper_bottom_v[18]_i_1_n_0 | reset_IBUF                 |                3 |              8 |         2.67 |
|  clk_out1_BUFG | R[3]_i_1_n_0               | R[3]_i_2_n_0               |                5 |             12 |         2.40 |
|  clk_out1_BUFG | address[0]_i_1_n_0         | reset_IBUF                 |                5 |             17 |         3.40 |
|  clk_out1_BUFG | upper_bottom_v             | upper_bottom_v[31]_i_1_n_0 |                6 |             20 |         3.33 |
|  clk_out1_BUFG |                            | screencount[0]_i_1_n_0     |                8 |             32 |         4.00 |
|  clk_out1_BUFG |                            | Hcount[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  clk_out1_BUFG |                            | Vcount[0]_i_1_n_0          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                            | clear                      |                8 |             32 |         4.00 |
|  clk_out1_BUFG |                            |                            |               35 |             41 |         1.17 |
|  clk_out1_BUFG | Vcount0                    | reset_IBUF                 |               23 |             56 |         2.43 |
|  clk_out1_BUFG | Hcount0                    | reset_IBUF                 |               22 |             64 |         2.91 |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+


