#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 23 19:17:51 2025
# Process ID: 2004
# Current directory: D:/source/Vivado/USTB-Vivado/experiment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11576 D:\source\Vivado\USTB-Vivado\experiment_2\experiment_2.xpr
# Log file: D:/source/Vivado/USTB-Vivado/experiment_2/vivado.log
# Journal file: D:/source/Vivado/USTB-Vivado/experiment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/experiment_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 784.684 ; gain = 171.109
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Sep 23 19:19:47 2025] Launched synth_1...
Run output will be captured here: D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Sep 23 19:20:12 2025] Launched impl_1...
Run output will be captured here: D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1580.070 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1580.070 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1580.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1762.672 ; gain = 977.656
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
file mkdir D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.srcs/sim_1/new/simulation.v w ]
add_files -fileset sim_1 D:/source/Vivado/USTB-Vivado/experiment_2/experiment_2.srcs/sim_1/new/simulation.v
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {pos[3]}]]
set_property package_pin "" [get_ports [list  {pos[2]}]]
set_property package_pin "" [get_ports [list  {pos[1]}]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.539 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 22:44:21 2025...
