vendor_name = ModelSim
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/clk50to25.qip
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/clk50to25.v
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/clk50to25/clk50to25_0002.v
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/clk50to25/clk50to25_0002.qip
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/clk50to25.cmp
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/GraphicsDriver.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/DrawScreen.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/VGADriver.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/comunicacionFPGA.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/FSM.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Mux2to1.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Inverter.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Counter.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Comparator.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Register.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/AndGate.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Connect4.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Connect4_tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/ColumnModule.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Loader.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/PlayerRegister.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/SecondsValidator.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/SevenSegmentDecoder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/VictoryValidator.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/OrGate.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/Check4InLine.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/CheckColumnWin.sv
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/CheckRowWin.sv
source_file = 1, Loader_tb.sv
source_file = 1, VictoryValidator_tb.sv
source_file = 1, SecondsValidator_tb.sv
source_file = 1, PlayerRegister_tb.sv
source_file = 1, FSM_tb.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_4dm.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/sign_div_unsign_anh.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/alt_u_div_q2f.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_hbm.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/alt_u_div_kve.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_75m.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_lbm.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/sign_div_unsign_rlh.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/alt_u_div_sve.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_o3m.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ebolivar_dzuniga_bretana_digital_design_lab_2025/db/lpm_divide_k3m.tdf
design_name = Connect4
instance = comp, \segs1[0]~output , segs1[0]~output, Connect4, 1
instance = comp, \segs1[1]~output , segs1[1]~output, Connect4, 1
instance = comp, \segs1[2]~output , segs1[2]~output, Connect4, 1
instance = comp, \segs1[3]~output , segs1[3]~output, Connect4, 1
instance = comp, \segs1[4]~output , segs1[4]~output, Connect4, 1
instance = comp, \segs1[5]~output , segs1[5]~output, Connect4, 1
instance = comp, \segs1[6]~output , segs1[6]~output, Connect4, 1
instance = comp, \segs0[0]~output , segs0[0]~output, Connect4, 1
instance = comp, \segs0[1]~output , segs0[1]~output, Connect4, 1
instance = comp, \segs0[2]~output , segs0[2]~output, Connect4, 1
instance = comp, \segs0[3]~output , segs0[3]~output, Connect4, 1
instance = comp, \segs0[4]~output , segs0[4]~output, Connect4, 1
instance = comp, \segs0[5]~output , segs0[5]~output, Connect4, 1
instance = comp, \segs0[6]~output , segs0[6]~output, Connect4, 1
instance = comp, \vga_hs~output , vga_hs~output, Connect4, 1
instance = comp, \vga_vs~output , vga_vs~output, Connect4, 1
instance = comp, \vga_blk~output , vga_blk~output, Connect4, 1
instance = comp, \vga_sync~output , vga_sync~output, Connect4, 1
instance = comp, \red[0]~output , red[0]~output, Connect4, 1
instance = comp, \red[1]~output , red[1]~output, Connect4, 1
instance = comp, \red[2]~output , red[2]~output, Connect4, 1
instance = comp, \red[3]~output , red[3]~output, Connect4, 1
instance = comp, \red[4]~output , red[4]~output, Connect4, 1
instance = comp, \red[5]~output , red[5]~output, Connect4, 1
instance = comp, \red[6]~output , red[6]~output, Connect4, 1
instance = comp, \red[7]~output , red[7]~output, Connect4, 1
instance = comp, \green[0]~output , green[0]~output, Connect4, 1
instance = comp, \green[1]~output , green[1]~output, Connect4, 1
instance = comp, \green[2]~output , green[2]~output, Connect4, 1
instance = comp, \green[3]~output , green[3]~output, Connect4, 1
instance = comp, \green[4]~output , green[4]~output, Connect4, 1
instance = comp, \green[5]~output , green[5]~output, Connect4, 1
instance = comp, \green[6]~output , green[6]~output, Connect4, 1
instance = comp, \green[7]~output , green[7]~output, Connect4, 1
instance = comp, \blue[0]~output , blue[0]~output, Connect4, 1
instance = comp, \blue[1]~output , blue[1]~output, Connect4, 1
instance = comp, \blue[2]~output , blue[2]~output, Connect4, 1
instance = comp, \blue[3]~output , blue[3]~output, Connect4, 1
instance = comp, \blue[4]~output , blue[4]~output, Connect4, 1
instance = comp, \blue[5]~output , blue[5]~output, Connect4, 1
instance = comp, \blue[6]~output , blue[6]~output, Connect4, 1
instance = comp, \blue[7]~output , blue[7]~output, Connect4, 1
instance = comp, \clk_25~output , clk_25~output, Connect4, 1
instance = comp, \clk~input , clk~input, Connect4, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Connect4, 1
instance = comp, \sval|cycles|count[0]~0 , sval|cycles|count[0]~0, Connect4, 1
instance = comp, \sck~input , sck~input, Connect4, 1
instance = comp, \sck~inputCLKENA0 , sck~inputCLKENA0, Connect4, 1
instance = comp, \j2|bit_cnt[0]~2 , j2|bit_cnt[0]~2, Connect4, 1
instance = comp, \rst~input , rst~input, Connect4, 1
instance = comp, \ss~input , ss~input, Connect4, 1
instance = comp, \j2|bit_cnt[0] , j2|bit_cnt[0], Connect4, 1
instance = comp, \j2|bit_cnt[1]~1 , j2|bit_cnt[1]~1, Connect4, 1
instance = comp, \j2|bit_cnt[1] , j2|bit_cnt[1], Connect4, 1
instance = comp, \j2|bit_cnt[2]~0 , j2|bit_cnt[2]~0, Connect4, 1
instance = comp, \j2|bit_cnt[2] , j2|bit_cnt[2], Connect4, 1
instance = comp, \j2|Equal0~0 , j2|Equal0~0, Connect4, 1
instance = comp, \j2|dato_listo , j2|dato_listo, Connect4, 1
instance = comp, \sval|cycles|Add0~49 , sval|cycles|Add0~49, Connect4, 1
instance = comp, \sval|cycles|Add0~33 , sval|cycles|Add0~33, Connect4, 1
instance = comp, \sval|cycles|count[9] , sval|cycles|count[9], Connect4, 1
instance = comp, \sval|cycles|Add0~57 , sval|cycles|Add0~57, Connect4, 1
instance = comp, \sval|cycles|count[10] , sval|cycles|count[10], Connect4, 1
instance = comp, \sval|cycles|Add0~85 , sval|cycles|Add0~85, Connect4, 1
instance = comp, \sval|cycles|count[11] , sval|cycles|count[11], Connect4, 1
instance = comp, \sval|cycles|Add0~69 , sval|cycles|Add0~69, Connect4, 1
instance = comp, \sval|cycles|count[12] , sval|cycles|count[12], Connect4, 1
instance = comp, \sval|cycles|Add0~45 , sval|cycles|Add0~45, Connect4, 1
instance = comp, \sval|cycles|count[13] , sval|cycles|count[13], Connect4, 1
instance = comp, \sval|cycles|Add0~29 , sval|cycles|Add0~29, Connect4, 1
instance = comp, \sval|cycles|count[14] , sval|cycles|count[14], Connect4, 1
instance = comp, \sval|cycles|Add0~53 , sval|cycles|Add0~53, Connect4, 1
instance = comp, \sval|cycles|count[15] , sval|cycles|count[15], Connect4, 1
instance = comp, \sval|cycles|Add0~65 , sval|cycles|Add0~65, Connect4, 1
instance = comp, \sval|cycles|count[16] , sval|cycles|count[16], Connect4, 1
instance = comp, \sval|cycles|Add0~41 , sval|cycles|Add0~41, Connect4, 1
instance = comp, \sval|cycles|count[17] , sval|cycles|count[17], Connect4, 1
instance = comp, \sval|cycles|Add0~25 , sval|cycles|Add0~25, Connect4, 1
instance = comp, \sval|cycles|count[18] , sval|cycles|count[18], Connect4, 1
instance = comp, \sval|cycles|Add0~9 , sval|cycles|Add0~9, Connect4, 1
instance = comp, \sval|cycles|count[19] , sval|cycles|count[19], Connect4, 1
instance = comp, \sval|cycles|Add0~17 , sval|cycles|Add0~17, Connect4, 1
instance = comp, \sval|cycles|count[20] , sval|cycles|count[20], Connect4, 1
instance = comp, \sval|cycles|Add0~5 , sval|cycles|Add0~5, Connect4, 1
instance = comp, \sval|cycles|count[21] , sval|cycles|count[21], Connect4, 1
instance = comp, \sval|cycles|Add0~81 , sval|cycles|Add0~81, Connect4, 1
instance = comp, \sval|cycles|count[22] , sval|cycles|count[22], Connect4, 1
instance = comp, \sval|cycles|Add0~77 , sval|cycles|Add0~77, Connect4, 1
instance = comp, \sval|cycles|count[23] , sval|cycles|count[23], Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~1 , sval|check_10_secs|Equal0~1, Connect4, 1
instance = comp, \sval|cycles|Add0~61 , sval|cycles|Add0~61, Connect4, 1
instance = comp, \sval|cycles|count[24] , sval|cycles|count[24], Connect4, 1
instance = comp, \sval|cycles|Add0~37 , sval|cycles|Add0~37, Connect4, 1
instance = comp, \sval|cycles|count[25] , sval|cycles|count[25], Connect4, 1
instance = comp, \sval|cycles|Add0~21 , sval|cycles|Add0~21, Connect4, 1
instance = comp, \sval|cycles|count[26] , sval|cycles|count[26], Connect4, 1
instance = comp, \sval|cycles|count[18]~DUPLICATE , sval|cycles|count[18]~DUPLICATE, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~6 , sval|check_10_secs|Equal0~6, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~5 , sval|check_10_secs|Equal0~5, Connect4, 1
instance = comp, \sval|cycles|Add0~1 , sval|cycles|Add0~1, Connect4, 1
instance = comp, \sval|cycles|count[27] , sval|cycles|count[27], Connect4, 1
instance = comp, \sval|cycles|count[15]~DUPLICATE , sval|cycles|count[15]~DUPLICATE, Connect4, 1
instance = comp, \sval|cycles|count[28] , sval|cycles|count[28], Connect4, 1
instance = comp, \sval|cycles|Add0~13 , sval|cycles|Add0~13, Connect4, 1
instance = comp, \sval|cycles|count[28]~DUPLICATE , sval|cycles|count[28]~DUPLICATE, Connect4, 1
instance = comp, \sval|cycles|count[10]~DUPLICATE , sval|cycles|count[10]~DUPLICATE, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~4 , sval|check_10_secs|Equal0~4, Connect4, 1
instance = comp, \sval|cycles|count[0]~DUPLICATE , sval|cycles|count[0]~DUPLICATE, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~2 , sval|check_10_secs|Equal0~2, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~0 , sval|check_10_secs|Equal0~0, Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~7 , sval|check_10_secs|Equal0~7, Connect4, 1
instance = comp, \fpga_btn~input , fpga_btn~input, Connect4, 1
instance = comp, \player~input , player~input, Connect4, 1
instance = comp, \current|Q~1 , current|Q~1, Connect4, 1
instance = comp, \current|Q~5 , current|Q~5, Connect4, 1
instance = comp, \current|Q~3 , current|Q~3, Connect4, 1
instance = comp, \current|Q~_emulated , current|Q~_emulated, Connect4, 1
instance = comp, \current|Q~2 , current|Q~2, Connect4, 1
instance = comp, \controller|next_state.0010~0 , controller|next_state.0010~0, Connect4, 1
instance = comp, \controller|state.0010 , controller|state.0010, Connect4, 1
instance = comp, \controller|Selector0~0 , controller|Selector0~0, Connect4, 1
instance = comp, \controller|state.0000 , controller|state.0000, Connect4, 1
instance = comp, \controller|next_state.0001~0 , controller|next_state.0001~0, Connect4, 1
instance = comp, \controller|state.0001 , controller|state.0001, Connect4, 1
instance = comp, \filled_spots|count[0]~0 , filled_spots|count[0]~0, Connect4, 1
instance = comp, \filled_spots|count[0] , filled_spots|count[0], Connect4, 1
instance = comp, \filled_spots|count[1] , filled_spots|count[1], Connect4, 1
instance = comp, \filled_spots|count[1]~6 , filled_spots|count[1]~6, Connect4, 1
instance = comp, \filled_spots|count[1]~DUPLICATE , filled_spots|count[1]~DUPLICATE, Connect4, 1
instance = comp, \filled_spots|count[2]~5 , filled_spots|count[2]~5, Connect4, 1
instance = comp, \filled_spots|count[2] , filled_spots|count[2], Connect4, 1
instance = comp, \filled_spots|count[3]~4 , filled_spots|count[3]~4, Connect4, 1
instance = comp, \filled_spots|count[3] , filled_spots|count[3], Connect4, 1
instance = comp, \filled_spots|count[4]~3 , filled_spots|count[4]~3, Connect4, 1
instance = comp, \filled_spots|count[4] , filled_spots|count[4], Connect4, 1
instance = comp, \filled_spots|count[3]~1 , filled_spots|count[3]~1, Connect4, 1
instance = comp, \filled_spots|count[5]~2 , filled_spots|count[5]~2, Connect4, 1
instance = comp, \filled_spots|count[5] , filled_spots|count[5], Connect4, 1
instance = comp, \controller|Selector1~0 , controller|Selector1~0, Connect4, 1
instance = comp, \loader|column0|pos3|Q[0]~0 , loader|column0|pos3|Q[0]~0, Connect4, 1
instance = comp, \jugada1[0]~input , jugada1[0]~input, Connect4, 1
instance = comp, \mosi~input , mosi~input, Connect4, 1
instance = comp, \j2|buffer[0] , j2|buffer[0], Connect4, 1
instance = comp, \j2|jugada[2]~0 , j2|jugada[2]~0, Connect4, 1
instance = comp, \j2|jugada[0] , j2|jugada[0], Connect4, 1
instance = comp, \loader|select_player|Y[0]~2 , loader|select_player|Y[0]~2, Connect4, 1
instance = comp, \jugada1[1]~input , jugada1[1]~input, Connect4, 1
instance = comp, \j2|buffer[1] , j2|buffer[1], Connect4, 1
instance = comp, \j2|jugada[1] , j2|jugada[1], Connect4, 1
instance = comp, \loader|select_player|Y[1]~1 , loader|select_player|Y[1]~1, Connect4, 1
instance = comp, \loader|column0|pos3|Q[1] , loader|column0|pos3|Q[1], Connect4, 1
instance = comp, \loader|column0|pos5|Q[0]~0 , loader|column0|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column0|pos5|Q[0] , loader|column0|pos5|Q[0], Connect4, 1
instance = comp, \j2|buffer[2] , j2|buffer[2], Connect4, 1
instance = comp, \j2|jugada[2] , j2|jugada[2], Connect4, 1
instance = comp, \jugada1[2]~input , jugada1[2]~input, Connect4, 1
instance = comp, \loader|select_player|Y[2]~0 , loader|select_player|Y[2]~0, Connect4, 1
instance = comp, \loader|column0|and5|Y , loader|column0|and5|Y, Connect4, 1
instance = comp, \loader|column0|pos5|Q[1] , loader|column0|pos5|Q[1], Connect4, 1
instance = comp, \loader|column0|pos4|Q[0]~0 , loader|column0|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column0|pos4|Q[0] , loader|column0|pos4|Q[0], Connect4, 1
instance = comp, \loader|column0|and4|Y~0 , loader|column0|and4|Y~0, Connect4, 1
instance = comp, \loader|column0|and4|Y , loader|column0|and4|Y, Connect4, 1
instance = comp, \loader|column0|pos4|Q[1] , loader|column0|pos4|Q[1], Connect4, 1
instance = comp, \loader|column0|and3|Y~0 , loader|column0|and3|Y~0, Connect4, 1
instance = comp, \loader|column0|and3|Y , loader|column0|and3|Y, Connect4, 1
instance = comp, \loader|column0|pos3|Q[0] , loader|column0|pos3|Q[0], Connect4, 1
instance = comp, \loader|column1|pos5|Q[0]~0 , loader|column1|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos5|Q[0] , loader|column1|pos5|Q[0], Connect4, 1
instance = comp, \victory|row5|op2|empty1|Equal0~0 , victory|row5|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \loader|column1|and5|Y , loader|column1|and5|Y, Connect4, 1
instance = comp, \loader|column1|pos5|Q[1] , loader|column1|pos5|Q[1], Connect4, 1
instance = comp, \loader|column1|pos4|Q[0]~0 , loader|column1|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos4|Q[0] , loader|column1|pos4|Q[0], Connect4, 1
instance = comp, \loader|column1|and4|Y~0 , loader|column1|and4|Y~0, Connect4, 1
instance = comp, \loader|column1|and4|Y , loader|column1|and4|Y, Connect4, 1
instance = comp, \loader|column1|pos4|Q[1] , loader|column1|pos4|Q[1], Connect4, 1
instance = comp, \loader|column1|pos3|Q[0]~0 , loader|column1|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos3|Q[0] , loader|column1|pos3|Q[0], Connect4, 1
instance = comp, \loader|column1|and3|Y~0 , loader|column1|and3|Y~0, Connect4, 1
instance = comp, \loader|column1|and3|Y , loader|column1|and3|Y, Connect4, 1
instance = comp, \loader|column1|pos3|Q[1] , loader|column1|pos3|Q[1], Connect4, 1
instance = comp, \loader|column3|pos3|Q[0]~0 , loader|column3|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos3|Q[0] , loader|column3|pos3|Q[0], Connect4, 1
instance = comp, \loader|column3|pos5|Q[0]~0 , loader|column3|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos5|Q[1] , loader|column3|pos5|Q[1], Connect4, 1
instance = comp, \loader|column3|and5|Y , loader|column3|and5|Y, Connect4, 1
instance = comp, \loader|column3|pos5|Q[0] , loader|column3|pos5|Q[0], Connect4, 1
instance = comp, \loader|column3|pos4|Q[0]~0 , loader|column3|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos4|Q[0] , loader|column3|pos4|Q[0], Connect4, 1
instance = comp, \loader|column3|and4|Y~0 , loader|column3|and4|Y~0, Connect4, 1
instance = comp, \loader|column3|and4|Y , loader|column3|and4|Y, Connect4, 1
instance = comp, \loader|column3|pos4|Q[1] , loader|column3|pos4|Q[1], Connect4, 1
instance = comp, \loader|column3|and3|Y~0 , loader|column3|and3|Y~0, Connect4, 1
instance = comp, \loader|column3|and3|Y , loader|column3|and3|Y, Connect4, 1
instance = comp, \loader|column3|pos3|Q[1] , loader|column3|pos3|Q[1], Connect4, 1
instance = comp, \loader|column2|pos3|Q[0]~0 , loader|column2|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos5|Q[0]~0 , loader|column2|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos5|Q[0] , loader|column2|pos5|Q[0], Connect4, 1
instance = comp, \loader|column2|and5|Y , loader|column2|and5|Y, Connect4, 1
instance = comp, \loader|column2|pos5|Q[1] , loader|column2|pos5|Q[1], Connect4, 1
instance = comp, \loader|column2|pos4|Q[0]~0 , loader|column2|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos4|Q[0] , loader|column2|pos4|Q[0], Connect4, 1
instance = comp, \loader|column2|and4|Y~0 , loader|column2|and4|Y~0, Connect4, 1
instance = comp, \loader|column2|and4|Y , loader|column2|and4|Y, Connect4, 1
instance = comp, \loader|column2|pos4|Q[1] , loader|column2|pos4|Q[1], Connect4, 1
instance = comp, \loader|column2|pos3|Q[1] , loader|column2|pos3|Q[1], Connect4, 1
instance = comp, \loader|column2|and3|Y~0 , loader|column2|and3|Y~0, Connect4, 1
instance = comp, \loader|column2|and3|Y , loader|column2|and3|Y, Connect4, 1
instance = comp, \loader|column2|pos3|Q[0] , loader|column2|pos3|Q[0], Connect4, 1
instance = comp, \victory|row3|op1|and1|Y~0 , victory|row3|op1|and1|Y~0, Connect4, 1
instance = comp, \loader|column4|pos5|Q[0]~0 , loader|column4|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos5|Q[0] , loader|column4|pos5|Q[0], Connect4, 1
instance = comp, \loader|column4|and5|Y~0 , loader|column4|and5|Y~0, Connect4, 1
instance = comp, \loader|column4|pos5|Q[1] , loader|column4|pos5|Q[1], Connect4, 1
instance = comp, \loader|column4|pos4|Q[0]~0 , loader|column4|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos4|Q[0] , loader|column4|pos4|Q[0], Connect4, 1
instance = comp, \loader|column4|and4|Y~0 , loader|column4|and4|Y~0, Connect4, 1
instance = comp, \loader|column4|and4|Y~1 , loader|column4|and4|Y~1, Connect4, 1
instance = comp, \loader|column4|pos4|Q[1] , loader|column4|pos4|Q[1], Connect4, 1
instance = comp, \loader|column4|pos3|Q[0]~0 , loader|column4|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos3|Q[0] , loader|column4|pos3|Q[0], Connect4, 1
instance = comp, \loader|column4|and3|Y~0 , loader|column4|and3|Y~0, Connect4, 1
instance = comp, \loader|column4|and3|Y~1 , loader|column4|and3|Y~1, Connect4, 1
instance = comp, \loader|column4|pos3|Q[1] , loader|column4|pos3|Q[1], Connect4, 1
instance = comp, \victory|row3|op2|and1|Y~0 , victory|row3|op2|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~0 , controller|next_state.0101~0, Connect4, 1
instance = comp, \loader|column5|pos3|Q[0]~0 , loader|column5|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos4|Q[0]~0 , loader|column5|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos4|Q[1] , loader|column5|pos4|Q[1], Connect4, 1
instance = comp, \loader|column5|pos5|Q[0]~0 , loader|column5|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos5|Q[1] , loader|column5|pos5|Q[1], Connect4, 1
instance = comp, \loader|column5|and5|Y~0 , loader|column5|and5|Y~0, Connect4, 1
instance = comp, \loader|column5|pos5|Q[0] , loader|column5|pos5|Q[0], Connect4, 1
instance = comp, \loader|column5|and4|Y~0 , loader|column5|and4|Y~0, Connect4, 1
instance = comp, \loader|column5|and4|Y~1 , loader|column5|and4|Y~1, Connect4, 1
instance = comp, \loader|column5|pos4|Q[0] , loader|column5|pos4|Q[0], Connect4, 1
instance = comp, \loader|column5|pos3|Q[1] , loader|column5|pos3|Q[1], Connect4, 1
instance = comp, \loader|column5|and3|Y~0 , loader|column5|and3|Y~0, Connect4, 1
instance = comp, \loader|column5|and3|Y~1 , loader|column5|and3|Y~1, Connect4, 1
instance = comp, \loader|column5|pos3|Q[0] , loader|column5|pos3|Q[0], Connect4, 1
instance = comp, \victory|row3|op3|and1|Y~0 , victory|row3|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|row3|op3|and1|Y , victory|row3|op3|and1|Y, Connect4, 1
instance = comp, \loader|column5|pos2|Q[0]~0 , loader|column5|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos2|Q[1] , loader|column5|pos2|Q[1], Connect4, 1
instance = comp, \loader|column5|and2|Y~0 , loader|column5|and2|Y~0, Connect4, 1
instance = comp, \loader|column5|and2|Y~1 , loader|column5|and2|Y~1, Connect4, 1
instance = comp, \loader|column5|pos2|Q[0] , loader|column5|pos2|Q[0], Connect4, 1
instance = comp, \loader|column5|pos1|Q[0]~0 , loader|column5|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos1|Q[0] , loader|column5|pos1|Q[0], Connect4, 1
instance = comp, \loader|column5|and1|Y~0 , loader|column5|and1|Y~0, Connect4, 1
instance = comp, \loader|column5|and1|Y , loader|column5|and1|Y, Connect4, 1
instance = comp, \loader|column5|pos1|Q[1] , loader|column5|pos1|Q[1], Connect4, 1
instance = comp, \loader|column3|pos1|Q[0]~0 , loader|column3|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos2|Q[0]~0 , loader|column3|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos2|Q[0] , loader|column3|pos2|Q[0], Connect4, 1
instance = comp, \loader|column3|and2|Y~0 , loader|column3|and2|Y~0, Connect4, 1
instance = comp, \loader|column3|and2|Y , loader|column3|and2|Y, Connect4, 1
instance = comp, \loader|column3|pos2|Q[1] , loader|column3|pos2|Q[1], Connect4, 1
instance = comp, \loader|column3|pos1|Q[1] , loader|column3|pos1|Q[1], Connect4, 1
instance = comp, \loader|column3|and1|Y~0 , loader|column3|and1|Y~0, Connect4, 1
instance = comp, \loader|column3|and1|Y , loader|column3|and1|Y, Connect4, 1
instance = comp, \loader|column3|pos1|Q[0] , loader|column3|pos1|Q[0], Connect4, 1
instance = comp, \loader|column4|pos1|Q[0]~0 , loader|column4|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos2|Q[0]~0 , loader|column4|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos2|Q[1] , loader|column4|pos2|Q[1], Connect4, 1
instance = comp, \loader|column4|and2|Y~0 , loader|column4|and2|Y~0, Connect4, 1
instance = comp, \loader|column4|and2|Y~1 , loader|column4|and2|Y~1, Connect4, 1
instance = comp, \loader|column4|pos2|Q[0] , loader|column4|pos2|Q[0], Connect4, 1
instance = comp, \loader|column4|pos1|Q[1] , loader|column4|pos1|Q[1], Connect4, 1
instance = comp, \loader|column4|and1|Y~0 , loader|column4|and1|Y~0, Connect4, 1
instance = comp, \loader|column4|and1|Y , loader|column4|and1|Y, Connect4, 1
instance = comp, \loader|column4|pos1|Q[0] , loader|column4|pos1|Q[0], Connect4, 1
instance = comp, \victory|row1|op3|and1|Y~0 , victory|row1|op3|and1|Y~0, Connect4, 1
instance = comp, \loader|column6|pos1|Q[0]~0 , loader|column6|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos3|Q[0]~0 , loader|column6|pos3|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos4|Q[0]~0 , loader|column6|pos4|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos5|Q[0]~0 , loader|column6|pos5|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos5|Q[1] , loader|column6|pos5|Q[1], Connect4, 1
instance = comp, \loader|column6|and5|Y~0 , loader|column6|and5|Y~0, Connect4, 1
instance = comp, \loader|column6|pos5|Q[0] , loader|column6|pos5|Q[0], Connect4, 1
instance = comp, \loader|column6|pos4|Q[1] , loader|column6|pos4|Q[1], Connect4, 1
instance = comp, \loader|column6|and4|Y~0 , loader|column6|and4|Y~0, Connect4, 1
instance = comp, \loader|column6|and4|Y~1 , loader|column6|and4|Y~1, Connect4, 1
instance = comp, \loader|column6|pos4|Q[0] , loader|column6|pos4|Q[0], Connect4, 1
instance = comp, \loader|column6|pos3|Q[1] , loader|column6|pos3|Q[1], Connect4, 1
instance = comp, \loader|column6|and3|Y~0 , loader|column6|and3|Y~0, Connect4, 1
instance = comp, \loader|column6|and3|Y~1 , loader|column6|and3|Y~1, Connect4, 1
instance = comp, \loader|column6|pos3|Q[0] , loader|column6|pos3|Q[0], Connect4, 1
instance = comp, \loader|column6|pos2|Q[0]~0 , loader|column6|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos2|Q[0] , loader|column6|pos2|Q[0], Connect4, 1
instance = comp, \loader|column6|and2|Y~0 , loader|column6|and2|Y~0, Connect4, 1
instance = comp, \loader|column6|and2|Y~1 , loader|column6|and2|Y~1, Connect4, 1
instance = comp, \loader|column6|pos2|Q[1] , loader|column6|pos2|Q[1], Connect4, 1
instance = comp, \loader|column6|pos1|Q[1] , loader|column6|pos1|Q[1], Connect4, 1
instance = comp, \loader|column6|and1|Y~0 , loader|column6|and1|Y~0, Connect4, 1
instance = comp, \loader|column6|and1|Y , loader|column6|and1|Y, Connect4, 1
instance = comp, \loader|column6|pos1|Q[0] , loader|column6|pos1|Q[0], Connect4, 1
instance = comp, \victory|row1|op4|and1|Y~0 , victory|row1|op4|and1|Y~0, Connect4, 1
instance = comp, \loader|column1|pos1|Q[0]~0 , loader|column1|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos1|Q[0] , loader|column1|pos1|Q[0], Connect4, 1
instance = comp, \victory|col1|op2|empty1|Equal0~0 , victory|col1|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \loader|column1|pos2|Q[0]~0 , loader|column1|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos2|Q[0] , loader|column1|pos2|Q[0], Connect4, 1
instance = comp, \loader|column1|and2|Y~0 , loader|column1|and2|Y~0, Connect4, 1
instance = comp, \loader|column1|and2|Y , loader|column1|and2|Y, Connect4, 1
instance = comp, \loader|column1|pos2|Q[1] , loader|column1|pos2|Q[1], Connect4, 1
instance = comp, \victory|col1|op3|empty1|Equal0~0 , victory|col1|op3|empty1|Equal0~0, Connect4, 1
instance = comp, \loader|column1|and1|Y , loader|column1|and1|Y, Connect4, 1
instance = comp, \loader|column1|pos1|Q[1] , loader|column1|pos1|Q[1], Connect4, 1
instance = comp, \loader|column2|pos1|Q[0]~0 , loader|column2|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos1|Q[0] , loader|column2|pos1|Q[0], Connect4, 1
instance = comp, \loader|column2|pos2|Q[0]~0 , loader|column2|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos2|Q[1] , loader|column2|pos2|Q[1], Connect4, 1
instance = comp, \loader|column2|and2|Y~0 , loader|column2|and2|Y~0, Connect4, 1
instance = comp, \loader|column2|and2|Y , loader|column2|and2|Y, Connect4, 1
instance = comp, \loader|column2|pos2|Q[0] , loader|column2|pos2|Q[0], Connect4, 1
instance = comp, \loader|column2|and1|Y~0 , loader|column2|and1|Y~0, Connect4, 1
instance = comp, \loader|column2|and1|Y , loader|column2|and1|Y, Connect4, 1
instance = comp, \loader|column2|pos1|Q[1] , loader|column2|pos1|Q[1], Connect4, 1
instance = comp, \victory|row1|op2|and1|Y~1 , victory|row1|op2|and1|Y~1, Connect4, 1
instance = comp, \victory|row1|op2|and1|Y~0 , victory|row1|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|row2|op1|and1|Y~0 , victory|row2|op1|and1|Y~0, Connect4, 1
instance = comp, \loader|column0|pos2|Q[0]~0 , loader|column0|pos2|Q[0]~0, Connect4, 1
instance = comp, \loader|column0|pos2|Q[0] , loader|column0|pos2|Q[0], Connect4, 1
instance = comp, \loader|column0|and2|Y~0 , loader|column0|and2|Y~0, Connect4, 1
instance = comp, \loader|column0|and2|Y , loader|column0|and2|Y, Connect4, 1
instance = comp, \loader|column0|pos2|Q[1] , loader|column0|pos2|Q[1], Connect4, 1
instance = comp, \victory|row2|op1|and1|Y~1 , victory|row2|op1|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~15 , controller|next_state.0101~15, Connect4, 1
instance = comp, \victory|diag12|and1|Y~0 , victory|diag12|and1|Y~0, Connect4, 1
instance = comp, \loader|column1|pos0|Q[1]~feeder , loader|column1|pos0|Q[1]~feeder, Connect4, 1
instance = comp, \loader|column1|pos0|Q[0]~0 , loader|column1|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column1|pos0|Q[0] , loader|column1|pos0|Q[0], Connect4, 1
instance = comp, \loader|column1|and0|Y~0 , loader|column1|and0|Y~0, Connect4, 1
instance = comp, \loader|column1|and0|Y , loader|column1|and0|Y, Connect4, 1
instance = comp, \loader|column1|pos0|Q[1] , loader|column1|pos0|Q[1], Connect4, 1
instance = comp, \victory|diag2|and1|Y~1 , victory|diag2|and1|Y~1, Connect4, 1
instance = comp, \victory|diag12|and1|Y~1 , victory|diag12|and1|Y~1, Connect4, 1
instance = comp, \victory|diag2|and1|Y~0 , victory|diag2|and1|Y~0, Connect4, 1
instance = comp, \victory|col2|op2|empty1|Equal0~0 , victory|col2|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \victory|diag7|and1|Y~0 , victory|diag7|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~19 , controller|next_state.0101~19, Connect4, 1
instance = comp, \victory|row5|op1|and1|Y~1 , victory|row5|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|row4|op4|and1|Y~0 , victory|row4|op4|and1|Y~0, Connect4, 1
instance = comp, \victory|row4|op2|and1|Y~0 , victory|row4|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|row4|op2|and1|Y~1 , victory|row4|op2|and1|Y~1, Connect4, 1
instance = comp, \victory|row5|op1|and1|Y~0 , victory|row5|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|row4|op3|and1|Y~0 , victory|row4|op3|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~17 , controller|next_state.0101~17, Connect4, 1
instance = comp, \loader|column5|pos0|Q[0]~0 , loader|column5|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column5|pos0|Q[1] , loader|column5|pos0|Q[1], Connect4, 1
instance = comp, \loader|column5|and0|Y~0 , loader|column5|and0|Y~0, Connect4, 1
instance = comp, \loader|column5|and0|Y , loader|column5|and0|Y, Connect4, 1
instance = comp, \loader|column5|pos0|Q[0] , loader|column5|pos0|Q[0], Connect4, 1
instance = comp, \loader|column3|pos0|Q[0]~0 , loader|column3|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column3|pos0|Q[0] , loader|column3|pos0|Q[0], Connect4, 1
instance = comp, \loader|column3|and0|Y~0 , loader|column3|and0|Y~0, Connect4, 1
instance = comp, \loader|column3|and0|Y , loader|column3|and0|Y, Connect4, 1
instance = comp, \loader|column3|pos0|Q[1] , loader|column3|pos0|Q[1], Connect4, 1
instance = comp, \loader|column6|pos0|Q[0]~0 , loader|column6|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column6|pos0|Q[0] , loader|column6|pos0|Q[0], Connect4, 1
instance = comp, \loader|column6|and0|Y~0 , loader|column6|and0|Y~0, Connect4, 1
instance = comp, \loader|column6|and0|Y , loader|column6|and0|Y, Connect4, 1
instance = comp, \loader|column6|pos0|Q[1] , loader|column6|pos0|Q[1], Connect4, 1
instance = comp, \victory|row0|op4|and1|Y~0 , victory|row0|op4|and1|Y~0, Connect4, 1
instance = comp, \victory|row1|op1|and1|Y~0 , victory|row1|op1|and1|Y~0, Connect4, 1
instance = comp, \loader|column0|pos1|Q[0]~0 , loader|column0|pos1|Q[0]~0, Connect4, 1
instance = comp, \loader|column0|pos1|Q[1] , loader|column0|pos1|Q[1], Connect4, 1
instance = comp, \loader|column0|and1|Y~0 , loader|column0|and1|Y~0, Connect4, 1
instance = comp, \loader|column0|and1|Y , loader|column0|and1|Y, Connect4, 1
instance = comp, \loader|column0|pos1|Q[0] , loader|column0|pos1|Q[0], Connect4, 1
instance = comp, \victory|row1|op1|and1|Y~1 , victory|row1|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|row1|op3|and1|Y~1 , victory|row1|op3|and1|Y~1, Connect4, 1
instance = comp, \loader|column4|pos0|Q[0]~0 , loader|column4|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column4|pos0|Q[1] , loader|column4|pos0|Q[1], Connect4, 1
instance = comp, \loader|column4|and0|Y~0 , loader|column4|and0|Y~0, Connect4, 1
instance = comp, \loader|column4|and0|Y , loader|column4|and0|Y, Connect4, 1
instance = comp, \loader|column4|pos0|Q[0] , loader|column4|pos0|Q[0], Connect4, 1
instance = comp, \victory|row0|op3|and1|Y~0 , victory|row0|op3|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~14 , controller|next_state.0101~14, Connect4, 1
instance = comp, \victory|diag1|and1|Y~0 , victory|diag1|and1|Y~0, Connect4, 1
instance = comp, \victory|diag11|and1|Y~0 , victory|diag11|and1|Y~0, Connect4, 1
instance = comp, \victory|diag11|and1|Y~1 , victory|diag11|and1|Y~1, Connect4, 1
instance = comp, \victory|diag6|and1|Y~0 , victory|diag6|and1|Y~0, Connect4, 1
instance = comp, \loader|column0|pos0|Q[0]~0 , loader|column0|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column0|pos0|Q[1] , loader|column0|pos0|Q[1], Connect4, 1
instance = comp, \loader|column0|and0|Y~0 , loader|column0|and0|Y~0, Connect4, 1
instance = comp, \loader|column0|and0|Y , loader|column0|and0|Y, Connect4, 1
instance = comp, \loader|column0|pos0|Q[0] , loader|column0|pos0|Q[0], Connect4, 1
instance = comp, \victory|diag1|and1|Y~1 , victory|diag1|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~18 , controller|next_state.0101~18, Connect4, 1
instance = comp, \victory|row4|op1|and1|Y~0 , victory|row4|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|row3|op4|and1|Y~0 , victory|row3|op4|and1|Y~0, Connect4, 1
instance = comp, \victory|row4|op3|and1|Y~1 , victory|row4|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|row4|op1|and1|Y~1 , victory|row4|op1|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~16 , controller|next_state.0101~16, Connect4, 1
instance = comp, \controller|next_state.0101~20 , controller|next_state.0101~20, Connect4, 1
instance = comp, \victory|diag23|and1|Y~1 , victory|diag23|and1|Y~1, Connect4, 1
instance = comp, \victory|diag4|and1|Y~1 , victory|diag4|and1|Y~1, Connect4, 1
instance = comp, \victory|diag23|and1|Y~0 , victory|diag23|and1|Y~0, Connect4, 1
instance = comp, \victory|diag13|and1|Y~1 , victory|diag13|and1|Y~1, Connect4, 1
instance = comp, \victory|diag13|and1|Y~0 , victory|diag13|and1|Y~0, Connect4, 1
instance = comp, \victory|diag4|and1|Y~0 , victory|diag4|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~22 , controller|next_state.0101~22, Connect4, 1
instance = comp, \victory|row2|op3|and1|Y~1 , victory|row2|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|row2|op3|and1|Y~0 , victory|row2|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|row2|op4|and1|Y~0 , victory|row2|op4|and1|Y~0, Connect4, 1
instance = comp, \victory|row2|op2|and1|Y~0 , victory|row2|op2|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~21 , controller|next_state.0101~21, Connect4, 1
instance = comp, \victory|diag9|and1|Y~0 , victory|diag9|and1|Y~0, Connect4, 1
instance = comp, \victory|diag14|and1|Y~0 , victory|diag14|and1|Y~0, Connect4, 1
instance = comp, \victory|diag14|and1|Y~1 , victory|diag14|and1|Y~1, Connect4, 1
instance = comp, \victory|diag24|and1|Y~0 , victory|diag24|and1|Y~0, Connect4, 1
instance = comp, \victory|diag9|and1|Y~1 , victory|diag9|and1|Y~1, Connect4, 1
instance = comp, \victory|diag24|and1|Y~1 , victory|diag24|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~23 , controller|next_state.0101~23, Connect4, 1
instance = comp, \victory|diag18|and1|Y~0 , victory|diag18|and1|Y~0, Connect4, 1
instance = comp, \victory|diag16|and1|Y~1 , victory|diag16|and1|Y~1, Connect4, 1
instance = comp, \victory|diag16|and1|Y~0 , victory|diag16|and1|Y~0, Connect4, 1
instance = comp, \victory|diag18|and1|Y~1 , victory|diag18|and1|Y~1, Connect4, 1
instance = comp, \victory|diag21|and1|Y~1 , victory|diag21|and1|Y~1, Connect4, 1
instance = comp, \victory|diag21|and1|Y~0 , victory|diag21|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~24 , controller|next_state.0101~24, Connect4, 1
instance = comp, \victory|col4|op2|empty1|Equal0~0 , victory|col4|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \victory|diag19|and1|Y , victory|diag19|and1|Y, Connect4, 1
instance = comp, \controller|next_state.0101~25 , controller|next_state.0101~25, Connect4, 1
instance = comp, \victory|col5|op3|and1|Y~1 , victory|col5|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|col5|op2|and1|Y~0 , victory|col5|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col5|op3|and1|Y~0 , victory|col5|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col5|op2|empty1|Equal0~0 , victory|col5|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \victory|col5|op1|and1|Y~1 , victory|col5|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col5|op1|and1|Y~0 , victory|col5|op1|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~10 , controller|next_state.0101~10, Connect4, 1
instance = comp, \loader|column2|pos0|Q[0]~0 , loader|column2|pos0|Q[0]~0, Connect4, 1
instance = comp, \loader|column2|pos0|Q[0] , loader|column2|pos0|Q[0], Connect4, 1
instance = comp, \loader|column2|and0|Y~0 , loader|column2|and0|Y~0, Connect4, 1
instance = comp, \loader|column2|and0|Y , loader|column2|and0|Y, Connect4, 1
instance = comp, \loader|column2|pos0|Q[1] , loader|column2|pos0|Q[1], Connect4, 1
instance = comp, \victory|row0|op3|and1|Y , victory|row0|op3|and1|Y, Connect4, 1
instance = comp, \victory|col3|op3|and1|Y~0 , victory|col3|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col3|op3|and1|Y~1 , victory|col3|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|col3|op2|and1|Y~0 , victory|col3|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col3|op1|and1|Y~0 , victory|col3|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col3|op1|and1|Y~1 , victory|col3|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col3|op2|empty1|Equal0~0 , victory|col3|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \controller|next_state.0101~8 , controller|next_state.0101~8, Connect4, 1
instance = comp, \victory|col4|op1|and1|Y~0 , victory|col4|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col4|op3|and1|Y~0 , victory|col4|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col4|op1|and1|Y~1 , victory|col4|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col4|op3|and1|Y~1 , victory|col4|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|col4|op2|and1|Y~0 , victory|col4|op2|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~9 , controller|next_state.0101~9, Connect4, 1
instance = comp, \victory|row0|op2|and1|Y~0 , victory|row0|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|row0|op1|and1|Y~0 , victory|row0|op1|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~12 , controller|next_state.0101~12, Connect4, 1
instance = comp, \victory|col6|op3|and1|Y~1 , victory|col6|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|col6|op3|and1|Y~0 , victory|col6|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col6|op1|and1|Y~0 , victory|col6|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col6|op1|and1|Y~1 , victory|col6|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col6|op2|and1|Y~0 , victory|col6|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col6|op2|empty1|Equal0~0 , victory|col6|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \controller|next_state.0101~11 , controller|next_state.0101~11, Connect4, 1
instance = comp, \controller|next_state.0101~13 , controller|next_state.0101~13, Connect4, 1
instance = comp, \victory|diag22|and1|Y~0 , victory|diag22|and1|Y~0, Connect4, 1
instance = comp, \victory|diag17|and1|Y~1 , victory|diag17|and1|Y~1, Connect4, 1
instance = comp, \victory|diag20|and1|Y~0 , victory|diag20|and1|Y~0, Connect4, 1
instance = comp, \victory|diag15|and1|Y~1 , victory|diag15|and1|Y~1, Connect4, 1
instance = comp, \victory|diag15|and1|Y~0 , victory|diag15|and1|Y~0, Connect4, 1
instance = comp, \victory|diag17|and1|Y~0 , victory|diag17|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~6 , controller|next_state.0101~6, Connect4, 1
instance = comp, \victory|diag8|and1|Y~0 , victory|diag8|and1|Y~0, Connect4, 1
instance = comp, \victory|diag5|and1|Y~1 , victory|diag5|and1|Y~1, Connect4, 1
instance = comp, \victory|diag10|and1|Y~0 , victory|diag10|and1|Y~0, Connect4, 1
instance = comp, \victory|diag5|and1|Y~0 , victory|diag5|and1|Y~0, Connect4, 1
instance = comp, \victory|diag3|and1|Y~0 , victory|diag3|and1|Y~0, Connect4, 1
instance = comp, \victory|diag3|and1|Y~1 , victory|diag3|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~5 , controller|next_state.0101~5, Connect4, 1
instance = comp, \victory|col2|op3|and1|Y~0 , victory|col2|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col2|op1|and1|Y~1 , victory|col2|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col2|op2|and1|Y~0 , victory|col2|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col2|op1|and1|Y~0 , victory|col2|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col2|op3|and1|Y~1 , victory|col2|op3|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~3 , controller|next_state.0101~3, Connect4, 1
instance = comp, \victory|col0|op3|and1|Y~0 , victory|col0|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col0|op3|and1|Y~1 , victory|col0|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|col0|op2|and1|Y~0 , victory|col0|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col0|op1|and1|Y~0 , victory|col0|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col0|op2|empty1|Equal0~0 , victory|col0|op2|empty1|Equal0~0, Connect4, 1
instance = comp, \victory|col0|op1|and1|Y~1 , victory|col0|op1|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~1 , controller|next_state.0101~1, Connect4, 1
instance = comp, \victory|row5|op3|and1|Y~0 , victory|row5|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|row5|op3|and1|Y~1 , victory|row5|op3|and1|Y~1, Connect4, 1
instance = comp, \victory|row5|op2|and1|Y~0 , victory|row5|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|row5|op4|and1|Y~0 , victory|row5|op4|and1|Y~0, Connect4, 1
instance = comp, \controller|next_state.0101~4 , controller|next_state.0101~4, Connect4, 1
instance = comp, \victory|col1|op1|and1|Y~0 , victory|col1|op1|and1|Y~0, Connect4, 1
instance = comp, \victory|col1|op3|and1|Y~0 , victory|col1|op3|and1|Y~0, Connect4, 1
instance = comp, \victory|col1|op1|and1|Y~1 , victory|col1|op1|and1|Y~1, Connect4, 1
instance = comp, \victory|col1|op2|and1|Y~0 , victory|col1|op2|and1|Y~0, Connect4, 1
instance = comp, \victory|col1|op3|and1|Y~1 , victory|col1|op3|and1|Y~1, Connect4, 1
instance = comp, \controller|next_state.0101~2 , controller|next_state.0101~2, Connect4, 1
instance = comp, \controller|next_state.0101~7 , controller|next_state.0101~7, Connect4, 1
instance = comp, \controller|next_state.0101~26 , controller|next_state.0101~26, Connect4, 1
instance = comp, \controller|state.0101 , controller|state.0101, Connect4, 1
instance = comp, \controller|Selector1~1 , controller|Selector1~1, Connect4, 1
instance = comp, \controller|state.0011 , controller|state.0011, Connect4, 1
instance = comp, \comb~0 , comb~0, Connect4, 1
instance = comp, \sval|cycles|count[0] , sval|cycles|count[0], Connect4, 1
instance = comp, \sval|cycles|Add0~109 , sval|cycles|Add0~109, Connect4, 1
instance = comp, \sval|cycles|count[1] , sval|cycles|count[1], Connect4, 1
instance = comp, \sval|cycles|Add0~105 , sval|cycles|Add0~105, Connect4, 1
instance = comp, \sval|cycles|count[2] , sval|cycles|count[2], Connect4, 1
instance = comp, \sval|cycles|Add0~101 , sval|cycles|Add0~101, Connect4, 1
instance = comp, \sval|cycles|count[3] , sval|cycles|count[3], Connect4, 1
instance = comp, \sval|cycles|Add0~97 , sval|cycles|Add0~97, Connect4, 1
instance = comp, \sval|cycles|count[4] , sval|cycles|count[4], Connect4, 1
instance = comp, \sval|cycles|Add0~93 , sval|cycles|Add0~93, Connect4, 1
instance = comp, \sval|cycles|count[5] , sval|cycles|count[5], Connect4, 1
instance = comp, \sval|cycles|Add0~89 , sval|cycles|Add0~89, Connect4, 1
instance = comp, \sval|cycles|count[6] , sval|cycles|count[6], Connect4, 1
instance = comp, \sval|cycles|Add0~73 , sval|cycles|Add0~73, Connect4, 1
instance = comp, \sval|cycles|count[7] , sval|cycles|count[7], Connect4, 1
instance = comp, \sval|cycles|count[8] , sval|cycles|count[8], Connect4, 1
instance = comp, \sval|comb~11 , sval|comb~11, Connect4, 1
instance = comp, \sval|comb~9 , sval|comb~9, Connect4, 1
instance = comp, \sval|comb~10 , sval|comb~10, Connect4, 1
instance = comp, \sval|comb~3 , sval|comb~3, Connect4, 1
instance = comp, \sval|comb~8 , sval|comb~8, Connect4, 1
instance = comp, \sval|comb~12 , sval|comb~12, Connect4, 1
instance = comp, \sval|comb~0 , sval|comb~0, Connect4, 1
instance = comp, \sval|comb~1 , sval|comb~1, Connect4, 1
instance = comp, \sval|comb~16 , sval|comb~16, Connect4, 1
instance = comp, \sval|comb~4 , sval|comb~4, Connect4, 1
instance = comp, \sval|comb~6 , sval|comb~6, Connect4, 1
instance = comp, \sval|comb~2 , sval|comb~2, Connect4, 1
instance = comp, \sval|comb~5 , sval|comb~5, Connect4, 1
instance = comp, \sval|comb~7 , sval|comb~7, Connect4, 1
instance = comp, \sval|comb~17 , sval|comb~17, Connect4, 1
instance = comp, \sval|comb~14 , sval|comb~14, Connect4, 1
instance = comp, \sval|comb~13 , sval|comb~13, Connect4, 1
instance = comp, \sval|comb~15 , sval|comb~15, Connect4, 1
instance = comp, \sval|comb~18 , sval|comb~18, Connect4, 1
instance = comp, \sval|seconds|count[0] , sval|seconds|count[0], Connect4, 1
instance = comp, \sval|check_10_secs|Equal0~3 , sval|check_10_secs|Equal0~3, Connect4, 1
instance = comp, \sval|seconds|count[0]~3 , sval|seconds|count[0]~3, Connect4, 1
instance = comp, \sval|seconds|count[0]~DUPLICATE , sval|seconds|count[0]~DUPLICATE, Connect4, 1
instance = comp, \sval|seconds|count[1] , sval|seconds|count[1], Connect4, 1
instance = comp, \sval|seconds|count[1]~2 , sval|seconds|count[1]~2, Connect4, 1
instance = comp, \sval|seconds|count[1]~DUPLICATE , sval|seconds|count[1]~DUPLICATE, Connect4, 1
instance = comp, \sval|seconds|count[2]~1 , sval|seconds|count[2]~1, Connect4, 1
instance = comp, \sval|seconds|count[2] , sval|seconds|count[2], Connect4, 1
instance = comp, \sval|seconds|count[3]~0 , sval|seconds|count[3]~0, Connect4, 1
instance = comp, \sval|seconds|count[3] , sval|seconds|count[3], Connect4, 1
instance = comp, \sg|Equal0~0 , sg|Equal0~0, Connect4, 1
instance = comp, \sg|WideOr6~0 , sg|WideOr6~0, Connect4, 1
instance = comp, \sg|WideOr5~0 , sg|WideOr5~0, Connect4, 1
instance = comp, \sg|WideOr4~0 , sg|WideOr4~0, Connect4, 1
instance = comp, \sg|WideOr3~0 , sg|WideOr3~0, Connect4, 1
instance = comp, \sg|WideOr2~0 , sg|WideOr2~0, Connect4, 1
instance = comp, \sg|WideOr1~0 , sg|WideOr1~0, Connect4, 1
instance = comp, \sg|WideOr0~0 , sg|WideOr0~0, Connect4, 1
instance = comp, \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, Connect4, 1
instance = comp, \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, Connect4, 1
instance = comp, \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, Connect4, 1
instance = comp, \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , vga|clk50to25_inst|clk50to25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, Connect4, 1
instance = comp, \vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , vga|clk50to25_inst|clk50to25_inst|altera_pll_i|outclk_wire[0]~CLKENA0, Connect4, 1
instance = comp, \vga|gdriver|Add1~37 , vga|gdriver|Add1~37, Connect4, 1
instance = comp, \vga|gdriver|Add1~9 , vga|gdriver|Add1~9, Connect4, 1
instance = comp, \vga|gdriver|Add1~5 , vga|gdriver|Add1~5, Connect4, 1
instance = comp, \vga|gdriver|h_count[9] , vga|gdriver|h_count[9], Connect4, 1
instance = comp, \vga|gdriver|Equal2~1 , vga|gdriver|Equal2~1, Connect4, 1
instance = comp, \vga|gdriver|h_count[2]~DUPLICATE , vga|gdriver|h_count[2]~DUPLICATE, Connect4, 1
instance = comp, \vga|gdriver|Equal2~0 , vga|gdriver|Equal2~0, Connect4, 1
instance = comp, \vga|gdriver|Equal2~2 , vga|gdriver|Equal2~2, Connect4, 1
instance = comp, \vga|gdriver|h_count[0] , vga|gdriver|h_count[0], Connect4, 1
instance = comp, \vga|gdriver|Add1~29 , vga|gdriver|Add1~29, Connect4, 1
instance = comp, \vga|gdriver|h_count[1] , vga|gdriver|h_count[1], Connect4, 1
instance = comp, \vga|gdriver|Add1~33 , vga|gdriver|Add1~33, Connect4, 1
instance = comp, \vga|gdriver|h_count[2] , vga|gdriver|h_count[2], Connect4, 1
instance = comp, \vga|gdriver|Add1~25 , vga|gdriver|Add1~25, Connect4, 1
instance = comp, \vga|gdriver|h_count[3] , vga|gdriver|h_count[3], Connect4, 1
instance = comp, \vga|gdriver|Add1~13 , vga|gdriver|Add1~13, Connect4, 1
instance = comp, \vga|gdriver|h_count[4] , vga|gdriver|h_count[4], Connect4, 1
instance = comp, \vga|gdriver|Add1~21 , vga|gdriver|Add1~21, Connect4, 1
instance = comp, \vga|gdriver|h_count[5] , vga|gdriver|h_count[5], Connect4, 1
instance = comp, \vga|gdriver|Add1~17 , vga|gdriver|Add1~17, Connect4, 1
instance = comp, \vga|gdriver|h_count[6] , vga|gdriver|h_count[6], Connect4, 1
instance = comp, \vga|gdriver|Add1~1 , vga|gdriver|Add1~1, Connect4, 1
instance = comp, \vga|gdriver|h_count[7] , vga|gdriver|h_count[7], Connect4, 1
instance = comp, \vga|gdriver|h_count[8] , vga|gdriver|h_count[8], Connect4, 1
instance = comp, \vga|gdriver|vga_hsync~0 , vga|gdriver|vga_hsync~0, Connect4, 1
instance = comp, \vga|gdriver|Add0~37 , vga|gdriver|Add0~37, Connect4, 1
instance = comp, \vga|gdriver|Add0~1 , vga|gdriver|Add0~1, Connect4, 1
instance = comp, \vga|gdriver|Add0~9 , vga|gdriver|Add0~9, Connect4, 1
instance = comp, \vga|gdriver|v_count[4] , vga|gdriver|v_count[4], Connect4, 1
instance = comp, \vga|gdriver|Add0~33 , vga|gdriver|Add0~33, Connect4, 1
instance = comp, \vga|gdriver|v_count[5] , vga|gdriver|v_count[5], Connect4, 1
instance = comp, \vga|gdriver|Add0~29 , vga|gdriver|Add0~29, Connect4, 1
instance = comp, \vga|gdriver|v_count[6] , vga|gdriver|v_count[6], Connect4, 1
instance = comp, \vga|gdriver|Add0~25 , vga|gdriver|Add0~25, Connect4, 1
instance = comp, \vga|gdriver|v_count[7] , vga|gdriver|v_count[7], Connect4, 1
instance = comp, \vga|gdriver|Add0~21 , vga|gdriver|Add0~21, Connect4, 1
instance = comp, \vga|gdriver|v_count[8] , vga|gdriver|v_count[8], Connect4, 1
instance = comp, \vga|gdriver|Add0~17 , vga|gdriver|Add0~17, Connect4, 1
instance = comp, \vga|gdriver|v_count[9] , vga|gdriver|v_count[9], Connect4, 1
instance = comp, \vga|gdriver|Equal3~0 , vga|gdriver|Equal3~0, Connect4, 1
instance = comp, \vga|gdriver|Equal3~1 , vga|gdriver|Equal3~1, Connect4, 1
instance = comp, \vga|gdriver|v_count[0] , vga|gdriver|v_count[0], Connect4, 1
instance = comp, \vga|gdriver|Add0~5 , vga|gdriver|Add0~5, Connect4, 1
instance = comp, \vga|gdriver|v_count[1] , vga|gdriver|v_count[1], Connect4, 1
instance = comp, \vga|gdriver|Add0~13 , vga|gdriver|Add0~13, Connect4, 1
instance = comp, \vga|gdriver|v_count[2] , vga|gdriver|v_count[2], Connect4, 1
instance = comp, \vga|gdriver|v_count[3] , vga|gdriver|v_count[3], Connect4, 1
instance = comp, \vga|gdriver|frame_start~0 , vga|gdriver|frame_start~0, Connect4, 1
instance = comp, \vga|gdriver|LessThan1~0 , vga|gdriver|LessThan1~0, Connect4, 1
instance = comp, \vga|gdriver|vga_vsync~0 , vga|gdriver|vga_vsync~0, Connect4, 1
instance = comp, \vga|gdriver|vga_blk~0 , vga|gdriver|vga_blk~0, Connect4, 1
instance = comp, \vga|gdriver|vga_sync , vga|gdriver|vga_sync, Connect4, 1
instance = comp, \vga|drw|Add0~33 , vga|drw|Add0~33, Connect4, 1
instance = comp, \vga|gdriver|frame_start~2 , vga|gdriver|frame_start~2, Connect4, 1
instance = comp, \vga|gdriver|frame_start~1 , vga|gdriver|frame_start~1, Connect4, 1
instance = comp, \vga|drw|always0~0 , vga|drw|always0~0, Connect4, 1
instance = comp, \vga|gdriver|frame_start~3 , vga|gdriver|frame_start~3, Connect4, 1
instance = comp, \vga|drw|pixel_count[10]~0 , vga|drw|pixel_count[10]~0, Connect4, 1
instance = comp, \vga|drw|pixel_count[0] , vga|drw|pixel_count[0], Connect4, 1
instance = comp, \vga|drw|Add0~37 , vga|drw|Add0~37, Connect4, 1
instance = comp, \vga|drw|pixel_count[1] , vga|drw|pixel_count[1], Connect4, 1
instance = comp, \vga|drw|Add0~29 , vga|drw|Add0~29, Connect4, 1
instance = comp, \vga|drw|pixel_count[2] , vga|drw|pixel_count[2], Connect4, 1
instance = comp, \vga|drw|Add0~25 , vga|drw|Add0~25, Connect4, 1
instance = comp, \vga|drw|pixel_count[3] , vga|drw|pixel_count[3], Connect4, 1
instance = comp, \vga|drw|Add0~21 , vga|drw|Add0~21, Connect4, 1
instance = comp, \vga|drw|pixel_count[4] , vga|drw|pixel_count[4], Connect4, 1
instance = comp, \vga|drw|Add0~17 , vga|drw|Add0~17, Connect4, 1
instance = comp, \vga|drw|pixel_count[5] , vga|drw|pixel_count[5], Connect4, 1
instance = comp, \vga|drw|Add0~13 , vga|drw|Add0~13, Connect4, 1
instance = comp, \vga|drw|pixel_count[6] , vga|drw|pixel_count[6], Connect4, 1
instance = comp, \vga|drw|Add0~9 , vga|drw|Add0~9, Connect4, 1
instance = comp, \vga|drw|pixel_count[7] , vga|drw|pixel_count[7], Connect4, 1
instance = comp, \vga|drw|Add0~5 , vga|drw|Add0~5, Connect4, 1
instance = comp, \vga|drw|pixel_count[8] , vga|drw|pixel_count[8], Connect4, 1
instance = comp, \vga|drw|Add0~1 , vga|drw|Add0~1, Connect4, 1
instance = comp, \vga|drw|pixel_count[9] , vga|drw|pixel_count[9], Connect4, 1
instance = comp, \vga|drw|Add0~73 , vga|drw|Add0~73, Connect4, 1
instance = comp, \vga|drw|pixel_count[10] , vga|drw|pixel_count[10], Connect4, 1
instance = comp, \vga|drw|Add0~41 , vga|drw|Add0~41, Connect4, 1
instance = comp, \vga|drw|pixel_count[11] , vga|drw|pixel_count[11], Connect4, 1
instance = comp, \vga|drw|Add0~45 , vga|drw|Add0~45, Connect4, 1
instance = comp, \vga|drw|pixel_count[12] , vga|drw|pixel_count[12], Connect4, 1
instance = comp, \vga|drw|Add0~49 , vga|drw|Add0~49, Connect4, 1
instance = comp, \vga|drw|pixel_count[13] , vga|drw|pixel_count[13], Connect4, 1
instance = comp, \vga|drw|Add0~53 , vga|drw|Add0~53, Connect4, 1
instance = comp, \vga|drw|pixel_count[14] , vga|drw|pixel_count[14], Connect4, 1
instance = comp, \vga|drw|Add0~57 , vga|drw|Add0~57, Connect4, 1
instance = comp, \vga|drw|pixel_count[15] , vga|drw|pixel_count[15], Connect4, 1
instance = comp, \vga|drw|Add0~61 , vga|drw|Add0~61, Connect4, 1
instance = comp, \vga|drw|pixel_count[16] , vga|drw|pixel_count[16], Connect4, 1
instance = comp, \vga|drw|Add0~65 , vga|drw|Add0~65, Connect4, 1
instance = comp, \vga|drw|pixel_count[17] , vga|drw|pixel_count[17], Connect4, 1
instance = comp, \vga|drw|Add0~69 , vga|drw|Add0~69, Connect4, 1
instance = comp, \vga|drw|pixel_count[18] , vga|drw|pixel_count[18], Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 , vga|drw|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~107, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[108]~108, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~125, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~126, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~123, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~124, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~121, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~122, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~127, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~128, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~18 , vga|drw|Mod0|auto_generated|divider|divider|op_3~18, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~9 , vga|drw|Mod0|auto_generated|divider|divider|op_3~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~5 , vga|drw|Mod0|auto_generated|divider|divider|op_3~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~49 , vga|drw|Mod0|auto_generated|divider|divider|op_3~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~21 , vga|drw|Mod0|auto_generated|divider|divider|op_3~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~25 , vga|drw|Mod0|auto_generated|divider|divider|op_3~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~29 , vga|drw|Mod0|auto_generated|divider|divider|op_3~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~33 , vga|drw|Mod0|auto_generated|divider|divider|op_3~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~37 , vga|drw|Mod0|auto_generated|divider|divider|op_3~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~41 , vga|drw|Mod0|auto_generated|divider|divider|op_3~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~45 , vga|drw|Mod0|auto_generated|divider|divider|op_3~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~14 , vga|drw|Mod0|auto_generated|divider|divider|op_3~14, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_3~1 , vga|drw|Mod0|auto_generated|divider|divider|op_3~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~105, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[107]~106, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[106]~103, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~98, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[105]~99, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[104]~93, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~85, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[103]~86, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[102]~77, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~66, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[101]~67, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[100]~113, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[99]~3, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~22 , vga|drw|Mod0|auto_generated|divider|divider|op_4~22, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~13 , vga|drw|Mod0|auto_generated|divider|divider|op_4~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~9 , vga|drw|Mod0|auto_generated|divider|divider|op_4~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~5 , vga|drw|Mod0|auto_generated|divider|divider|op_4~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~49 , vga|drw|Mod0|auto_generated|divider|divider|op_4~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~25 , vga|drw|Mod0|auto_generated|divider|divider|op_4~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~29 , vga|drw|Mod0|auto_generated|divider|divider|op_4~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~33 , vga|drw|Mod0|auto_generated|divider|divider|op_4~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~37 , vga|drw|Mod0|auto_generated|divider|divider|op_4~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~41 , vga|drw|Mod0|auto_generated|divider|divider|op_4~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~45 , vga|drw|Mod0|auto_generated|divider|divider|op_4~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~18 , vga|drw|Mod0|auto_generated|divider|divider|op_4~18, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_4~1 , vga|drw|Mod0|auto_generated|divider|divider|op_4~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[117]~100, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~92, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[116]~94, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[115]~87, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~76, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[114]~78, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[113]~68, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~112, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[112]~114, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[111]~4, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[110]~15, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~26 , vga|drw|Mod0|auto_generated|divider|divider|op_5~26, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~17 , vga|drw|Mod0|auto_generated|divider|divider|op_5~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~13 , vga|drw|Mod0|auto_generated|divider|divider|op_5~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~9 , vga|drw|Mod0|auto_generated|divider|divider|op_5~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~5 , vga|drw|Mod0|auto_generated|divider|divider|op_5~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~49 , vga|drw|Mod0|auto_generated|divider|divider|op_5~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~29 , vga|drw|Mod0|auto_generated|divider|divider|op_5~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~33 , vga|drw|Mod0|auto_generated|divider|divider|op_5~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~37 , vga|drw|Mod0|auto_generated|divider|divider|op_5~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~41 , vga|drw|Mod0|auto_generated|divider|divider|op_5~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~45 , vga|drw|Mod0|auto_generated|divider|divider|op_5~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~102, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[118]~104, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~22 , vga|drw|Mod0|auto_generated|divider|divider|op_5~22, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_5~1 , vga|drw|Mod0|auto_generated|divider|divider|op_5~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~97, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[129]~101, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[128]~95, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~84, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[127]~88, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[126]~79, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~65, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[125]~69, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[124]~115, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~2, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[123]~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[122]~16, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[121]~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~30 , vga|drw|Mod0|auto_generated|divider|divider|op_6~30, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~21 , vga|drw|Mod0|auto_generated|divider|divider|op_6~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~17 , vga|drw|Mod0|auto_generated|divider|divider|op_6~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~13 , vga|drw|Mod0|auto_generated|divider|divider|op_6~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~9 , vga|drw|Mod0|auto_generated|divider|divider|op_6~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~5 , vga|drw|Mod0|auto_generated|divider|divider|op_6~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~49 , vga|drw|Mod0|auto_generated|divider|divider|op_6~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~33 , vga|drw|Mod0|auto_generated|divider|divider|op_6~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~37 , vga|drw|Mod0|auto_generated|divider|divider|op_6~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~41 , vga|drw|Mod0|auto_generated|divider|divider|op_6~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~45 , vga|drw|Mod0|auto_generated|divider|divider|op_6~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~26 , vga|drw|Mod0|auto_generated|divider|divider|op_6~26, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_6~1 , vga|drw|Mod0|auto_generated|divider|divider|op_6~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[139]~89, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~75, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[138]~80, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[137]~70, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~111, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[136]~116, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[135]~6, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~14, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[134]~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[133]~26, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[132]~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~34 , vga|drw|Mod0|auto_generated|divider|divider|op_7~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~25 , vga|drw|Mod0|auto_generated|divider|divider|op_7~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~21 , vga|drw|Mod0|auto_generated|divider|divider|op_7~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~17 , vga|drw|Mod0|auto_generated|divider|divider|op_7~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~13 , vga|drw|Mod0|auto_generated|divider|divider|op_7~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~9 , vga|drw|Mod0|auto_generated|divider|divider|op_7~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~5 , vga|drw|Mod0|auto_generated|divider|divider|op_7~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~49 , vga|drw|Mod0|auto_generated|divider|divider|op_7~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~37 , vga|drw|Mod0|auto_generated|divider|divider|op_7~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~41 , vga|drw|Mod0|auto_generated|divider|divider|op_7~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~45 , vga|drw|Mod0|auto_generated|divider|divider|op_7~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~91, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[140]~96, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~30 , vga|drw|Mod0|auto_generated|divider|divider|op_7~30, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_7~1 , vga|drw|Mod0|auto_generated|divider|divider|op_7~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~83, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[151]~90, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[150]~81, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~64, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[149]~71, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[148]~117, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[147]~7, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[146]~18, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~24, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[145]~27, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[144]~35, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[143]~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~38 , vga|drw|Mod0|auto_generated|divider|divider|op_8~38, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~29 , vga|drw|Mod0|auto_generated|divider|divider|op_8~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~25 , vga|drw|Mod0|auto_generated|divider|divider|op_8~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~21 , vga|drw|Mod0|auto_generated|divider|divider|op_8~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~17 , vga|drw|Mod0|auto_generated|divider|divider|op_8~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~13 , vga|drw|Mod0|auto_generated|divider|divider|op_8~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~9 , vga|drw|Mod0|auto_generated|divider|divider|op_8~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~5 , vga|drw|Mod0|auto_generated|divider|divider|op_8~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~49 , vga|drw|Mod0|auto_generated|divider|divider|op_8~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~41 , vga|drw|Mod0|auto_generated|divider|divider|op_8~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~45 , vga|drw|Mod0|auto_generated|divider|divider|op_8~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~34 , vga|drw|Mod0|auto_generated|divider|divider|op_8~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_8~1 , vga|drw|Mod0|auto_generated|divider|divider|op_8~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~74, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[162]~82, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[161]~72, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~110, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[160]~118, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[159]~8, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[158]~19, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[157]~28, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~33, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[156]~36, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[155]~42, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[154]~47, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~50 , vga|drw|Mod0|auto_generated|divider|divider|op_9~50, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~37 , vga|drw|Mod0|auto_generated|divider|divider|op_9~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~29 , vga|drw|Mod0|auto_generated|divider|divider|op_9~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~25 , vga|drw|Mod0|auto_generated|divider|divider|op_9~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~21 , vga|drw|Mod0|auto_generated|divider|divider|op_9~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~17 , vga|drw|Mod0|auto_generated|divider|divider|op_9~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~13 , vga|drw|Mod0|auto_generated|divider|divider|op_9~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~9 , vga|drw|Mod0|auto_generated|divider|divider|op_9~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~5 , vga|drw|Mod0|auto_generated|divider|divider|op_9~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~45 , vga|drw|Mod0|auto_generated|divider|divider|op_9~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~41 , vga|drw|Mod0|auto_generated|divider|divider|op_9~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~34 , vga|drw|Mod0|auto_generated|divider|divider|op_9~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_9~1 , vga|drw|Mod0|auto_generated|divider|divider|op_9~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~63, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[173]~73, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[172]~119, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~0, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[171]~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[170]~20, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~23, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[169]~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[168]~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~40, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[167]~43, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[166]~48, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[165]~51, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~50 , vga|drw|Mod0|auto_generated|divider|divider|op_10~50, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~41 , vga|drw|Mod0|auto_generated|divider|divider|op_10~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~37 , vga|drw|Mod0|auto_generated|divider|divider|op_10~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~29 , vga|drw|Mod0|auto_generated|divider|divider|op_10~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~25 , vga|drw|Mod0|auto_generated|divider|divider|op_10~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~21 , vga|drw|Mod0|auto_generated|divider|divider|op_10~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~17 , vga|drw|Mod0|auto_generated|divider|divider|op_10~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~13 , vga|drw|Mod0|auto_generated|divider|divider|op_10~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~9 , vga|drw|Mod0|auto_generated|divider|divider|op_10~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~5 , vga|drw|Mod0|auto_generated|divider|divider|op_10~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~45 , vga|drw|Mod0|auto_generated|divider|divider|op_10~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~34 , vga|drw|Mod0|auto_generated|divider|divider|op_10~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_10~1 , vga|drw|Mod0|auto_generated|divider|divider|op_10~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~109, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[184]~120, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[183]~10, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~12, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[182]~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[181]~30, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~32, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[180]~38, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[179]~44, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~46, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[178]~49, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[177]~52, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[176]~59, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~50 , vga|drw|Mod0|auto_generated|divider|divider|op_11~50, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~41 , vga|drw|Mod0|auto_generated|divider|divider|op_11~41, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~45 , vga|drw|Mod0|auto_generated|divider|divider|op_11~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~37 , vga|drw|Mod0|auto_generated|divider|divider|op_11~37, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~29 , vga|drw|Mod0|auto_generated|divider|divider|op_11~29, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~25 , vga|drw|Mod0|auto_generated|divider|divider|op_11~25, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~21 , vga|drw|Mod0|auto_generated|divider|divider|op_11~21, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~17 , vga|drw|Mod0|auto_generated|divider|divider|op_11~17, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~13 , vga|drw|Mod0|auto_generated|divider|divider|op_11~13, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~9 , vga|drw|Mod0|auto_generated|divider|divider|op_11~9, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~1 , vga|drw|Mod0|auto_generated|divider|divider|op_11~1, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~34 , vga|drw|Mod0|auto_generated|divider|divider|op_11~34, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|op_11~5 , vga|drw|Mod0|auto_generated|divider|divider|op_11~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[207]~11, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[206]~22, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[205]~31, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[204]~39, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[203]~45, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[202]~50, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[201]~53, Connect4, 1
instance = comp, \vga|drw|Add1~13 , vga|drw|Add1~13, Connect4, 1
instance = comp, \vga|drw|Add1~17 , vga|drw|Add1~17, Connect4, 1
instance = comp, \vga|drw|Add1~21 , vga|drw|Add1~21, Connect4, 1
instance = comp, \vga|drw|Add1~25 , vga|drw|Add1~25, Connect4, 1
instance = comp, \vga|drw|Add1~1 , vga|drw|Add1~1, Connect4, 1
instance = comp, \vga|drw|Add1~5 , vga|drw|Add1~5, Connect4, 1
instance = comp, \vga|drw|Add1~9 , vga|drw|Add1~9, Connect4, 1
instance = comp, \vga|drw|Add1~29 , vga|drw|Add1~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~5 , vga|drw|Mod1|auto_generated|divider|divider|op_16~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~9 , vga|drw|Mod1|auto_generated|divider|divider|op_16~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~13 , vga|drw|Mod1|auto_generated|divider|divider|op_16~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~17 , vga|drw|Mod1|auto_generated|divider|divider|op_16~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~21 , vga|drw|Mod1|auto_generated|divider|divider|op_16~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~29 , vga|drw|Mod1|auto_generated|divider|divider|op_16~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~25 , vga|drw|Mod1|auto_generated|divider|divider|op_16~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_16~1 , vga|drw|Mod1|auto_generated|divider|divider|op_16~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[181]~79, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~78, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~65, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~34 , vga|drw|Mod1|auto_generated|divider|divider|op_17~34, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~5 , vga|drw|Mod1|auto_generated|divider|divider|op_17~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~9 , vga|drw|Mod1|auto_generated|divider|divider|op_17~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~13 , vga|drw|Mod1|auto_generated|divider|divider|op_17~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~17 , vga|drw|Mod1|auto_generated|divider|divider|op_17~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~21 , vga|drw|Mod1|auto_generated|divider|divider|op_17~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~25 , vga|drw|Mod1|auto_generated|divider|divider|op_17~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~37 , vga|drw|Mod1|auto_generated|divider|divider|op_17~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~30 , vga|drw|Mod1|auto_generated|divider|divider|op_17~30, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_17~1 , vga|drw|Mod1|auto_generated|divider|divider|op_17~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[180]~76, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[179]~72, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[178]~66, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[177]~58, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[176]~49, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~38 , vga|drw|Mod1|auto_generated|divider|divider|op_18~38, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~5 , vga|drw|Mod1|auto_generated|divider|divider|op_18~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~9 , vga|drw|Mod1|auto_generated|divider|divider|op_18~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~13 , vga|drw|Mod1|auto_generated|divider|divider|op_18~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~17 , vga|drw|Mod1|auto_generated|divider|divider|op_18~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~21 , vga|drw|Mod1|auto_generated|divider|divider|op_18~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~25 , vga|drw|Mod1|auto_generated|divider|divider|op_18~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~29 , vga|drw|Mod1|auto_generated|divider|divider|op_18~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~34 , vga|drw|Mod1|auto_generated|divider|divider|op_18~34, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_18~1 , vga|drw|Mod1|auto_generated|divider|divider|op_18~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~64, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~75, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[189]~77, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~71, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[188]~73, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[187]~67, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~57, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[186]~59, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[185]~50, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[184]~40, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~14 , vga|drw|Mod1|auto_generated|divider|divider|op_19~14, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~5 , vga|drw|Mod1|auto_generated|divider|divider|op_19~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~17 , vga|drw|Mod1|auto_generated|divider|divider|op_19~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~21 , vga|drw|Mod1|auto_generated|divider|divider|op_19~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~25 , vga|drw|Mod1|auto_generated|divider|divider|op_19~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~29 , vga|drw|Mod1|auto_generated|divider|divider|op_19~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~33 , vga|drw|Mod1|auto_generated|divider|divider|op_19~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~37 , vga|drw|Mod1|auto_generated|divider|divider|op_19~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~10 , vga|drw|Mod1|auto_generated|divider|divider|op_19~10, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_19~1 , vga|drw|Mod1|auto_generated|divider|divider|op_19~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[196]~68, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[195]~60, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~48, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[194]~51, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[193]~41, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[192]~31, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~18 , vga|drw|Mod1|auto_generated|divider|divider|op_20~18, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~5 , vga|drw|Mod1|auto_generated|divider|divider|op_20~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~9 , vga|drw|Mod1|auto_generated|divider|divider|op_20~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~21 , vga|drw|Mod1|auto_generated|divider|divider|op_20~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~25 , vga|drw|Mod1|auto_generated|divider|divider|op_20~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~29 , vga|drw|Mod1|auto_generated|divider|divider|op_20~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~33 , vga|drw|Mod1|auto_generated|divider|divider|op_20~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~37 , vga|drw|Mod1|auto_generated|divider|divider|op_20~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~63, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~70, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[197]~74, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~14 , vga|drw|Mod1|auto_generated|divider|divider|op_20~14, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_20~1 , vga|drw|Mod1|auto_generated|divider|divider|op_20~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[205]~69, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~56, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[204]~61, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[203]~52, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~39, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[202]~42, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[201]~32, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[200]~18, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~22 , vga|drw|Mod1|auto_generated|divider|divider|op_21~22, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~5 , vga|drw|Mod1|auto_generated|divider|divider|op_21~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~9 , vga|drw|Mod1|auto_generated|divider|divider|op_21~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~13 , vga|drw|Mod1|auto_generated|divider|divider|op_21~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~25 , vga|drw|Mod1|auto_generated|divider|divider|op_21~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~29 , vga|drw|Mod1|auto_generated|divider|divider|op_21~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~33 , vga|drw|Mod1|auto_generated|divider|divider|op_21~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~37 , vga|drw|Mod1|auto_generated|divider|divider|op_21~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~18 , vga|drw|Mod1|auto_generated|divider|divider|op_21~18, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_21~1 , vga|drw|Mod1|auto_generated|divider|divider|op_21~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~55, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[213]~62, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~47, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[212]~53, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[211]~43, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~30, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[210]~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[209]~19, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[208]~11, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~26 , vga|drw|Mod1|auto_generated|divider|divider|op_22~26, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~5 , vga|drw|Mod1|auto_generated|divider|divider|op_22~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~9 , vga|drw|Mod1|auto_generated|divider|divider|op_22~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~13 , vga|drw|Mod1|auto_generated|divider|divider|op_22~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~17 , vga|drw|Mod1|auto_generated|divider|divider|op_22~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~29 , vga|drw|Mod1|auto_generated|divider|divider|op_22~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~33 , vga|drw|Mod1|auto_generated|divider|divider|op_22~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~37 , vga|drw|Mod1|auto_generated|divider|divider|op_22~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~22 , vga|drw|Mod1|auto_generated|divider|divider|op_22~22, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_22~1 , vga|drw|Mod1|auto_generated|divider|divider|op_22~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~38, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[220]~44, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[219]~34, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[218]~20, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[217]~12, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[216]~5, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~58, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[188]~60, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~30 , vga|drw|Mod1|auto_generated|divider|divider|op_23~30, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~21 , vga|drw|Mod1|auto_generated|divider|divider|op_23~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~5 , vga|drw|Mod1|auto_generated|divider|divider|op_23~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~9 , vga|drw|Mod1|auto_generated|divider|divider|op_23~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~13 , vga|drw|Mod1|auto_generated|divider|divider|op_23~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~17 , vga|drw|Mod1|auto_generated|divider|divider|op_23~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~33 , vga|drw|Mod1|auto_generated|divider|divider|op_23~33, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~37 , vga|drw|Mod1|auto_generated|divider|divider|op_23~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~46, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[221]~54, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~26 , vga|drw|Mod1|auto_generated|divider|divider|op_23~26, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_23~1 , vga|drw|Mod1|auto_generated|divider|divider|op_23~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[229]~45, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[228]~35, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[227]~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~10, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[226]~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[225]~6, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[224]~0, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~62, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[200]~61, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~54, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[187]~55, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~34 , vga|drw|Mod1|auto_generated|divider|divider|op_25~34, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~21 , vga|drw|Mod1|auto_generated|divider|divider|op_25~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~25 , vga|drw|Mod1|auto_generated|divider|divider|op_25~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~5 , vga|drw|Mod1|auto_generated|divider|divider|op_25~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~9 , vga|drw|Mod1|auto_generated|divider|divider|op_25~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~13 , vga|drw|Mod1|auto_generated|divider|divider|op_25~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~17 , vga|drw|Mod1|auto_generated|divider|divider|op_25~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~37 , vga|drw|Mod1|auto_generated|divider|divider|op_25~37, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~30 , vga|drw|Mod1|auto_generated|divider|divider|op_25~30, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_25~1 , vga|drw|Mod1|auto_generated|divider|divider|op_25~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[233]~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[232]~26, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~57, Connect4, 1
instance = comp, \vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56 , vga|drw|Mod0|auto_generated|divider|divider|StageOut[199]~56, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~38 , vga|drw|Mod1|auto_generated|divider|divider|op_26~38, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~21 , vga|drw|Mod1|auto_generated|divider|divider|op_26~21, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~25 , vga|drw|Mod1|auto_generated|divider|divider|op_26~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~29 , vga|drw|Mod1|auto_generated|divider|divider|op_26~29, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~5 , vga|drw|Mod1|auto_generated|divider|divider|op_26~5, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~2, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~28, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[237]~36, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~16, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[236]~22, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[235]~14, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~4, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[234]~7, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~9 , vga|drw|Mod1|auto_generated|divider|divider|op_26~9, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~13 , vga|drw|Mod1|auto_generated|divider|divider|op_26~13, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~17 , vga|drw|Mod1|auto_generated|divider|divider|op_26~17, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~34 , vga|drw|Mod1|auto_generated|divider|divider|op_26~34, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|op_26~1 , vga|drw|Mod1|auto_generated|divider|divider|op_26~1, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[251]~3, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[254]~23, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[253]~15, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~8, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[252]~9, Connect4, 1
instance = comp, \vga|drw|Add2~0 , vga|drw|Add2~0, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[248]~24, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[249]~25, Connect4, 1
instance = comp, \vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27 , vga|drw|Mod1|auto_generated|divider|divider|StageOut[250]~27, Connect4, 1
instance = comp, \vga|drw|Add2~1 , vga|drw|Add2~1, Connect4, 1
instance = comp, \vga|drw|Add2~2 , vga|drw|Add2~2, Connect4, 1
instance = comp, \vga|drw|Add2~3 , vga|drw|Add2~3, Connect4, 1
instance = comp, \vga|drw|Mult0~128 , vga|drw|Mult0~128, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 , vga|drw|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0 , vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~0, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1 , vga|drw|Div0|auto_generated|divider|divider|StageOut[108]~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5 , vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~5, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6 , vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15 , vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~15, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16 , vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~16, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48 , vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~48, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49 , vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~49, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24 , vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~24, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25 , vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~50 , vga|drw|Div0|auto_generated|divider|divider|op_3~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~45 , vga|drw|Div0|auto_generated|divider|divider|op_3~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~41 , vga|drw|Div0|auto_generated|divider|divider|op_3~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~25 , vga|drw|Div0|auto_generated|divider|divider|op_3~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~29 , vga|drw|Div0|auto_generated|divider|divider|op_3~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~33 , vga|drw|Div0|auto_generated|divider|divider|op_3~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~37 , vga|drw|Div0|auto_generated|divider|divider|op_3~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~21 , vga|drw|Div0|auto_generated|divider|divider|op_3~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~17 , vga|drw|Div0|auto_generated|divider|divider|op_3~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~13 , vga|drw|Div0|auto_generated|divider|divider|op_3~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~9 , vga|drw|Div0|auto_generated|divider|divider|op_3~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~6 , vga|drw|Div0|auto_generated|divider|divider|op_3~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_3~1 , vga|drw|Div0|auto_generated|divider|divider|op_3~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2 , vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~2, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3 , vga|drw|Div0|auto_generated|divider|divider|StageOut[107]~3, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7 , vga|drw|Div0|auto_generated|divider|divider|StageOut[106]~7, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10 , vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~10, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11 , vga|drw|Div0|auto_generated|divider|divider|StageOut[105]~11, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17 , vga|drw|Div0|auto_generated|divider|divider|StageOut[104]~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58 , vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~58, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59 , vga|drw|Div0|auto_generated|divider|divider|StageOut[103]~59, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50 , vga|drw|Div0|auto_generated|divider|divider|StageOut[102]~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37 , vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38 , vga|drw|Div0|auto_generated|divider|divider|StageOut[101]~38, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26 , vga|drw|Div0|auto_generated|divider|divider|StageOut[100]~26, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69 , vga|drw|Div0|auto_generated|divider|divider|StageOut[99]~69, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~50 , vga|drw|Div0|auto_generated|divider|divider|op_4~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~45 , vga|drw|Div0|auto_generated|divider|divider|op_4~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~41 , vga|drw|Div0|auto_generated|divider|divider|op_4~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~37 , vga|drw|Div0|auto_generated|divider|divider|op_4~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~21 , vga|drw|Div0|auto_generated|divider|divider|op_4~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~25 , vga|drw|Div0|auto_generated|divider|divider|op_4~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~29 , vga|drw|Div0|auto_generated|divider|divider|op_4~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~33 , vga|drw|Div0|auto_generated|divider|divider|op_4~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~17 , vga|drw|Div0|auto_generated|divider|divider|op_4~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~13 , vga|drw|Div0|auto_generated|divider|divider|op_4~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~9 , vga|drw|Div0|auto_generated|divider|divider|op_4~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~6 , vga|drw|Div0|auto_generated|divider|divider|op_4~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_4~1 , vga|drw|Div0|auto_generated|divider|divider|op_4~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4 , vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~4, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8 , vga|drw|Div0|auto_generated|divider|divider|StageOut[118]~8, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12 , vga|drw|Div0|auto_generated|divider|divider|StageOut[117]~12, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14 , vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~14, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18 , vga|drw|Div0|auto_generated|divider|divider|StageOut[116]~18, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60 , vga|drw|Div0|auto_generated|divider|divider|StageOut[115]~60, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47 , vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~47, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51 , vga|drw|Div0|auto_generated|divider|divider|StageOut[114]~51, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39 , vga|drw|Div0|auto_generated|divider|divider|StageOut[113]~39, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23 , vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~23, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27 , vga|drw|Div0|auto_generated|divider|divider|StageOut[112]~27, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70 , vga|drw|Div0|auto_generated|divider|divider|StageOut[111]~70, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80 , vga|drw|Div0|auto_generated|divider|divider|StageOut[110]~80, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~50 , vga|drw|Div0|auto_generated|divider|divider|op_5~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~45 , vga|drw|Div0|auto_generated|divider|divider|op_5~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~41 , vga|drw|Div0|auto_generated|divider|divider|op_5~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~37 , vga|drw|Div0|auto_generated|divider|divider|op_5~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~33 , vga|drw|Div0|auto_generated|divider|divider|op_5~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~17 , vga|drw|Div0|auto_generated|divider|divider|op_5~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~21 , vga|drw|Div0|auto_generated|divider|divider|op_5~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~25 , vga|drw|Div0|auto_generated|divider|divider|op_5~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~29 , vga|drw|Div0|auto_generated|divider|divider|op_5~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~13 , vga|drw|Div0|auto_generated|divider|divider|op_5~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~9 , vga|drw|Div0|auto_generated|divider|divider|op_5~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~6 , vga|drw|Div0|auto_generated|divider|divider|op_5~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_5~1 , vga|drw|Div0|auto_generated|divider|divider|op_5~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9 , vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13 , vga|drw|Div0|auto_generated|divider|divider|StageOut[129]~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19 , vga|drw|Div0|auto_generated|divider|divider|StageOut[128]~19, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57 , vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~57, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61 , vga|drw|Div0|auto_generated|divider|divider|StageOut[127]~61, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52 , vga|drw|Div0|auto_generated|divider|divider|StageOut[126]~52, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36 , vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~36, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40 , vga|drw|Div0|auto_generated|divider|divider|StageOut[125]~40, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28 , vga|drw|Div0|auto_generated|divider|divider|StageOut[124]~28, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68 , vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~68, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71 , vga|drw|Div0|auto_generated|divider|divider|StageOut[123]~71, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81 , vga|drw|Div0|auto_generated|divider|divider|StageOut[122]~81, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89 , vga|drw|Div0|auto_generated|divider|divider|StageOut[121]~89, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~50 , vga|drw|Div0|auto_generated|divider|divider|op_6~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~45 , vga|drw|Div0|auto_generated|divider|divider|op_6~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~41 , vga|drw|Div0|auto_generated|divider|divider|op_6~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~37 , vga|drw|Div0|auto_generated|divider|divider|op_6~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~33 , vga|drw|Div0|auto_generated|divider|divider|op_6~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~29 , vga|drw|Div0|auto_generated|divider|divider|op_6~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~17 , vga|drw|Div0|auto_generated|divider|divider|op_6~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~21 , vga|drw|Div0|auto_generated|divider|divider|op_6~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~25 , vga|drw|Div0|auto_generated|divider|divider|op_6~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~13 , vga|drw|Div0|auto_generated|divider|divider|op_6~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~9 , vga|drw|Div0|auto_generated|divider|divider|op_6~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~6 , vga|drw|Div0|auto_generated|divider|divider|op_6~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_6~1 , vga|drw|Div0|auto_generated|divider|divider|op_6~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64 , vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~64, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65 , vga|drw|Div0|auto_generated|divider|divider|StageOut[140]~65, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62 , vga|drw|Div0|auto_generated|divider|divider|StageOut[139]~62, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46 , vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~46, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53 , vga|drw|Div0|auto_generated|divider|divider|StageOut[138]~53, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41 , vga|drw|Div0|auto_generated|divider|divider|StageOut[137]~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22 , vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~22, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29 , vga|drw|Div0|auto_generated|divider|divider|StageOut[136]~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72 , vga|drw|Div0|auto_generated|divider|divider|StageOut[135]~72, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79 , vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~79, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82 , vga|drw|Div0|auto_generated|divider|divider|StageOut[134]~82, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90 , vga|drw|Div0|auto_generated|divider|divider|StageOut[133]~90, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97 , vga|drw|Div0|auto_generated|divider|divider|StageOut[132]~97, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~50 , vga|drw|Div0|auto_generated|divider|divider|op_7~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~45 , vga|drw|Div0|auto_generated|divider|divider|op_7~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~41 , vga|drw|Div0|auto_generated|divider|divider|op_7~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~37 , vga|drw|Div0|auto_generated|divider|divider|op_7~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~33 , vga|drw|Div0|auto_generated|divider|divider|op_7~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~29 , vga|drw|Div0|auto_generated|divider|divider|op_7~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~25 , vga|drw|Div0|auto_generated|divider|divider|op_7~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~9 , vga|drw|Div0|auto_generated|divider|divider|op_7~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~13 , vga|drw|Div0|auto_generated|divider|divider|op_7~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~17 , vga|drw|Div0|auto_generated|divider|divider|op_7~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~21 , vga|drw|Div0|auto_generated|divider|divider|op_7~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~6 , vga|drw|Div0|auto_generated|divider|divider|op_7~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_7~1 , vga|drw|Div0|auto_generated|divider|divider|op_7~1, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56 , vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~56, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63 , vga|drw|Div0|auto_generated|divider|divider|StageOut[151]~63, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54 , vga|drw|Div0|auto_generated|divider|divider|StageOut[150]~54, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35 , vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~35, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42 , vga|drw|Div0|auto_generated|divider|divider|StageOut[149]~42, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30 , vga|drw|Div0|auto_generated|divider|divider|StageOut[148]~30, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67 , vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~67, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73 , vga|drw|Div0|auto_generated|divider|divider|StageOut[147]~73, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83 , vga|drw|Div0|auto_generated|divider|divider|StageOut[146]~83, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88 , vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~88, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91 , vga|drw|Div0|auto_generated|divider|divider|StageOut[145]~91, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98 , vga|drw|Div0|auto_generated|divider|divider|StageOut[144]~98, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103 , vga|drw|Div0|auto_generated|divider|divider|StageOut[143]~103, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~50 , vga|drw|Div0|auto_generated|divider|divider|op_8~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~45 , vga|drw|Div0|auto_generated|divider|divider|op_8~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~41 , vga|drw|Div0|auto_generated|divider|divider|op_8~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~37 , vga|drw|Div0|auto_generated|divider|divider|op_8~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~33 , vga|drw|Div0|auto_generated|divider|divider|op_8~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~29 , vga|drw|Div0|auto_generated|divider|divider|op_8~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~25 , vga|drw|Div0|auto_generated|divider|divider|op_8~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~21 , vga|drw|Div0|auto_generated|divider|divider|op_8~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~9 , vga|drw|Div0|auto_generated|divider|divider|op_8~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~13 , vga|drw|Div0|auto_generated|divider|divider|op_8~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~17 , vga|drw|Div0|auto_generated|divider|divider|op_8~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~6 , vga|drw|Div0|auto_generated|divider|divider|op_8~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_8~1 , vga|drw|Div0|auto_generated|divider|divider|op_8~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~9, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~13, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~17, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~25, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~29, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~21, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 , vga|drw|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~28, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[53]~27, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~18, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~19, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~8, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45 , vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55 , vga|drw|Div0|auto_generated|divider|divider|StageOut[162]~55, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43 , vga|drw|Div0|auto_generated|divider|divider|StageOut[161]~43, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21 , vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31 , vga|drw|Div0|auto_generated|divider|divider|StageOut[160]~31, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74 , vga|drw|Div0|auto_generated|divider|divider|StageOut[159]~74, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78 , vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~78, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84 , vga|drw|Div0|auto_generated|divider|divider|StageOut[158]~84, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92 , vga|drw|Div0|auto_generated|divider|divider|StageOut[157]~92, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96 , vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~96, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99 , vga|drw|Div0|auto_generated|divider|divider|StageOut[156]~99, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104 , vga|drw|Div0|auto_generated|divider|divider|StageOut[155]~104, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108 , vga|drw|Div0|auto_generated|divider|divider|StageOut[154]~108, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~50 , vga|drw|Div0|auto_generated|divider|divider|op_9~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~45 , vga|drw|Div0|auto_generated|divider|divider|op_9~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~41 , vga|drw|Div0|auto_generated|divider|divider|op_9~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~37 , vga|drw|Div0|auto_generated|divider|divider|op_9~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~33 , vga|drw|Div0|auto_generated|divider|divider|op_9~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~29 , vga|drw|Div0|auto_generated|divider|divider|op_9~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~25 , vga|drw|Div0|auto_generated|divider|divider|op_9~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~21 , vga|drw|Div0|auto_generated|divider|divider|op_9~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~17 , vga|drw|Div0|auto_generated|divider|divider|op_9~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~9 , vga|drw|Div0|auto_generated|divider|divider|op_9~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~13 , vga|drw|Div0|auto_generated|divider|divider|op_9~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~6 , vga|drw|Div0|auto_generated|divider|divider|op_9~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_9~1 , vga|drw|Div0|auto_generated|divider|divider|op_9~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~30 , vga|drw|Mod2|auto_generated|divider|divider|op_8~30, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~5 , vga|drw|Mod2|auto_generated|divider|divider|op_8~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~9 , vga|drw|Mod2|auto_generated|divider|divider|op_8~9, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~13 , vga|drw|Mod2|auto_generated|divider|divider|op_8~13, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~17 , vga|drw|Mod2|auto_generated|divider|divider|op_8~17, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~21 , vga|drw|Mod2|auto_generated|divider|divider|op_8~21, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~33 , vga|drw|Mod2|auto_generated|divider|divider|op_8~33, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~37 , vga|drw|Mod2|auto_generated|divider|divider|op_8~37, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~26 , vga|drw|Mod2|auto_generated|divider|divider|op_8~26, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_8~1 , vga|drw|Mod2|auto_generated|divider|divider|op_8~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[51]~20, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~21, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~13, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[50]~14, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[49]~10, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[48]~4, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34 , vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~34, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44 , vga|drw|Div0|auto_generated|divider|divider|StageOut[173]~44, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32 , vga|drw|Div0|auto_generated|divider|divider|StageOut[172]~32, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66 , vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~66, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75 , vga|drw|Div0|auto_generated|divider|divider|StageOut[171]~75, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85 , vga|drw|Div0|auto_generated|divider|divider|StageOut[170]~85, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87 , vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~87, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93 , vga|drw|Div0|auto_generated|divider|divider|StageOut[169]~93, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100 , vga|drw|Div0|auto_generated|divider|divider|StageOut[168]~100, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102 , vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~102, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105 , vga|drw|Div0|auto_generated|divider|divider|StageOut[167]~105, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109 , vga|drw|Div0|auto_generated|divider|divider|StageOut[166]~109, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111 , vga|drw|Div0|auto_generated|divider|divider|StageOut[165]~111, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~50 , vga|drw|Div0|auto_generated|divider|divider|op_10~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~45 , vga|drw|Div0|auto_generated|divider|divider|op_10~45, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~41 , vga|drw|Div0|auto_generated|divider|divider|op_10~41, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~37 , vga|drw|Div0|auto_generated|divider|divider|op_10~37, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~33 , vga|drw|Div0|auto_generated|divider|divider|op_10~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~29 , vga|drw|Div0|auto_generated|divider|divider|op_10~29, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~25 , vga|drw|Div0|auto_generated|divider|divider|op_10~25, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~21 , vga|drw|Div0|auto_generated|divider|divider|op_10~21, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~17 , vga|drw|Div0|auto_generated|divider|divider|op_10~17, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~13 , vga|drw|Div0|auto_generated|divider|divider|op_10~13, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~9 , vga|drw|Div0|auto_generated|divider|divider|op_10~9, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~6 , vga|drw|Div0|auto_generated|divider|divider|op_10~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_10~1 , vga|drw|Div0|auto_generated|divider|divider|op_10~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~34 , vga|drw|Mod2|auto_generated|divider|divider|op_9~34, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~5 , vga|drw|Mod2|auto_generated|divider|divider|op_9~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~9 , vga|drw|Mod2|auto_generated|divider|divider|op_9~9, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~13 , vga|drw|Mod2|auto_generated|divider|divider|op_9~13, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~17 , vga|drw|Mod2|auto_generated|divider|divider|op_9~17, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~21 , vga|drw|Mod2|auto_generated|divider|divider|op_9~21, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~25 , vga|drw|Mod2|auto_generated|divider|divider|op_9~25, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~24, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[52]~25, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~37 , vga|drw|Mod2|auto_generated|divider|divider|op_9~37, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~30 , vga|drw|Mod2|auto_generated|divider|divider|op_9~30, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_9~1 , vga|drw|Mod2|auto_generated|divider|divider|op_9~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[60]~17, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[59]~15, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~7, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[58]~11, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[57]~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[56]~2, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20 , vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~20, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33 , vga|drw|Div0|auto_generated|divider|divider|StageOut[184]~33, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76 , vga|drw|Div0|auto_generated|divider|divider|StageOut[183]~76, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77 , vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~77, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86 , vga|drw|Div0|auto_generated|divider|divider|StageOut[182]~86, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94 , vga|drw|Div0|auto_generated|divider|divider|StageOut[181]~94, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95 , vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~95, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101 , vga|drw|Div0|auto_generated|divider|divider|StageOut[180]~101, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106 , vga|drw|Div0|auto_generated|divider|divider|StageOut[179]~106, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107 , vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~107, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110 , vga|drw|Div0|auto_generated|divider|divider|StageOut[178]~110, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112 , vga|drw|Div0|auto_generated|divider|divider|StageOut[177]~112, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113 , vga|drw|Div0|auto_generated|divider|divider|StageOut[176]~113, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~50 , vga|drw|Div0|auto_generated|divider|divider|op_11~50, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~46 , vga|drw|Div0|auto_generated|divider|divider|op_11~46, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~42 , vga|drw|Div0|auto_generated|divider|divider|op_11~42, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~38 , vga|drw|Div0|auto_generated|divider|divider|op_11~38, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~34 , vga|drw|Div0|auto_generated|divider|divider|op_11~34, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~30 , vga|drw|Div0|auto_generated|divider|divider|op_11~30, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~26 , vga|drw|Div0|auto_generated|divider|divider|op_11~26, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~22 , vga|drw|Div0|auto_generated|divider|divider|op_11~22, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~18 , vga|drw|Div0|auto_generated|divider|divider|op_11~18, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~14 , vga|drw|Div0|auto_generated|divider|divider|op_11~14, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~10 , vga|drw|Div0|auto_generated|divider|divider|op_11~10, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~6 , vga|drw|Div0|auto_generated|divider|divider|op_11~6, Connect4, 1
instance = comp, \vga|drw|Div0|auto_generated|divider|divider|op_11~1 , vga|drw|Div0|auto_generated|divider|divider|op_11~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~38 , vga|drw|Mod2|auto_generated|divider|divider|op_10~38, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~5 , vga|drw|Mod2|auto_generated|divider|divider|op_10~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~9 , vga|drw|Mod2|auto_generated|divider|divider|op_10~9, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~13 , vga|drw|Mod2|auto_generated|divider|divider|op_10~13, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~17 , vga|drw|Mod2|auto_generated|divider|divider|op_10~17, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~21 , vga|drw|Mod2|auto_generated|divider|divider|op_10~21, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~25 , vga|drw|Mod2|auto_generated|divider|divider|op_10~25, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~29 , vga|drw|Mod2|auto_generated|divider|divider|op_10~29, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~23, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[61]~26, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~34 , vga|drw|Mod2|auto_generated|divider|divider|op_10~34, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|op_10~1 , vga|drw|Mod2|auto_generated|divider|divider|op_10~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[78]~22, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[77]~16, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[75]~6, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[76]~12, Connect4, 1
instance = comp, \vga|drw|Add3~1 , vga|drw|Add3~1, Connect4, 1
instance = comp, \vga|drw|Add3~3 , vga|drw|Add3~3, Connect4, 1
instance = comp, \vga|drw|Add3~5 , vga|drw|Add3~5, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[72]~0, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[73]~1, Connect4, 1
instance = comp, \vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3 , vga|drw|Mod2|auto_generated|divider|divider|StageOut[74]~3, Connect4, 1
instance = comp, \vga|drw|Add3~0 , vga|drw|Add3~0, Connect4, 1
instance = comp, \vga|drw|Add3~2 , vga|drw|Add3~2, Connect4, 1
instance = comp, \vga|drw|Add3~4 , vga|drw|Add3~4, Connect4, 1
instance = comp, \vga|drw|Mult1~405 , vga|drw|Mult1~405, Connect4, 1
instance = comp, \vga|drw|Mult1~32 , vga|drw|Mult1~32, Connect4, 1
instance = comp, \vga|drw|Mult0~469 , vga|drw|Mult0~469, Connect4, 1
instance = comp, \vga|drw|Mult1~382 , vga|drw|Mult1~382, Connect4, 1
instance = comp, \vga|drw|Mult1~9 , vga|drw|Mult1~9, Connect4, 1
instance = comp, \vga|drw|Mult1~366 , vga|drw|Mult1~366, Connect4, 1
instance = comp, \vga|drw|Mult1~370 , vga|drw|Mult1~370, Connect4, 1
instance = comp, \vga|drw|Mult1~374 , vga|drw|Mult1~374, Connect4, 1
instance = comp, \vga|drw|Mult1~386 , vga|drw|Mult1~386, Connect4, 1
instance = comp, \vga|drw|Mult1~13 , vga|drw|Mult1~13, Connect4, 1
instance = comp, \vga|drw|Mult1~390 , vga|drw|Mult1~390, Connect4, 1
instance = comp, \vga|drw|Mult1~378 , vga|drw|Mult1~378, Connect4, 1
instance = comp, \vga|drw|Mult1~17 , vga|drw|Mult1~17, Connect4, 1
instance = comp, \vga|drw|Mult1~394 , vga|drw|Mult1~394, Connect4, 1
instance = comp, \vga|drw|Mult1~21 , vga|drw|Mult1~21, Connect4, 1
instance = comp, \vga|drw|Mult1~1 , vga|drw|Mult1~1, Connect4, 1
instance = comp, \vga|drw|Mult1~5 , vga|drw|Mult1~5, Connect4, 1
instance = comp, \vga|drw|Mult0~808 , vga|drw|Mult0~808, Connect4, 1
instance = comp, \vga|drw|Mult0~804 , vga|drw|Mult0~804, Connect4, 1
instance = comp, \vga|drw|Mult0~53 , vga|drw|Mult0~53, Connect4, 1
instance = comp, \vga|drw|Mult0~57 , vga|drw|Mult0~57, Connect4, 1
instance = comp, \vga|drw|Mult0~61 , vga|drw|Mult0~61, Connect4, 1
instance = comp, \vga|drw|Mult0~65 , vga|drw|Mult0~65, Connect4, 1
instance = comp, \vga|drw|Mult0~49 , vga|drw|Mult0~49, Connect4, 1
instance = comp, \vga|drw|Mult0~37 , vga|drw|Mult0~37, Connect4, 1
instance = comp, \vga|drw|Mult0~41 , vga|drw|Mult0~41, Connect4, 1
instance = comp, \vga|drw|Mult0~45 , vga|drw|Mult0~45, Connect4, 1
instance = comp, \vga|drw|Mult0~101 , vga|drw|Mult0~101, Connect4, 1
instance = comp, \vga|drw|Mult0~105 , vga|drw|Mult0~105, Connect4, 1
instance = comp, \vga|drw|Mult0~109 , vga|drw|Mult0~109, Connect4, 1
instance = comp, \vga|drw|Mult0~113 , vga|drw|Mult0~113, Connect4, 1
instance = comp, \vga|drw|Mult0~117 , vga|drw|Mult0~117, Connect4, 1
instance = comp, \vga|drw|Mult0~25 , vga|drw|Mult0~25, Connect4, 1
instance = comp, \vga|drw|Mult0~29 , vga|drw|Mult0~29, Connect4, 1
instance = comp, \vga|drw|Mult0~33 , vga|drw|Mult0~33, Connect4, 1
instance = comp, \vga|drw|Mult0~85 , vga|drw|Mult0~85, Connect4, 1
instance = comp, \vga|drw|Mult0~9 , vga|drw|Mult0~9, Connect4, 1
instance = comp, \vga|drw|Mult0~69 , vga|drw|Mult0~69, Connect4, 1
instance = comp, \vga|drw|Mult0~73 , vga|drw|Mult0~73, Connect4, 1
instance = comp, \vga|drw|Mult0~77 , vga|drw|Mult0~77, Connect4, 1
instance = comp, \vga|drw|Mult0~89 , vga|drw|Mult0~89, Connect4, 1
instance = comp, \vga|drw|Mult0~13 , vga|drw|Mult0~13, Connect4, 1
instance = comp, \vga|drw|Mult0~93 , vga|drw|Mult0~93, Connect4, 1
instance = comp, \vga|drw|Mult0~81 , vga|drw|Mult0~81, Connect4, 1
instance = comp, \vga|drw|Mult0~17 , vga|drw|Mult0~17, Connect4, 1
instance = comp, \vga|drw|Mult0~97 , vga|drw|Mult0~97, Connect4, 1
instance = comp, \vga|drw|Mult0~21 , vga|drw|Mult0~21, Connect4, 1
instance = comp, \vga|drw|Mult0~1 , vga|drw|Mult0~1, Connect4, 1
instance = comp, \vga|drw|Mult0~5 , vga|drw|Mult0~5, Connect4, 1
instance = comp, \vga|drw|LessThan4~4 , vga|drw|LessThan4~4, Connect4, 1
instance = comp, \vga|drw|LessThan4~0 , vga|drw|LessThan4~0, Connect4, 1
instance = comp, \vga|drw|LessThan4~1 , vga|drw|LessThan4~1, Connect4, 1
instance = comp, \vga|drw|LessThan4~2 , vga|drw|LessThan4~2, Connect4, 1
instance = comp, \vga|drw|LessThan4~3 , vga|drw|LessThan4~3, Connect4, 1
instance = comp, \vga|drw|LessThan4~5 , vga|drw|LessThan4~5, Connect4, 1
instance = comp, \vga|drw|LessThan4~6 , vga|drw|LessThan4~6, Connect4, 1
instance = comp, \vga|drw|LessThan4~7 , vga|drw|LessThan4~7, Connect4, 1
instance = comp, \vga|drw|always1~0 , vga|drw|always1~0, Connect4, 1
instance = comp, \vga|drw|LessThan0~0 , vga|drw|LessThan0~0, Connect4, 1
instance = comp, \vga|drw|always1~1 , vga|drw|always1~1, Connect4, 1
instance = comp, \vga|drw|LessThan1~0 , vga|drw|LessThan1~0, Connect4, 1
instance = comp, \vga|drw|always1~2 , vga|drw|always1~2, Connect4, 1
instance = comp, \vga|drw|green[0]~0 , vga|drw|green[0]~0, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~29, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~25, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~21, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~17, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~13, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~5, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1 , vga|drw|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~1, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0 , vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~0, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1 , vga|drw|Div2|auto_generated|divider|divider|StageOut[53]~1, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7 , vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~7, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8 , vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~8, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15 , vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~15, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16 , vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~16, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~38 , vga|drw|Div2|auto_generated|divider|divider|op_8~38, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~33 , vga|drw|Div2|auto_generated|divider|divider|op_8~33, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~29 , vga|drw|Div2|auto_generated|divider|divider|op_8~29, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~25 , vga|drw|Div2|auto_generated|divider|divider|op_8~25, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~21 , vga|drw|Div2|auto_generated|divider|divider|op_8~21, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~17 , vga|drw|Div2|auto_generated|divider|divider|op_8~17, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~13 , vga|drw|Div2|auto_generated|divider|divider|op_8~13, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~9 , vga|drw|Div2|auto_generated|divider|divider|op_8~9, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~6 , vga|drw|Div2|auto_generated|divider|divider|op_8~6, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_8~1 , vga|drw|Div2|auto_generated|divider|divider|op_8~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~5 , vga|drw|Div1|auto_generated|divider|divider|op_16~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~13 , vga|drw|Div1|auto_generated|divider|divider|op_16~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~17 , vga|drw|Div1|auto_generated|divider|divider|op_16~17, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~21 , vga|drw|Div1|auto_generated|divider|divider|op_16~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~25 , vga|drw|Div1|auto_generated|divider|divider|op_16~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~29 , vga|drw|Div1|auto_generated|divider|divider|op_16~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~9 , vga|drw|Div1|auto_generated|divider|divider|op_16~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_16~1 , vga|drw|Div1|auto_generated|divider|divider|op_16~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63 , vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~63, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44 , vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~44, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~18 , vga|drw|Div1|auto_generated|divider|divider|op_17~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~5 , vga|drw|Div1|auto_generated|divider|divider|op_17~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~9 , vga|drw|Div1|auto_generated|divider|divider|op_17~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~21 , vga|drw|Div1|auto_generated|divider|divider|op_17~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~25 , vga|drw|Div1|auto_generated|divider|divider|op_17~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~29 , vga|drw|Div1|auto_generated|divider|divider|op_17~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~33 , vga|drw|Div1|auto_generated|divider|divider|op_17~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~37 , vga|drw|Div1|auto_generated|divider|divider|op_17~37, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~14 , vga|drw|Div1|auto_generated|divider|divider|op_17~14, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_17~1 , vga|drw|Div1|auto_generated|divider|divider|op_17~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57 , vga|drw|Div1|auto_generated|divider|divider|StageOut[181]~57, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55 , vga|drw|Div1|auto_generated|divider|divider|StageOut[180]~55, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51 , vga|drw|Div1|auto_generated|divider|divider|StageOut[179]~51, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45 , vga|drw|Div1|auto_generated|divider|divider|StageOut[178]~45, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37 , vga|drw|Div1|auto_generated|divider|divider|StageOut[177]~37, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21 , vga|drw|Div1|auto_generated|divider|divider|StageOut[176]~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~22 , vga|drw|Div1|auto_generated|divider|divider|op_18~22, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~5 , vga|drw|Div1|auto_generated|divider|divider|op_18~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~9 , vga|drw|Div1|auto_generated|divider|divider|op_18~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~13 , vga|drw|Div1|auto_generated|divider|divider|op_18~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~25 , vga|drw|Div1|auto_generated|divider|divider|op_18~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~29 , vga|drw|Div1|auto_generated|divider|divider|op_18~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~33 , vga|drw|Div1|auto_generated|divider|divider|op_18~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~37 , vga|drw|Div1|auto_generated|divider|divider|op_18~37, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~18 , vga|drw|Div1|auto_generated|divider|divider|op_18~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_18~1 , vga|drw|Div1|auto_generated|divider|divider|op_18~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54 , vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~54, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56 , vga|drw|Div1|auto_generated|divider|divider|StageOut[189]~56, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50 , vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~50, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52 , vga|drw|Div1|auto_generated|divider|divider|StageOut[188]~52, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46 , vga|drw|Div1|auto_generated|divider|divider|StageOut[187]~46, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36 , vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~36, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38 , vga|drw|Div1|auto_generated|divider|divider|StageOut[186]~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22 , vga|drw|Div1|auto_generated|divider|divider|StageOut[185]~22, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12 , vga|drw|Div1|auto_generated|divider|divider|StageOut[184]~12, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~38 , vga|drw|Div1|auto_generated|divider|divider|op_19~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~21 , vga|drw|Div1|auto_generated|divider|divider|op_19~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~5 , vga|drw|Div1|auto_generated|divider|divider|op_19~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~9 , vga|drw|Div1|auto_generated|divider|divider|op_19~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~13 , vga|drw|Div1|auto_generated|divider|divider|op_19~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~25 , vga|drw|Div1|auto_generated|divider|divider|op_19~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~29 , vga|drw|Div1|auto_generated|divider|divider|op_19~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~33 , vga|drw|Div1|auto_generated|divider|divider|op_19~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~18 , vga|drw|Div1|auto_generated|divider|divider|op_19~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_19~1 , vga|drw|Div1|auto_generated|divider|divider|op_19~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42 , vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~42, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43 , vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~43, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47 , vga|drw|Div1|auto_generated|divider|divider|StageOut[196]~47, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39 , vga|drw|Div1|auto_generated|divider|divider|StageOut[195]~39, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20 , vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~20, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23 , vga|drw|Div1|auto_generated|divider|divider|StageOut[194]~23, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13 , vga|drw|Div1|auto_generated|divider|divider|StageOut[193]~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3 , vga|drw|Div1|auto_generated|divider|divider|StageOut[192]~3, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~38 , vga|drw|Div1|auto_generated|divider|divider|op_20~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~33 , vga|drw|Div1|auto_generated|divider|divider|op_20~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~21 , vga|drw|Div1|auto_generated|divider|divider|op_20~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~5 , vga|drw|Div1|auto_generated|divider|divider|op_20~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~9 , vga|drw|Div1|auto_generated|divider|divider|op_20~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~13 , vga|drw|Div1|auto_generated|divider|divider|op_20~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~25 , vga|drw|Div1|auto_generated|divider|divider|op_20~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~29 , vga|drw|Div1|auto_generated|divider|divider|op_20~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49 , vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~49, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53 , vga|drw|Div1|auto_generated|divider|divider|StageOut[197]~53, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~18 , vga|drw|Div1|auto_generated|divider|divider|op_20~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_20~1 , vga|drw|Div1|auto_generated|divider|divider|op_20~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48 , vga|drw|Div1|auto_generated|divider|divider|StageOut[205]~48, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35 , vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~35, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40 , vga|drw|Div1|auto_generated|divider|divider|StageOut[204]~40, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24 , vga|drw|Div1|auto_generated|divider|divider|StageOut[203]~24, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11 , vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~11, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14 , vga|drw|Div1|auto_generated|divider|divider|StageOut[202]~14, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4 , vga|drw|Div1|auto_generated|divider|divider|StageOut[201]~4, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29 , vga|drw|Div1|auto_generated|divider|divider|StageOut[200]~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~38 , vga|drw|Div1|auto_generated|divider|divider|op_21~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~33 , vga|drw|Div1|auto_generated|divider|divider|op_21~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~29 , vga|drw|Div1|auto_generated|divider|divider|op_21~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~21 , vga|drw|Div1|auto_generated|divider|divider|op_21~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~5 , vga|drw|Div1|auto_generated|divider|divider|op_21~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~9 , vga|drw|Div1|auto_generated|divider|divider|op_21~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~13 , vga|drw|Div1|auto_generated|divider|divider|op_21~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~25 , vga|drw|Div1|auto_generated|divider|divider|op_21~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~18 , vga|drw|Div1|auto_generated|divider|divider|op_21~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_21~1 , vga|drw|Div1|auto_generated|divider|divider|op_21~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19 , vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~19, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25 , vga|drw|Div1|auto_generated|divider|divider|StageOut[212]~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15 , vga|drw|Div1|auto_generated|divider|divider|StageOut[211]~15, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2 , vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~2, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5 , vga|drw|Div1|auto_generated|divider|divider|StageOut[210]~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30 , vga|drw|Div1|auto_generated|divider|divider|StageOut[209]~30, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59 , vga|drw|Div1|auto_generated|divider|divider|StageOut[208]~59, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~38 , vga|drw|Div1|auto_generated|divider|divider|op_22~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~33 , vga|drw|Div1|auto_generated|divider|divider|op_22~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~29 , vga|drw|Div1|auto_generated|divider|divider|op_22~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~25 , vga|drw|Div1|auto_generated|divider|divider|op_22~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~21 , vga|drw|Div1|auto_generated|divider|divider|op_22~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~5 , vga|drw|Div1|auto_generated|divider|divider|op_22~5, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~9 , vga|drw|Div1|auto_generated|divider|divider|op_22~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~13 , vga|drw|Div1|auto_generated|divider|divider|op_22~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18 , vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34 , vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~34, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41 , vga|drw|Div1|auto_generated|divider|divider|StageOut[213]~41, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~18 , vga|drw|Div1|auto_generated|divider|divider|op_22~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_22~1 , vga|drw|Div1|auto_generated|divider|divider|op_22~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26 , vga|drw|Div1|auto_generated|divider|divider|StageOut[221]~26, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10 , vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~10, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16 , vga|drw|Div1|auto_generated|divider|divider|StageOut[220]~16, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6 , vga|drw|Div1|auto_generated|divider|divider|StageOut[219]~6, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28 , vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~28, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31 , vga|drw|Div1|auto_generated|divider|divider|StageOut[218]~31, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60 , vga|drw|Div1|auto_generated|divider|divider|StageOut[217]~60, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65 , vga|drw|Div1|auto_generated|divider|divider|StageOut[216]~65, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~38 , vga|drw|Div1|auto_generated|divider|divider|op_23~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~33 , vga|drw|Div1|auto_generated|divider|divider|op_23~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~29 , vga|drw|Div1|auto_generated|divider|divider|op_23~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~25 , vga|drw|Div1|auto_generated|divider|divider|op_23~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~21 , vga|drw|Div1|auto_generated|divider|divider|op_23~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~17 , vga|drw|Div1|auto_generated|divider|divider|op_23~17, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~9 , vga|drw|Div1|auto_generated|divider|divider|op_23~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~13 , vga|drw|Div1|auto_generated|divider|divider|op_23~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~6 , vga|drw|Div1|auto_generated|divider|divider|op_23~6, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_23~1 , vga|drw|Div1|auto_generated|divider|divider|op_23~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9 , vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17 , vga|drw|Div1|auto_generated|divider|divider|StageOut[229]~17, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1 , vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7 , vga|drw|Div1|auto_generated|divider|divider|StageOut[228]~7, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32 , vga|drw|Div1|auto_generated|divider|divider|StageOut[227]~32, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58 , vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~58, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61 , vga|drw|Div1|auto_generated|divider|divider|StageOut[226]~61, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66 , vga|drw|Div1|auto_generated|divider|divider|StageOut[225]~66, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68 , vga|drw|Div1|auto_generated|divider|divider|StageOut[224]~68, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~38 , vga|drw|Div1|auto_generated|divider|divider|op_25~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~33 , vga|drw|Div1|auto_generated|divider|divider|op_25~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~29 , vga|drw|Div1|auto_generated|divider|divider|op_25~29, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~25 , vga|drw|Div1|auto_generated|divider|divider|op_25~25, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~21 , vga|drw|Div1|auto_generated|divider|divider|op_25~21, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~17 , vga|drw|Div1|auto_generated|divider|divider|op_25~17, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~13 , vga|drw|Div1|auto_generated|divider|divider|op_25~13, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~9 , vga|drw|Div1|auto_generated|divider|divider|op_25~9, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~6 , vga|drw|Div1|auto_generated|divider|divider|op_25~6, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_25~1 , vga|drw|Div1|auto_generated|divider|divider|op_25~1, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0 , vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~0, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8 , vga|drw|Div1|auto_generated|divider|divider|StageOut[237]~8, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27 , vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~27, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33 , vga|drw|Div1|auto_generated|divider|divider|StageOut[236]~33, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62 , vga|drw|Div1|auto_generated|divider|divider|StageOut[235]~62, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64 , vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~64, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67 , vga|drw|Div1|auto_generated|divider|divider|StageOut[234]~67, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69 , vga|drw|Div1|auto_generated|divider|divider|StageOut[233]~69, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70 , vga|drw|Div1|auto_generated|divider|divider|StageOut[232]~70, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~38 , vga|drw|Div1|auto_generated|divider|divider|op_26~38, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~34 , vga|drw|Div1|auto_generated|divider|divider|op_26~34, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~30 , vga|drw|Div1|auto_generated|divider|divider|op_26~30, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~26 , vga|drw|Div1|auto_generated|divider|divider|op_26~26, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~22 , vga|drw|Div1|auto_generated|divider|divider|op_26~22, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~18 , vga|drw|Div1|auto_generated|divider|divider|op_26~18, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~14 , vga|drw|Div1|auto_generated|divider|divider|op_26~14, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~10 , vga|drw|Div1|auto_generated|divider|divider|op_26~10, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~6 , vga|drw|Div1|auto_generated|divider|divider|op_26~6, Connect4, 1
instance = comp, \vga|drw|Div1|auto_generated|divider|divider|op_26~1 , vga|drw|Div1|auto_generated|divider|divider|op_26~1, Connect4, 1
instance = comp, \vga|drw|Mux13~3 , vga|drw|Mux13~3, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3 , vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~3, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4 , vga|drw|Div2|auto_generated|divider|divider|StageOut[52]~4, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9 , vga|drw|Div2|auto_generated|divider|divider|StageOut[51]~9, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11 , vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~11, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12 , vga|drw|Div2|auto_generated|divider|divider|StageOut[50]~12, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17 , vga|drw|Div2|auto_generated|divider|divider|StageOut[49]~17, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19 , vga|drw|Div2|auto_generated|divider|divider|StageOut[48]~19, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~38 , vga|drw|Div2|auto_generated|divider|divider|op_9~38, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~33 , vga|drw|Div2|auto_generated|divider|divider|op_9~33, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~29 , vga|drw|Div2|auto_generated|divider|divider|op_9~29, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~25 , vga|drw|Div2|auto_generated|divider|divider|op_9~25, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~21 , vga|drw|Div2|auto_generated|divider|divider|op_9~21, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~17 , vga|drw|Div2|auto_generated|divider|divider|op_9~17, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~13 , vga|drw|Div2|auto_generated|divider|divider|op_9~13, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~9 , vga|drw|Div2|auto_generated|divider|divider|op_9~9, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~6 , vga|drw|Div2|auto_generated|divider|divider|op_9~6, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_9~1 , vga|drw|Div2|auto_generated|divider|divider|op_9~1, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2 , vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~2, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5 , vga|drw|Div2|auto_generated|divider|divider|StageOut[61]~5, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6 , vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~6, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10 , vga|drw|Div2|auto_generated|divider|divider|StageOut[60]~10, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13 , vga|drw|Div2|auto_generated|divider|divider|StageOut[59]~13, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14 , vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~14, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18 , vga|drw|Div2|auto_generated|divider|divider|StageOut[58]~18, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20 , vga|drw|Div2|auto_generated|divider|divider|StageOut[57]~20, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21 , vga|drw|Div2|auto_generated|divider|divider|StageOut[56]~21, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~38 , vga|drw|Div2|auto_generated|divider|divider|op_10~38, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~34 , vga|drw|Div2|auto_generated|divider|divider|op_10~34, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~30 , vga|drw|Div2|auto_generated|divider|divider|op_10~30, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~26 , vga|drw|Div2|auto_generated|divider|divider|op_10~26, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~22 , vga|drw|Div2|auto_generated|divider|divider|op_10~22, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~18 , vga|drw|Div2|auto_generated|divider|divider|op_10~18, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~14 , vga|drw|Div2|auto_generated|divider|divider|op_10~14, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~10 , vga|drw|Div2|auto_generated|divider|divider|op_10~10, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~6 , vga|drw|Div2|auto_generated|divider|divider|op_10~6, Connect4, 1
instance = comp, \vga|drw|Div2|auto_generated|divider|divider|op_10~1 , vga|drw|Div2|auto_generated|divider|divider|op_10~1, Connect4, 1
instance = comp, \vga|drw|Mux13~1 , vga|drw|Mux13~1, Connect4, 1
instance = comp, \vga|drw|Mux13~0 , vga|drw|Mux13~0, Connect4, 1
instance = comp, \vga|drw|Mux13~2 , vga|drw|Mux13~2, Connect4, 1
instance = comp, \vga|drw|Mux13~4 , vga|drw|Mux13~4, Connect4, 1
instance = comp, \vga|drw|Mux13~6 , vga|drw|Mux13~6, Connect4, 1
instance = comp, \vga|drw|Mux13~8 , vga|drw|Mux13~8, Connect4, 1
instance = comp, \vga|drw|Mux13~5 , vga|drw|Mux13~5, Connect4, 1
instance = comp, \vga|drw|Mux13~7 , vga|drw|Mux13~7, Connect4, 1
instance = comp, \vga|drw|Mux13~9 , vga|drw|Mux13~9, Connect4, 1
instance = comp, \vga|drw|Mux13~12 , vga|drw|Mux13~12, Connect4, 1
instance = comp, \vga|drw|Mux13~13 , vga|drw|Mux13~13, Connect4, 1
instance = comp, \vga|drw|Mux13~11 , vga|drw|Mux13~11, Connect4, 1
instance = comp, \vga|drw|Mux13~10 , vga|drw|Mux13~10, Connect4, 1
instance = comp, \vga|drw|Mux13~14 , vga|drw|Mux13~14, Connect4, 1
instance = comp, \vga|drw|Mux13~15 , vga|drw|Mux13~15, Connect4, 1
instance = comp, \vga|drw|Mux12~6 , vga|drw|Mux12~6, Connect4, 1
instance = comp, \vga|drw|Mux12~8 , vga|drw|Mux12~8, Connect4, 1
instance = comp, \vga|drw|Mux12~7 , vga|drw|Mux12~7, Connect4, 1
instance = comp, \vga|drw|Mux12~5 , vga|drw|Mux12~5, Connect4, 1
instance = comp, \vga|drw|Mux12~9 , vga|drw|Mux12~9, Connect4, 1
instance = comp, \vga|drw|Mux12~0 , vga|drw|Mux12~0, Connect4, 1
instance = comp, \vga|drw|Mux12~3 , vga|drw|Mux12~3, Connect4, 1
instance = comp, \vga|drw|Mux12~1 , vga|drw|Mux12~1, Connect4, 1
instance = comp, \vga|drw|Mux12~2 , vga|drw|Mux12~2, Connect4, 1
instance = comp, \vga|drw|Mux12~4 , vga|drw|Mux12~4, Connect4, 1
instance = comp, \vga|drw|Mux12~12 , vga|drw|Mux12~12, Connect4, 1
instance = comp, \vga|drw|Mux12~13 , vga|drw|Mux12~13, Connect4, 1
instance = comp, \vga|drw|Mux12~10 , vga|drw|Mux12~10, Connect4, 1
instance = comp, \vga|drw|Mux12~11 , vga|drw|Mux12~11, Connect4, 1
instance = comp, \vga|drw|Mux12~14 , vga|drw|Mux12~14, Connect4, 1
instance = comp, \vga|drw|Mux12~15 , vga|drw|Mux12~15, Connect4, 1
instance = comp, \vga|drw|red[0]~0 , vga|drw|red[0]~0, Connect4, 1
instance = comp, \vga|drw|green[0]~1 , vga|drw|green[0]~1, Connect4, 1
instance = comp, \vga|drw|blue[0]~0 , vga|drw|blue[0]~0, Connect4, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Connect4, 1
