Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,1154
design__instance__area,16316.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006215816247276962
power__switching__total,0.00018789328169077635
power__leakage__total,9.353411201118433E-7
power__total,0.000810410245321691
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25999872435370863
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25942226878744434
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10916040602633516
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.5442763060969344
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109160
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.593195
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27579125874758625
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2740640847393291
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6098759447859429
timing__setup__ws__corner:nom_slow_1p08V_125C,5.253981398656785
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.609876
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.029685
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26608924150560015
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2650782168796315
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2991005860978535
timing__setup__ws__corner:nom_typ_1p20V_25C,5.4379862152484915
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299101
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.993204
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25999872435370863
clock__skew__worst_setup,0.25942226878744434
timing__hold__ws,0.10916040602633516
timing__setup__ws,5.253981398656785
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109160
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.029685
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1154
design__instance__area__stdcell,16316.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.563789
design__instance__utilization__stdcell,0.563789
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,56
design__instance__area__class:inverter,304.819
design__instance__count__class:sequential_cell,122
design__instance__area__class:sequential_cell,5755.28
design__instance__count__class:multi_input_combinational_cell,655
design__instance__area__class:multi_input_combinational_cell,5885.91
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,260
design__instance__area__class:timing_repair_buffer,3844.71
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19442.7
design__violations,0
design__instance__count__class:clock_buffer,52
design__instance__area__class:clock_buffer,471.744
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,204
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1289
route__net__special,2
route__drc_errors__iter:0,514
route__wirelength__iter:0,20567
route__drc_errors__iter:1,267
route__wirelength__iter:1,20477
route__drc_errors__iter:2,209
route__wirelength__iter:2,20467
route__drc_errors__iter:3,41
route__wirelength__iter:3,20336
route__drc_errors__iter:4,10
route__wirelength__iter:4,20321
route__drc_errors__iter:5,0
route__wirelength__iter:5,20324
route__drc_errors,0
route__wirelength,20324
route__vias,6267
route__vias__singlecut,6267
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,383.56
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,132
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,132
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,132
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,132
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000228506
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000260479
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000842496
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000260479
design_powergrid__voltage__worst,0.0000260479
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000260479
design_powergrid__drop__worst__net:VPWR,0.0000228506
design_powergrid__voltage__worst__net:VGND,0.0000260479
design_powergrid__drop__worst__net:VGND,0.0000260479
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000957999999999999975706932442420793449855409562587738037109375
ir__drop__worst,0.000022900000000000000975435010541758629187825135886669158935546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
