
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
Failed to create directory: '/home/ethan/.Xilinx/PlanAhead/14.6'
Failed to create the shortcut directory: '/home/ethan/.Xilinx/PlanAhead/14.6/shortcuts'
Failed to create the layout directory: '/home/ethan/.Xilinx/PlanAhead/14.6/layouts/application'
Failed to create the commands directory: '/home/ethan/.Xilinx/PlanAhead/14.6/commands'
Failed to create the layout directory: '/home/ethan/.Xilinx/PlanAhead/14.6/layouts/'
source /home/ethan/fpga/Mojo-Base/syn/pa.fromNetlist.tcl
# create_project -name Mojo-Base -dir "/home/ethan/fpga/Mojo-Base/syn/planAhead_run_2" -part xc6slx9tqg144-2
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.844 ; gain = 15.020
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ethan/fpga/Mojo-Base/syn/mojo_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ethan/fpga/Mojo-Base/syn} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "/home/ethan/fpga/Mojo-Base/src/mojo.ucf" [current_fileset -constrset]
Adding file '/home/ethan/fpga/Mojo-Base/src/mojo.ucf' to fileset 'constrs_1'
# add_files [list {/home/ethan/fpga/Mojo-Base/src/mojo.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mojo_top.ngc ...
WARNING:NetListWriters:298 - No output is written to mojo_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mojo_top.edif ...
ngc2edif: Total memory usage is 103532 kilobytes

Parsing EDIF File [./planAhead_run_2/Mojo-Base.data/cache/mojo_top_ngc_48930d6b.edif]
Finished Parsing EDIF File [./planAhead_run_2/Mojo-Base.data/cache/mojo_top_ngc_48930d6b.edif]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ethan/fpga/Mojo-Base/src/mojo.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'clk' [/home/ethan/fpga/Mojo-Base/src/mojo.ucf:2]
Finished Parsing UCF File [/home/ethan/fpga/Mojo-Base/src/mojo.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clk', timing constraint is ignored [/home/ethan/fpga/Mojo-Base/src/mojo.ucf:3]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fb3268d7
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 2793.242 ; gain = 136.262
exit
Failed to create directory: '/home/ethan/.Xilinx/PlanAhead/14.6'
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
Failed to create directory: '/home/ethan/.Xilinx/PlanAhead/14.6'
INFO: [Common 17-206] Exiting PlanAhead at Thu Aug 15 16:58:35 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
