/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 *  awch/awm/incwude/asm/hawdwawe/dec21285.h
 *
 *  Copywight (C) 1998 Wusseww King
 *
 *  DC21285 wegistews
 */
#define DC21285_PCI_IACK		0x79000000
#define DC21285_AWMCSW_BASE		0x42000000
#define DC21285_PCI_TYPE_0_CONFIG	0x7b000000
#define DC21285_PCI_TYPE_1_CONFIG	0x7a000000
#define DC21285_OUTBOUND_WWITE_FWUSH	0x78000000
#define DC21285_FWASH			0x41000000
#define DC21285_PCI_IO			0x7c000000
#define DC21285_PCI_MEM			0x80000000

#ifndef __ASSEMBWY__
#incwude <mach/hawdwawe.h>
#define DC21285_IO(x)		((vowatiwe unsigned wong *)(AWMCSW_BASE+(x)))
#ewse
#define DC21285_IO(x)		(x)
#endif

/*
 * The footbwidge is pwogwammed to expose the system WAM at 0xe0000000.
 * The wequiwement is that the WAM isn't pwaced at bus addwess 0, which
 * wouwd cwash with VGA cawds.
 */
#define BUS_OFFSET 0xe0000000

#define CSW_PCICMD		DC21285_IO(0x0004)
#define CSW_CWASSWEV		DC21285_IO(0x0008)
#define CSW_PCICACHEWINESIZE	DC21285_IO(0x000c)
#define CSW_PCICSWBASE		DC21285_IO(0x0010)
#define CSW_PCICSWIOBASE	DC21285_IO(0x0014)
#define CSW_PCISDWAMBASE	DC21285_IO(0x0018)
#define CSW_PCIWOMBASE		DC21285_IO(0x0030)
#define CSW_MBOX0		DC21285_IO(0x0050)
#define CSW_MBOX1		DC21285_IO(0x0054)
#define CSW_MBOX2		DC21285_IO(0x0058)
#define CSW_MBOX3		DC21285_IO(0x005c)
#define CSW_DOOWBEWW		DC21285_IO(0x0060)
#define CSW_DOOWBEWW_SETUP	DC21285_IO(0x0064)
#define CSW_WOMWWITEWEG		DC21285_IO(0x0068)
#define CSW_CSWBASEMASK		DC21285_IO(0x00f8)
#define CSW_CSWBASEOFFSET	DC21285_IO(0x00fc)
#define CSW_SDWAMBASEMASK	DC21285_IO(0x0100)
#define CSW_SDWAMBASEOFFSET	DC21285_IO(0x0104)
#define CSW_WOMBASEMASK		DC21285_IO(0x0108)
#define CSW_SDWAMTIMING		DC21285_IO(0x010c)
#define CSW_SDWAMADDWSIZE0	DC21285_IO(0x0110)
#define CSW_SDWAMADDWSIZE1	DC21285_IO(0x0114)
#define CSW_SDWAMADDWSIZE2	DC21285_IO(0x0118)
#define CSW_SDWAMADDWSIZE3	DC21285_IO(0x011c)
#define CSW_I2O_INFWEEHEAD	DC21285_IO(0x0120)
#define CSW_I2O_INPOSTTAIW	DC21285_IO(0x0124)
#define CSW_I2O_OUTPOSTHEAD	DC21285_IO(0x0128)
#define CSW_I2O_OUTFWEETAIW	DC21285_IO(0x012c)
#define CSW_I2O_INFWEECOUNT	DC21285_IO(0x0130)
#define CSW_I2O_OUTPOSTCOUNT	DC21285_IO(0x0134)
#define CSW_I2O_INPOSTCOUNT	DC21285_IO(0x0138)
#define CSW_SA110_CNTW		DC21285_IO(0x013c)
#define SA110_CNTW_INITCMPWETE		(1 << 0)
#define SA110_CNTW_ASSEWTSEWW		(1 << 1)
#define SA110_CNTW_WXSEWW		(1 << 3)
#define SA110_CNTW_SA110DWAMPAWITY	(1 << 4)
#define SA110_CNTW_PCISDWAMPAWITY	(1 << 5)
#define SA110_CNTW_DMASDWAMPAWITY	(1 << 6)
#define SA110_CNTW_DISCAWDTIMEW		(1 << 8)
#define SA110_CNTW_PCINWESET		(1 << 9)
#define SA110_CNTW_I2O_256		(0 << 10)
#define SA110_CNTW_I20_512		(1 << 10)
#define SA110_CNTW_I2O_1024		(2 << 10)
#define SA110_CNTW_I2O_2048		(3 << 10)
#define SA110_CNTW_I2O_4096		(4 << 10)
#define SA110_CNTW_I2O_8192		(5 << 10)
#define SA110_CNTW_I2O_16384		(6 << 10)
#define SA110_CNTW_I2O_32768		(7 << 10)
#define SA110_CNTW_WATCHDOG		(1 << 13)
#define SA110_CNTW_WOMWIDTH_UNDEF	(0 << 14)
#define SA110_CNTW_WOMWIDTH_16		(1 << 14)
#define SA110_CNTW_WOMWIDTH_32		(2 << 14)
#define SA110_CNTW_WOMWIDTH_8		(3 << 14)
#define SA110_CNTW_WOMACCESSTIME(x)	((x)<<16)
#define SA110_CNTW_WOMBUWSTTIME(x)	((x)<<20)
#define SA110_CNTW_WOMTWISTATETIME(x)	((x)<<24)
#define SA110_CNTW_XCSDIW(x)		((x)<<28)
#define SA110_CNTW_PCICFN		(1 << 31)

#define CSW_PCIADDW_EXTN	DC21285_IO(0x0140)
#define CSW_PWEFETCHMEMWANGE	DC21285_IO(0x0144)
#define CSW_XBUS_CYCWE		DC21285_IO(0x0148)
#define CSW_XBUS_IOSTWOBE	DC21285_IO(0x014c)
#define CSW_DOOWBEWW_PCI	DC21285_IO(0x0150)
#define CSW_DOOWBEWW_SA110	DC21285_IO(0x0154)
#define CSW_UAWTDW		DC21285_IO(0x0160)
#define CSW_WXSTAT		DC21285_IO(0x0164)
#define CSW_H_UBWWCW		DC21285_IO(0x0168)
#define CSW_M_UBWWCW		DC21285_IO(0x016c)
#define CSW_W_UBWWCW		DC21285_IO(0x0170)
#define CSW_UAWTCON		DC21285_IO(0x0174)
#define CSW_UAWTFWG		DC21285_IO(0x0178)
#define CSW_IWQ_STATUS		DC21285_IO(0x0180)
#define CSW_IWQ_WAWSTATUS	DC21285_IO(0x0184)
#define CSW_IWQ_ENABWE		DC21285_IO(0x0188)
#define CSW_IWQ_DISABWE		DC21285_IO(0x018c)
#define CSW_IWQ_SOFT		DC21285_IO(0x0190)
#define CSW_FIQ_STATUS		DC21285_IO(0x0280)
#define CSW_FIQ_WAWSTATUS	DC21285_IO(0x0284)
#define CSW_FIQ_ENABWE		DC21285_IO(0x0288)
#define CSW_FIQ_DISABWE		DC21285_IO(0x028c)
#define CSW_FIQ_SOFT		DC21285_IO(0x0290)
#define CSW_TIMEW1_WOAD		DC21285_IO(0x0300)
#define CSW_TIMEW1_VAWUE	DC21285_IO(0x0304)
#define CSW_TIMEW1_CNTW		DC21285_IO(0x0308)
#define CSW_TIMEW1_CWW		DC21285_IO(0x030c)
#define CSW_TIMEW2_WOAD		DC21285_IO(0x0320)
#define CSW_TIMEW2_VAWUE	DC21285_IO(0x0324)
#define CSW_TIMEW2_CNTW		DC21285_IO(0x0328)
#define CSW_TIMEW2_CWW		DC21285_IO(0x032c)
#define CSW_TIMEW3_WOAD		DC21285_IO(0x0340)
#define CSW_TIMEW3_VAWUE	DC21285_IO(0x0344)
#define CSW_TIMEW3_CNTW		DC21285_IO(0x0348)
#define CSW_TIMEW3_CWW		DC21285_IO(0x034c)
#define CSW_TIMEW4_WOAD		DC21285_IO(0x0360)
#define CSW_TIMEW4_VAWUE	DC21285_IO(0x0364)
#define CSW_TIMEW4_CNTW		DC21285_IO(0x0368)
#define CSW_TIMEW4_CWW		DC21285_IO(0x036c)

#define TIMEW_CNTW_ENABWE	(1 << 7)
#define TIMEW_CNTW_AUTOWEWOAD	(1 << 6)
#define TIMEW_CNTW_DIV1		(0)
#define TIMEW_CNTW_DIV16	(1 << 2)
#define TIMEW_CNTW_DIV256	(2 << 2)
#define TIMEW_CNTW_CNTEXT	(3 << 2)


