There are 4 cores 
L2 cache associativity is 8 
stringsearch_small ,sha ,
FFT ,BARNES ,
stringsearch_small ,LU ,
FFT ,sha ,
Deadline set to: 84000
Core 0: 80769 [899 79870 ] 
Core 1: 39489 [2670 36819 ] 
Core 2: 24579 [899 23680 ] 
Core 3: 82540 [2670 79870 ] 

Core 0: 
PF=1: E=90292,T=81429 [ 52:32768B_1W_64B_16384B_1W_64B  49:16384B_1W_64B_8192B_1W_64B ] 
PF=2: E=90318,T=81289 [ 52:8192B_1W_64B_16384B_1W_64B  49:16384B_1W_64B_8192B_1W_64B ] 
PF=3: E=90301,T=82798 [ 57:32768B_2W_64B_8192B_1W_64B  50:32768B_4W_64B_8192B_1W_64B ] 
PF=4: E=90245,T=82560 [ 57:16384B_2W_64B_8192B_1W_64B  50:32768B_4W_64B_8192B_1W_64B ] 
PF=5: E=90189,T=82330 [ 57:16384B_2W_64B_8192B_1W_64B  50:16384B_2W_32B_32768B_4W_32B ] 
PF=6: E=90150,T=82120 [ 65:32768B_2W_32B_16384B_1W_32B  50:16384B_2W_32B_32768B_4W_32B ] 
PF=7: E=90129,T=81919 [ 57:32768B_2W_64B_8192B_1W_64B  50:16384B_2W_32B_32768B_4W_32B ] 

Core 1: 
PF=1: E=37222,T=31619 [ 55:8192B_1W_32B_16384B_1W_32B  65:32768B_2W_64B_8192B_1W_64B ] 
PF=2: E=39222,T=32749 [ 69:16384B_2W_64B_8192B_1W_64B  65:8192B_1W_32B_8192B_1W_32B ] 
PF=3: E=41210,T=33860 [ 69:16384B_2W_64B_8192B_1W_64B  65:32768B_4W_64B_8192B_1W_64B ] 
PF=4: E=42719,T=34689 [ 70:32768B_2W_64B_8192B_1W_64B  65:32768B_1W_64B_8192B_1W_64B ] 
PF=5: E=42524,T=30519 [ 53:32768B_2W_32B_16384B_1W_32B  52:8192B_1W_32B_16384B_2W_32B ] 
PF=6: E=40576,T=28888 [ 48:32768B_1W_64B_16384B_1W_64B  52:32768B_1W_64B_16384B_1W_64B ] 
PF=7: E=38649,T=27309 [ 48:32768B_1W_64B_16384B_1W_64B  52:32768B_2W_64B_16384B_2W_64B ] 

Core 2: 
PF=1: E=31800,T=23958 [ 52:32768B_1W_64B_16384B_1W_64B  52:32768B_1W_64B_16384B_1W_64B ] 
PF=2: E=33126,T=26478 [ 52:8192B_1W_64B_16384B_1W_64B  53:32768B_2W_64B_16384B_1W_64B ] 
PF=3: E=32665,T=26088 [ 57:32768B_2W_64B_8192B_1W_64B  48:16384B_1W_32B_16384B_1W_32B ] 
PF=4: E=32344,T=20210 [ 57:16384B_2W_64B_8192B_1W_64B  29:32768B_4W_64B_16384B_2W_64B ] 
PF=5: E=32308,T=25290 [ 57:16384B_2W_64B_8192B_1W_64B  48:32768B_1W_64B_16384B_1W_64B ] 
PF=6: E=32075,T=24540 [ 65:32768B_2W_32B_16384B_1W_32B  65:32768B_4W_32B_8192B_1W_32B ] 
PF=7: E=32518,T=19479 [ 57:32768B_2W_64B_8192B_1W_64B  34:16384B_1W_32B_32768B_1W_32B ] 

Core 3: 
PF=1: E=92744,T=83590 [ 55:8192B_1W_32B_16384B_1W_32B  49:16384B_1W_64B_8192B_1W_64B ] 
PF=2: E=92740,T=83410 [ 69:16384B_2W_64B_8192B_1W_64B  49:16384B_1W_64B_8192B_1W_64B ] 
PF=3: E=92796,T=83279 [ 69:16384B_2W_64B_8192B_1W_64B  49:16384B_1W_64B_8192B_1W_64B ] 
PF=4: E=92831,T=83258 [ 70:32768B_2W_64B_8192B_1W_64B  49:32768B_2W_32B_32768B_4W_32B ] 
PF=5: E=92664,T=83870 [ 12:32768B_1W_64B_32768B_2W_64B  50:16384B_2W_32B_32768B_4W_32B ] 
PF=6: E=92636,T=83680 [ 12:32768B_1W_32B_32768B_4W_32B  50:16384B_2W_32B_32768B_4W_32B ] 
PF=7: E=92609,T=83428 [ 12:16384B_2W_32B_32768B_1W_32B  50:16384B_2W_32B_32768B_4W_32B ] 

Minimum energy for L1 DCR + L2 CP is 251955, time is 83590 (using partition scheme 34): 
 Core 0 use PF = 5:  57:32768B_4W_32B_32768B_2W_32B  50:8192B_1W_32B_16384B_1W_32B  
 Core 1 use PF = 1:  55:32768B_4W_32B_32768B_4W_32B  65:16384B_2W_32B_32768B_2W_32B  
 Core 2 use PF = 1:  52:32768B_1W_32B_32768B_4W_32B  52:32768B_1W_32B_32768B_4W_32B  
 Core 3 use PF = 1:  55:32768B_4W_32B_32768B_4W_32B  49:8192B_1W_32B_32768B_1W_32B  
 
Minimum energy for L1 DCR + Uniform L2 CP is 255406, time is 83410: 
 Core 0 use PF = 2:  52:32768B_1W_32B_32768B_4W_32B  49:8192B_1W_32B_32768B_1W_32B  
 Core 1 use PF = 2:  69:32768B_2W_32B_32768B_4W_32B  65:16384B_2W_32B_32768B_2W_32B  
 Core 2 use PF = 2:  52:32768B_1W_32B_32768B_4W_32B  53:32768B_1W_32B_32768B_2W_32B  
 Core 3 use PF = 2:  69:32768B_2W_32B_32768B_4W_32B  49:8192B_1W_32B_32768B_1W_32B  
 
Minimum energy for L2 CP only is 323305, time is 82860 (using partition scheme 26): 
 Core 0 use PF = 1, with base L1 1 
 Core 1 use PF = 4, with base L1 1 
 Core 2 use PF = 2, with base L1 1 
 Core 3 use PF = 1, with base L1 1 
 
The Energy Improvement is 0.220689 
Method, Energy, Time, deadline=84000
CP, 323305, 82860
DCR(Base), 255406, 83410
DCR+CP, 251955, 83590


