<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bin2grey_four_2_input_xor_gate_0_0_synth_1" LaunchDir="/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/bin2grey_four_2_input_xor_gate_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

