// Seed: 1062908643
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  assign id_2 = 1;
  always wait (id_1) @(posedge -1) #1 if (-1 ? 1 : id_2) @(id_1, posedge id_2) #1 id_2 = 1;
  assign id_3 = id_2;
  wand id_4;
  wor  id_5;
  wire id_6;
  assign id_3 = 1'b0 << id_2 || id_4;
  tri1 id_7;
  assign id_2 = id_5 - -1;
  assign id_5.id_7 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    output wor id_4,
    inout tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  initial $display(-1, -1);
  wire id_8;
endmodule
