0.7
2020.2
May  7 2023
15:24:31
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v,1695940097,verilog,,,,ALU_testbench,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sim_1/new/ripple_adder_testbench.v,1695853231,verilog,,,,ripple_adder_testbench,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/ALU.v,1695964914,verilog,,C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/full_adder.v,,ALU,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/full_adder.v,1695961790,verilog,,C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/half_adder.v,1695242974,verilog,,C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v,,half_adder,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/ripple_adder.v,1695851822,verilog,,C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/subtractor.v,,ripple_adder,,,,,,,,
C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sources_1/new/subtractor.v,1695960060,verilog,,C:/Users/derek/Documents/CSWork/ec311/lab_1/lab_1.srcs/sim_1/new/ALU_testbench.v,,subtractor,,,,,,,,
