Analysis & Synthesis report for CPU-System
Thu Mar 30 19:57:54 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:ram_connection|altsyncram:ram_contents_rtl_0|altsyncram_v8i1:auto_generated
 17. Parameter Settings for User Entity Instance: gen_regs:mdr
 18. Parameter Settings for User Entity Instance: mar_reg:mar|gen_regs:mar_internal
 19. Parameter Settings for User Entity Instance: gen_regs:y
 20. Parameter Settings for User Entity Instance: gen_regs:hi
 21. Parameter Settings for User Entity Instance: gen_regs:lo
 22. Parameter Settings for User Entity Instance: gen_regs:zlo
 23. Parameter Settings for User Entity Instance: gen_regs:zhi
 24. Parameter Settings for User Entity Instance: gen_regs:ir
 25. Parameter Settings for User Entity Instance: gen_regs:r0
 26. Parameter Settings for User Entity Instance: gen_regs:r1
 27. Parameter Settings for User Entity Instance: gen_regs:r2
 28. Parameter Settings for User Entity Instance: gen_regs:r3
 29. Parameter Settings for User Entity Instance: gen_regs:r4
 30. Parameter Settings for User Entity Instance: gen_regs:r5
 31. Parameter Settings for User Entity Instance: gen_regs:r6
 32. Parameter Settings for User Entity Instance: gen_regs:r7
 33. Parameter Settings for User Entity Instance: gen_regs:r8
 34. Parameter Settings for User Entity Instance: gen_regs:r9
 35. Parameter Settings for User Entity Instance: gen_regs:r10
 36. Parameter Settings for User Entity Instance: gen_regs:r11
 37. Parameter Settings for User Entity Instance: gen_regs:r12
 38. Parameter Settings for User Entity Instance: gen_regs:r13
 39. Parameter Settings for User Entity Instance: gen_regs:r14
 40. Parameter Settings for User Entity Instance: gen_regs:r15
 41. Parameter Settings for User Entity Instance: gen_regs:inport
 42. Parameter Settings for User Entity Instance: gen_regs:outport
 43. Parameter Settings for User Entity Instance: control_unit:controlUnit
 44. Parameter Settings for Inferred Entity Instance: ram:ram_connection|altsyncram:ram_contents_rtl_0
 45. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3
 46. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5
 47. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7
 48. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9
 49. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11
 50. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13
 51. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15
 52. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17
 53. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19
 54. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21
 55. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23
 56. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25
 57. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27
 58. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29
 59. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31
 60. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33
 61. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35
 62. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37
 63. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39
 64. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41
 65. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43
 66. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45
 67. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47
 68. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49
 69. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51
 70. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53
 71. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55
 72. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57
 73. Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "bus_mux:BusMux"
 76. Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub|RCA32:sum"
 77. Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub"
 78. Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add|RCA32:sum"
 79. Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add"
 80. Port Connectivity Checks: "alu:alu_module|ar_shift_right:a_s_right"
 81. Port Connectivity Checks: "alu:alu_module|logical_not:l_not"
 82. Port Connectivity Checks: "alu:alu_module|logical_negate:l_neg"
 83. Port Connectivity Checks: "control_unit:controlUnit"
 84. Port Connectivity Checks: "gen_regs:r0"
 85. Port Connectivity Checks: "select_encoder:s_e"
 86. Port Connectivity Checks: "mar_reg:mar|gen_regs:mar_internal"
 87. Port Connectivity Checks: "encoder_32_5:output_mux"
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 30 19:57:54 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU-System                                      ;
; Top-level Entity Name              ; cpu                                             ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 7,059                                           ;
;     Total combinational functions  ; 6,482                                           ;
;     Dedicated logic registers      ; 797                                             ;
; Total registers                    ; 797                                             ;
; Total pins                         ; 104                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; cpu                ; CPU-System         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; cpu.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v                                ;         ;
; control_unit.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v                       ;         ;
; select_encoder.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v                     ;         ;
; conff.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v                              ;         ;
; rotate.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v                             ;         ;
; mux_2_1.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v                            ;         ;
; logical_ops.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v                        ;         ;
; gen_regs.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v                           ;         ;
; encoder_32_5.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v                       ;         ;
; bus_mux.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v                            ;         ;
; arithmetic_mult.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v                    ;         ;
; arithmetic_div.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v                     ;         ;
; alu.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v                                ;         ;
; add_sub.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v                            ;         ;
; ram.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v                                ;         ;
; memory_file.mif                      ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/ian/Documents/CPU-Design/CPU-System/memory_file.mif                      ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal130.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                  ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_v8i1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ian/Documents/CPU-Design/CPU-System/db/altsyncram_v8i1.tdf               ;         ;
; db/cpu-system.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ian/Documents/CPU-Design/CPU-System/db/cpu-system.ram0_ram_1d0cf.hdl.mif ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                 ;         ;
; addcore.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                     ;         ;
; look_add.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                    ;         ;
; bypassff.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc         ;         ;
; db/add_sub_gui.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf                   ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 7,059                  ;
;                                             ;                        ;
; Total combinational functions               ; 6482                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 3732                   ;
;     -- 3 input functions                    ; 2295                   ;
;     -- <=2 input functions                  ; 455                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 4686                   ;
;     -- arithmetic mode                      ; 1796                   ;
;                                             ;                        ;
; Total registers                             ; 797                    ;
;     -- Dedicated logic registers            ; 797                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 104                    ;
; Total memory bits                           ; 16384                  ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
; Maximum fan-out node                        ; bus_mux:BusMux|Mux23~8 ;
; Maximum fan-out                             ; 1514                   ;
; Total fan-out                               ; 25655                  ;
; Average fan-out                             ; 3.41                   ;
+---------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
; |cpu                                      ; 6482 (2)          ; 797 (0)      ; 16384       ; 0            ; 0       ; 0         ; 104  ; 0            ; |cpu                                                                                         ; work         ;
;    |alu:alu_module|                       ; 5473 (493)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module                                                                          ; work         ;
;       |arithmetic_add:a_add|              ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add                                                     ; work         ;
;          |RCA32:sum|                      ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum                                           ; work         ;
;             |RCA16:RCA16_1|               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1                             ; work         ;
;                |RCA4:RCA4_1|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_1|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1         ; work         ;
;                      |HA:HA_1|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1|HA:HA_1 ; work         ;
;                   |FA:FA_2|               ; 3 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                |RCA4:RCA4_3|              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                   |FA:FA_4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                |RCA4:RCA4_4|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                   |FA:FA_4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4         ; work         ;
;             |RCA16:RCA16_2|               ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2                             ; work         ;
;                |RCA4:RCA4_1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                   |FA:FA_4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                |RCA4:RCA4_2|              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                   |FA:FA_4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                |RCA4:RCA4_3|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                   |FA:FA_4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                |RCA4:RCA4_4|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                   |FA:FA_2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                   |FA:FA_4|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;       |arithmetic_div:a_div|              ; 2238 (353)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div                                                     ; work         ;
;          |lpm_add_sub:Add11|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add13|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add15|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add17|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add19|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add21|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add23|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add25|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add27|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add29|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add31|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add33|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add35|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add37|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add39|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add3|               ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3                                    ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add41|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add43|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add45|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add47|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add49|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add51|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add53|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add55|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add57|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add59|              ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59                                   ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59|add_sub_gui:auto_generated        ; work         ;
;          |lpm_add_sub:Add5|               ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5                                    ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add7|               ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7                                    ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7|add_sub_gui:auto_generated         ; work         ;
;          |lpm_add_sub:Add9|               ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9                                    ; work         ;
;             |add_sub_gui:auto_generated|  ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9|add_sub_gui:auto_generated         ; work         ;
;       |arithmetic_mult:a_mult|            ; 2188 (2188)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_mult:a_mult                                                   ; work         ;
;       |arithmetic_sub:a_sub|              ; 91 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub                                                     ; work         ;
;          |RCA32:sum|                      ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum                                           ; work         ;
;             |RCA16:RCA16_1|               ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1                             ; work         ;
;                |RCA4:RCA4_1|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;             |RCA16:RCA16_2|               ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2                             ; work         ;
;                |RCA4:RCA4_1|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_1|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_2|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_2|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_3|              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_2|HA:HA_2 ; work         ;
;                   |FA:FA_3|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_3|FA:FA_4|HA:HA_2 ; work         ;
;                |RCA4:RCA4_4|              ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4                 ; work         ;
;                   |FA:FA_1|               ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_1|HA:HA_2 ; work         ;
;                   |FA:FA_2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_2         ; work         ;
;                   |FA:FA_3|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3         ; work         ;
;                      |HA:HA_2|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_3|HA:HA_2 ; work         ;
;                   |FA:FA_4|               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4         ; work         ;
;                      |HA:HA_2|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|arithmetic_sub:a_sub|RCA32:sum|RCA16:RCA16_2|RCA4:RCA4_4|FA:FA_4|HA:HA_2 ; work         ;
;       |logical_and:l_and|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|logical_and:l_and                                                        ; work         ;
;       |logical_or:l_or|                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|logical_or:l_or                                                          ; work         ;
;       |rotate_left:rot_left|              ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|rotate_left:rot_left                                                     ; work         ;
;       |rotate_right:rot_right|            ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|rotate_right:rot_right                                                   ; work         ;
;       |shift_left:s_left|                 ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|alu:alu_module|shift_left:s_left                                                        ; work         ;
;    |bus_mux:BusMux|                       ; 475 (475)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|bus_mux:BusMux                                                                          ; work         ;
;    |conff:control|                        ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|conff:control                                                                           ; work         ;
;    |control_unit:controlUnit|             ; 261 (261)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|control_unit:controlUnit                                                                ; work         ;
;    |encoder_32_5:output_mux|              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|encoder_32_5:output_mux                                                                 ; work         ;
;    |gen_regs:ir|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:ir                                                                             ; work         ;
;    |gen_regs:lo|                          ; 6 (6)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:lo                                                                             ; work         ;
;    |gen_regs:mdr|                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:mdr                                                                            ; work         ;
;    |gen_regs:r0|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r0                                                                             ; work         ;
;    |gen_regs:r10|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r10                                                                            ; work         ;
;    |gen_regs:r11|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r11                                                                            ; work         ;
;    |gen_regs:r12|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r12                                                                            ; work         ;
;    |gen_regs:r13|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r13                                                                            ; work         ;
;    |gen_regs:r14|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r14                                                                            ; work         ;
;    |gen_regs:r15|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r15                                                                            ; work         ;
;    |gen_regs:r1|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r1                                                                             ; work         ;
;    |gen_regs:r2|                          ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r2                                                                             ; work         ;
;    |gen_regs:r3|                          ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r3                                                                             ; work         ;
;    |gen_regs:r4|                          ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r4                                                                             ; work         ;
;    |gen_regs:r5|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r5                                                                             ; work         ;
;    |gen_regs:r6|                          ; 30 (30)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r6                                                                             ; work         ;
;    |gen_regs:r7|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r7                                                                             ; work         ;
;    |gen_regs:r8|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r8                                                                             ; work         ;
;    |gen_regs:r9|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:r9                                                                             ; work         ;
;    |gen_regs:y|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:y                                                                              ; work         ;
;    |gen_regs:zhi|                         ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:zhi                                                                            ; work         ;
;    |gen_regs:zlo|                         ; 8 (8)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|gen_regs:zlo                                                                            ; work         ;
;    |mar_reg:mar|                          ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|mar_reg:mar                                                                             ; work         ;
;       |gen_regs:mar_internal|             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|mar_reg:mar|gen_regs:mar_internal                                                       ; work         ;
;    |pc_reg:pc|                            ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|pc_reg:pc                                                                               ; work         ;
;    |ram:ram_connection|                   ; 47 (47)           ; 83 (83)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|ram:ram_connection                                                                      ; work         ;
;       |altsyncram:ram_contents_rtl_0|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|ram:ram_connection|altsyncram:ram_contents_rtl_0                                        ; work         ;
;          |altsyncram_v8i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|ram:ram_connection|altsyncram:ram_contents_rtl_0|altsyncram_v8i1:auto_generated         ; work         ;
;    |select_encoder:s_e|                   ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|select_encoder:s_e                                                                      ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                  ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+
; ram:ram_connection|altsyncram:ram_contents_rtl_0|altsyncram_v8i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/CPU-System.ram0_ram_1d0cf.hdl.mif ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; control_unit:controlUnit|ba_out                     ; control_unit:controlUnit|WideOr64   ; yes                    ;
; control_unit:controlUnit|r_out                      ; control_unit:controlUnit|WideOr73   ; yes                    ;
; select_encoder:s_e|decode[0]                        ; select_encoder:s_e|decode[3]        ; yes                    ;
; select_encoder:s_e|decode[3]                        ; select_encoder:s_e|decode[3]        ; yes                    ;
; select_encoder:s_e|decode[1]                        ; select_encoder:s_e|decode[3]        ; yes                    ;
; select_encoder:s_e|decode[2]                        ; select_encoder:s_e|decode[3]        ; yes                    ;
; control_unit:controlUnit|c_out                      ; control_unit:controlUnit|WideOr67   ; yes                    ;
; control_unit:controlUnit|mdr_out                    ; control_unit:controlUnit|WideOr34   ; yes                    ;
; control_unit:controlUnit|zlo_out                    ; control_unit:controlUnit|WideOr31   ; yes                    ;
; control_unit:controlUnit|pc_out                     ; control_unit:controlUnit|WideOr29   ; yes                    ;
; control_unit:controlUnit|ir_enable                  ; control_unit:controlUnit|WideOr50   ; yes                    ;
; control_unit:controlUnit|r_in                       ; control_unit:controlUnit|WideOr76   ; yes                    ;
; control_unit:controlUnit|state.r_s_1038             ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.T0_1418              ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.T1_1408              ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.T2_1398              ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.load_T0_1388         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.loadi_T0_1358        ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.store_T0_1328        ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.load_T1_1378         ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.loadi_T1_1348        ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.load_T2_1368         ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.loadi_T2_1338        ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.store_T1_1318        ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.store_T2_1308        ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.store_T3_1298        ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.alu2_T0_1288         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.alu2_T1_1278         ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.alu3_T0_1268         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.alu3_T1_1258         ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.alu3_T2_1248         ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.imm_T0_1238          ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.imm_T1_1228          ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.imm_T2_1218          ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.md_T0_1208           ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.md_T1_1198           ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.md_T2_1188           ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.branch_T0_1168       ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.branch_T1_1158       ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.branch_T2_1148       ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.branch_T3_1138       ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.jump_T0_1128         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.jal_T0_1118          ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.jal_T1_1108          ; control_unit:controlUnit|Selector49 ; yes                    ;
; control_unit:controlUnit|state.in_T0_1098           ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.out_T0_1088          ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.mfhi_T0_1078         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.mflo_T0_1068         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.nop_T0_1048          ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|state.halt_T0_1058         ; control_unit:controlUnit|Selector52 ; yes                    ;
; control_unit:controlUnit|grb                        ; control_unit:controlUnit|WideOr60   ; yes                    ;
; control_unit:controlUnit|grc                        ; control_unit:controlUnit|WideOr62   ; yes                    ;
; control_unit:controlUnit|gra                        ; control_unit:controlUnit|WideOr57   ; yes                    ;
; control_unit:controlUnit|reg_enable[15]             ; control_unit:controlUnit|WideOr25   ; yes                    ;
; control_unit:controlUnit|lo_enable                  ; control_unit:controlUnit|WideOr71   ; yes                    ;
; control_unit:controlUnit|mdr_read                   ; control_unit:controlUnit|WideOr78   ; yes                    ;
; control_unit:controlUnit|mdr_enable                 ; control_unit:controlUnit|WideOr48   ; yes                    ;
; control_unit:controlUnit|zlo_enable                 ; control_unit:controlUnit|WideOr43   ; yes                    ;
; control_unit:controlUnit|inc_pc                     ; control_unit:controlUnit|WideOr54   ; yes                    ;
; control_unit:controlUnit|pc_enable                  ; control_unit:controlUnit|WideOr46   ; yes                    ;
; control_unit:controlUnit|zhi_enable                 ; control_unit:controlUnit|WideOr39   ; yes                    ;
; control_unit:controlUnit|ram_enable                 ; control_unit:controlUnit|WideOr55   ; yes                    ;
; control_unit:controlUnit|y_enable                   ; control_unit:controlUnit|WideOr52   ; yes                    ;
; control_unit:controlUnit|mar_enable                 ; control_unit:controlUnit|WideOr37   ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; gen_regs:hi|q[14,30]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[14,22]               ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[22]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[22]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[18]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[26]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[3]                       ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[3,26]                ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[18]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[18,26]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[10]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[16]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[24]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[20]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[12]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[24]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[28]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[5]                       ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[5,28]                ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[16]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[8,12]                    ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[8]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[16]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[8]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[20]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[20]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[24]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[12]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[28]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[1]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[31]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[23]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[17]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[11]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[19]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[25]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[21]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[0]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[23]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[27]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[25]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[13]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[27]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[29]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[29,31]               ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[15,31]              ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[0,2]                     ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[7]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[9]                       ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[17]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[11]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[0]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[13]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[2]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[15,17]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[19]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[19]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[9]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[21]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[9]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[23,25]                   ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[21]                 ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[27]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[13]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[29]                      ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[4]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[15]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:outport|q[3,6,14,30]          ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:inport|q[30]                  ; Merged with gen_regs:outport|q[5]      ;
; gen_regs:hi|q[6]                       ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:inport|q[6]                   ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:hi|q[10]                      ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:inport|q[10]                  ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:hi|q[1]                       ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:inport|q[1]                   ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:hi|q[4,7]                     ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:inport|q[2,7,11]              ; Merged with gen_regs:inport|q[4]       ;
; gen_regs:outport|q[5]                  ; Stuck at GND due to stuck port data_in ;
; gen_regs:inport|q[4]                   ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 96 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 797   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 722   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; gen_regs:r4|q[0]                                 ; 1       ;
; gen_regs:r3|q[0]                                 ; 1       ;
; gen_regs:r6|q[0]                                 ; 1       ;
; gen_regs:r2|q[1]                                 ; 1       ;
; gen_regs:r3|q[1]                                 ; 1       ;
; gen_regs:r4|q[1]                                 ; 1       ;
; gen_regs:lo|q[2]                                 ; 1       ;
; gen_regs:r2|q[2]                                 ; 1       ;
; gen_regs:r4|q[2]                                 ; 1       ;
; gen_regs:lo|q[3]                                 ; 1       ;
; gen_regs:r6|q[3]                                 ; 1       ;
; gen_regs:lo|q[4]                                 ; 1       ;
; gen_regs:r6|q[4]                                 ; 1       ;
; gen_regs:lo|q[5]                                 ; 1       ;
; gen_regs:r2|q[5]                                 ; 1       ;
; gen_regs:r3|q[5]                                 ; 1       ;
; gen_regs:r4|q[5]                                 ; 1       ;
; gen_regs:r6|q[5]                                 ; 1       ;
; gen_regs:r3|q[6]                                 ; 1       ;
; gen_regs:r4|q[6]                                 ; 1       ;
; gen_regs:r6|q[6]                                 ; 1       ;
; gen_regs:lo|q[7]                                 ; 1       ;
; gen_regs:r6|q[7]                                 ; 1       ;
; gen_regs:lo|q[8]                                 ; 1       ;
; gen_regs:r6|q[8]                                 ; 1       ;
; gen_regs:r6|q[9]                                 ; 1       ;
; gen_regs:r3|q[10]                                ; 1       ;
; gen_regs:r6|q[10]                                ; 1       ;
; gen_regs:r6|q[11]                                ; 1       ;
; gen_regs:r6|q[12]                                ; 1       ;
; gen_regs:r6|q[13]                                ; 1       ;
; gen_regs:r6|q[14]                                ; 1       ;
; gen_regs:r6|q[15]                                ; 1       ;
; gen_regs:r6|q[16]                                ; 1       ;
; gen_regs:r6|q[17]                                ; 1       ;
; gen_regs:r6|q[18]                                ; 1       ;
; gen_regs:r6|q[19]                                ; 1       ;
; gen_regs:r6|q[20]                                ; 1       ;
; gen_regs:r6|q[21]                                ; 1       ;
; gen_regs:r6|q[22]                                ; 1       ;
; gen_regs:r6|q[23]                                ; 1       ;
; gen_regs:r6|q[24]                                ; 1       ;
; gen_regs:r6|q[25]                                ; 1       ;
; gen_regs:r6|q[26]                                ; 1       ;
; gen_regs:r6|q[27]                                ; 1       ;
; gen_regs:r6|q[28]                                ; 1       ;
; gen_regs:r6|q[29]                                ; 1       ;
; gen_regs:r6|q[30]                                ; 1       ;
; gen_regs:r6|q[31]                                ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[19] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[20] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[22] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[23] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[24] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[26] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[28] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[29] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[30] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[32] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[34] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[36] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[38] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[40] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[42] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[44] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[46] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[48] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[50] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[52] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[54] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[56] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[57] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[58] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[59] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[60] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[62] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[64] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[66] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[67] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[68] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[70] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[72] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[73] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[74] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[76] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[77] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[78] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[79] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[80] ; 1       ;
; ram:ram_connection|ram_contents_rtl_0_bypass[82] ; 1       ;
; Total number of inverted registers = 90          ;         ;
+--------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                               ;
+--------------------------------------------------+---------------------------------------+
; Register Name                                    ; RAM Name                              ;
+--------------------------------------------------+---------------------------------------+
; ram:ram_connection|ram_contents_rtl_0_bypass[0]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[1]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[2]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[3]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[4]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[5]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[6]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[7]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[8]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[9]  ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[10] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[11] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[12] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[13] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[14] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[15] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[16] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[17] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[18] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[19] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[20] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[21] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[22] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[23] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[24] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[25] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[26] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[27] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[28] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[29] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[30] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[31] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[32] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[33] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[34] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[35] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[36] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[37] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[38] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[39] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[40] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[41] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[42] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[43] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[44] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[45] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[46] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[47] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[48] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[49] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[50] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[51] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[52] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[53] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[54] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[55] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[56] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[57] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[58] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[59] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[60] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[61] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[62] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[63] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[64] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[65] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[66] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[67] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[68] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[69] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[70] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[71] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[72] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[73] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[74] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[75] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[76] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[77] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[78] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[79] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[80] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[81] ; ram:ram_connection|ram_contents_rtl_0 ;
; ram:ram_connection|ram_contents_rtl_0_bypass[82] ; ram:ram_connection|ram_contents_rtl_0 ;
+--------------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+-----------------------------------+---------------------------------------+------+
; Register Name                     ; Megafunction                          ; Type ;
+-----------------------------------+---------------------------------------+------+
; ram:ram_connection|addr_reg[0..8] ; ram:ram_connection|ram_contents_rtl_0 ; RAM  ;
+-----------------------------------+---------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cpu|pc_reg:pc|pc_out[0]                              ;
; 33:1               ; 31 bits   ; 682 LEs       ; 62 LEs               ; 620 LEs                ; Yes        ; |cpu|gen_regs:zhi|q[9]                                ;
; 35:1               ; 30 bits   ; 690 LEs       ; 300 LEs              ; 390 LEs                ; Yes        ; |cpu|gen_regs:zlo|q[31]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux1       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|shift_left:s_left|ShiftLeft0      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|select_encoder:s_e|decode[3]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |cpu|alu:alu_module|rotate_right:rot_right|ShiftLeft0 ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux21      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|ShiftRight0                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|rotate_left:rot_left|ShiftRight0  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|shift_left:s_left|ShiftLeft0      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|rotate_right:rot_right|ShiftLeft0 ;
; 32:1               ; 16 bits   ; 336 LEs       ; 224 LEs              ; 112 LEs                ; No         ; |cpu|bus_mux:BusMux|Mux23                             ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux48      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux129     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux169     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux246     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|alu:alu_module|rotate_right:rot_right|ShiftLeft0 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux510     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux432     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux379     ;
; 6:1                ; 30 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux298     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux86      ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux142     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux217     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux273     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux473     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux407     ;
; 8:1                ; 30 bits   ; 150 LEs       ; 90 LEs               ; 60 LEs                 ; No         ; |cpu|alu:alu_module|arithmetic_mult:a_mult|Mux353     ;
; 25:1               ; 15 bits   ; 240 LEs       ; 210 LEs              ; 30 LEs                 ; No         ; |cpu|bus_mux:BusMux|Mux13                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_connection|altsyncram:ram_contents_rtl_0|altsyncram_v8i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:mdr ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mar_reg:mar|gen_regs:mar_internal ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; qInitial       ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:y ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; qInitial       ; 0     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:hi ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 1234  ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:lo ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 444   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:zlo ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:zhi ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:ir ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 1123  ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 103   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r6 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; -7    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r7 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r8 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; qInitial       ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r10 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r11 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r12 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r13 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r14 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:r15 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:inport ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 3286  ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_regs:outport ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; qInitial       ; 0     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:controlUnit ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; r_s            ; 11111111 ; Unsigned Binary                           ;
; T0             ; 00000000 ; Unsigned Binary                           ;
; T1             ; 00000001 ; Unsigned Binary                           ;
; T2             ; 00000010 ; Unsigned Binary                           ;
; T3             ; 00000011 ; Unsigned Binary                           ;
; load_T0        ; 00000100 ; Unsigned Binary                           ;
; load_T1        ; 00000101 ; Unsigned Binary                           ;
; load_T2        ; 00000110 ; Unsigned Binary                           ;
; load_T3        ; 00000110 ; Unsigned Binary                           ;
; load_T4        ; 00000110 ; Unsigned Binary                           ;
; loadi_T0       ; 00000111 ; Unsigned Binary                           ;
; loadi_T1       ; 00001000 ; Unsigned Binary                           ;
; loadi_T2       ; 00001001 ; Unsigned Binary                           ;
; store_T0       ; 00001010 ; Unsigned Binary                           ;
; store_T1       ; 00001011 ; Unsigned Binary                           ;
; store_T2       ; 00001100 ; Unsigned Binary                           ;
; store_T3       ; 00001101 ; Unsigned Binary                           ;
; alu2_T0        ; 00001110 ; Unsigned Binary                           ;
; alu2_T1        ; 00001111 ; Unsigned Binary                           ;
; alu3_T0        ; 00010000 ; Unsigned Binary                           ;
; alu3_T1        ; 00010001 ; Unsigned Binary                           ;
; alu3_T2        ; 00010010 ; Unsigned Binary                           ;
; imm_T0         ; 00010011 ; Unsigned Binary                           ;
; imm_T1         ; 00010100 ; Unsigned Binary                           ;
; imm_T2         ; 00010101 ; Unsigned Binary                           ;
; md_T0          ; 00010110 ; Unsigned Binary                           ;
; md_T1          ; 00010111 ; Unsigned Binary                           ;
; md_T2          ; 00011000 ; Unsigned Binary                           ;
; md_T3          ; 00011001 ; Unsigned Binary                           ;
; branch_T0      ; 00011011 ; Unsigned Binary                           ;
; branch_T1      ; 00011100 ; Unsigned Binary                           ;
; branch_T2      ; 00011101 ; Unsigned Binary                           ;
; branch_T3      ; 00011110 ; Unsigned Binary                           ;
; jump_T0        ; 00011111 ; Unsigned Binary                           ;
; jal_T0         ; 00100000 ; Unsigned Binary                           ;
; jal_T1         ; 00100001 ; Unsigned Binary                           ;
; in_T0          ; 00100010 ; Unsigned Binary                           ;
; out_T0         ; 00100011 ; Unsigned Binary                           ;
; mfhi_T0        ; 00100100 ; Unsigned Binary                           ;
; mflo_T0        ; 00100101 ; Unsigned Binary                           ;
; halt_T0        ; 00100110 ; Unsigned Binary                           ;
; nop_T0         ; 00100111 ; Unsigned Binary                           ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_connection|altsyncram:ram_contents_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------+
; Parameter Name                     ; Value                                ; Type                  ;
+------------------------------------+--------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped               ;
; WIDTH_A                            ; 32                                   ; Untyped               ;
; WIDTHAD_A                          ; 9                                    ; Untyped               ;
; NUMWORDS_A                         ; 512                                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped               ;
; WIDTH_B                            ; 32                                   ; Untyped               ;
; WIDTHAD_B                          ; 9                                    ; Untyped               ;
; NUMWORDS_B                         ; 512                                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped               ;
; BYTE_SIZE                          ; 8                                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped               ;
; INIT_FILE                          ; db/CPU-System.ram0_ram_1d0cf.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone III                          ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_v8i1                      ; Untyped               ;
+------------------------------------+--------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add5 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add7 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add9 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add11 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add13 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add15 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add17 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add19 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add21 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add23 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add25 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add27 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add29 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add31 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add33 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add35 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add37 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add39 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add41 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add43 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add45 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add47 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add49 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add51 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add53 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add55 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add57 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add59 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; ram:ram_connection|altsyncram:ram_contents_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 512                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 32                                               ;
;     -- NUMWORDS_B                         ; 512                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "bus_mux:BusMux"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; r0[31..1] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub|RCA32:sum" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_sub:a_sub"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add|RCA32:sum" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|arithmetic_add:a_add"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|ar_shift_right:a_s_right"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|logical_not:l_not"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_module|logical_negate:l_neg"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:controlUnit"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; y_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; run   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gen_regs:r0"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "select_encoder:s_e"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; decode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mar_reg:mar|gen_regs:mar_internal"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "encoder_32_5:output_mux" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; in[31..24] ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 30 19:57:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 2 entities, in source file select_encoder.v
    Info (12023): Found entity 1: select_encoder
    Info (12023): Found entity 2: encoder_4_16
Info (12021): Found 2 design units, including 2 entities, in source file conff.v
    Info (12023): Found entity 1: conff
    Info (12023): Found entity 2: decoder_4_16
Info (12021): Found 5 design units, including 5 entities, in source file rotate.v
    Info (12023): Found entity 1: shift_left
    Info (12023): Found entity 2: shift_right
    Info (12023): Found entity 3: ar_shift_right
    Info (12023): Found entity 4: rotate_left
    Info (12023): Found entity 5: rotate_right
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.v
    Info (12023): Found entity 1: mux_2_1
Info (12021): Found 4 design units, including 4 entities, in source file logical_ops.v
    Info (12023): Found entity 1: logical_or
    Info (12023): Found entity 2: logical_and
    Info (12023): Found entity 3: logical_not
    Info (12023): Found entity 4: logical_negate
Info (12021): Found 3 design units, including 3 entities, in source file gen_regs.v
    Info (12023): Found entity 1: gen_regs
    Info (12023): Found entity 2: pc_reg
    Info (12023): Found entity 3: mar_reg
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_5.v
    Info (12023): Found entity 1: encoder_32_5
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: bus_mux
Info (12021): Found 2 design units, including 2 entities, in source file arithmetic_mult.v
    Info (12023): Found entity 1: bitpair_mult
    Info (12023): Found entity 2: arithmetic_mult
Info (12021): Found 1 design units, including 1 entities, in source file arithmetic_div.v
    Info (12023): Found entity 1: arithmetic_div
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 8 design units, including 8 entities, in source file add_sub.v
    Info (12023): Found entity 1: arithmetic_sub
    Info (12023): Found entity 2: arithmetic_add
    Info (12023): Found entity 3: HA
    Info (12023): Found entity 4: FA
    Info (12023): Found entity 5: RCA4
    Info (12023): Found entity 6: RCA16
    Info (12023): Found entity 7: RCA32
    Info (12023): Found entity 8: RCA64
Info (12021): Found 1 design units, including 1 entities, in source file memory_ram.v
    Info (12023): Found entity 1: memory_ram
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "c_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "inport_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "mdr_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "pc_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "zlo_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "zhi_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "lo_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for "hi_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(34): created implicit net for "mdr_read"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for "mdr_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for "clr"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for "mar_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(42): created implicit net for "ram_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "r_in"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "r_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "ba_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "gra"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "grb"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for "grc"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for "con_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for "pc_increment"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for "pc_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(57): created implicit net for "y_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(58): created implicit net for "hi_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for "lo_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for "zlo_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for "zhi_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for "ir_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "inport_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(88): created implicit net for "outport_enable"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for "y_out"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(94): created implicit net for "run"
Warning (10236): Verilog HDL Implicit Net warning at conff.v(15): created implicit net for "flag"
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "encoder_32_5:output_mux"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:mdrMUX"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:mdr"
Info (12128): Elaborating entity "mar_reg" for hierarchy "mar_reg:mar"
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_connection"
Info (12128): Elaborating entity "select_encoder" for hierarchy "select_encoder:s_e"
Warning (10240): Verilog HDL Always Construct warning at select_encoder.v(9): inferring latch(es) for variable "decode", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "decode[0]" at select_encoder.v(9)
Info (10041): Inferred latch for "decode[1]" at select_encoder.v(9)
Info (10041): Inferred latch for "decode[2]" at select_encoder.v(9)
Info (10041): Inferred latch for "decode[3]" at select_encoder.v(9)
Info (12128): Elaborating entity "encoder_4_16" for hierarchy "select_encoder:s_e|encoder_4_16:s_enc"
Info (12128): Elaborating entity "conff" for hierarchy "conff:control"
Warning (10235): Verilog HDL Always Construct warning at conff.v(19): variable "flag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "decoder_4_16" for hierarchy "conff:control|decoder_4_16:yup"
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pc"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:hi"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:lo"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:r2"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:r3"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:r4"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:r6"
Info (12128): Elaborating entity "gen_regs" for hierarchy "gen_regs:inport"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:controlUnit"
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(41): incomplete case statement has no default case item
Warning (10272): Verilog HDL Case Statement warning at control_unit.v(79): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at control_unit.v(80): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at control_unit.v(36): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct
Warning (10272): Verilog HDL Case Statement warning at control_unit.v(177): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at control_unit.v(182): case item expression covers a value already covered by a previous case item
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "run", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "reg_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "pc_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "zlo_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "mdr_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "mar_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "zhi_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "zlo_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "con_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "inport_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "outport_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "pc_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "mdr_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "ir_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "y_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "inc_pc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "ram_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "gra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "grb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "grc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "ba_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "c_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "inport_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "zhi_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "lo_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "hi_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "hi_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "lo_enable", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "r_out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "r_in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable "mdr_read", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "y_out" at control_unit.v(5) has no driver
Info (10041): Inferred latch for "mdr_read" at control_unit.v(132)
Info (10041): Inferred latch for "r_in" at control_unit.v(132)
Info (10041): Inferred latch for "r_out" at control_unit.v(132)
Info (10041): Inferred latch for "lo_enable" at control_unit.v(132)
Info (10041): Inferred latch for "hi_enable" at control_unit.v(132)
Info (10041): Inferred latch for "hi_out" at control_unit.v(132)
Info (10041): Inferred latch for "lo_out" at control_unit.v(132)
Info (10041): Inferred latch for "zhi_out" at control_unit.v(132)
Info (10041): Inferred latch for "inport_out" at control_unit.v(132)
Info (10041): Inferred latch for "c_out" at control_unit.v(132)
Info (10041): Inferred latch for "ba_out" at control_unit.v(132)
Info (10041): Inferred latch for "grc" at control_unit.v(132)
Info (10041): Inferred latch for "grb" at control_unit.v(132)
Info (10041): Inferred latch for "gra" at control_unit.v(132)
Info (10041): Inferred latch for "ram_enable" at control_unit.v(132)
Info (10041): Inferred latch for "inc_pc" at control_unit.v(132)
Info (10041): Inferred latch for "y_enable" at control_unit.v(132)
Info (10041): Inferred latch for "ir_enable" at control_unit.v(132)
Info (10041): Inferred latch for "mdr_enable" at control_unit.v(132)
Info (10041): Inferred latch for "pc_enable" at control_unit.v(132)
Info (10041): Inferred latch for "outport_enable" at control_unit.v(132)
Info (10041): Inferred latch for "inport_enable" at control_unit.v(132)
Info (10041): Inferred latch for "con_enable" at control_unit.v(132)
Info (10041): Inferred latch for "zlo_enable" at control_unit.v(132)
Info (10041): Inferred latch for "zhi_enable" at control_unit.v(132)
Info (10041): Inferred latch for "mar_enable" at control_unit.v(132)
Info (10041): Inferred latch for "mdr_out" at control_unit.v(132)
Info (10041): Inferred latch for "zlo_out" at control_unit.v(132)
Info (10041): Inferred latch for "pc_out" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[0]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[1]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[2]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[3]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[4]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[5]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[6]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[7]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[8]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[9]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[10]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[11]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[12]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[13]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[14]" at control_unit.v(132)
Info (10041): Inferred latch for "reg_enable[15]" at control_unit.v(132)
Info (10041): Inferred latch for "run" at control_unit.v(132)
Info (10041): Inferred latch for "state.r_s" at control_unit.v(36)
Info (10041): Inferred latch for "state.nop_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.halt_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.mflo_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.mfhi_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.out_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.in_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.jal_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.jal_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.jump_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.branch_T3" at control_unit.v(36)
Info (10041): Inferred latch for "state.branch_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.branch_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.branch_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.md_T3" at control_unit.v(36)
Info (10041): Inferred latch for "state.md_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.md_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.md_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.imm_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.imm_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.imm_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.alu3_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.alu3_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.alu3_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.alu2_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.alu2_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.store_T3" at control_unit.v(36)
Info (10041): Inferred latch for "state.store_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.store_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.store_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.loadi_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.loadi_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.loadi_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.load_T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.load_T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.load_T0" at control_unit.v(36)
Info (10041): Inferred latch for "state.T2" at control_unit.v(36)
Info (10041): Inferred latch for "state.T1" at control_unit.v(36)
Info (10041): Inferred latch for "state.T0" at control_unit.v(36)
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_module"
Info (12128): Elaborating entity "logical_or" for hierarchy "alu:alu_module|logical_or:l_or"
Info (12128): Elaborating entity "logical_and" for hierarchy "alu:alu_module|logical_and:l_and"
Info (12128): Elaborating entity "logical_negate" for hierarchy "alu:alu_module|logical_negate:l_neg"
Info (12128): Elaborating entity "logical_not" for hierarchy "alu:alu_module|logical_not:l_not"
Info (12128): Elaborating entity "shift_left" for hierarchy "alu:alu_module|shift_left:s_left"
Info (12128): Elaborating entity "shift_right" for hierarchy "alu:alu_module|shift_right:s_right"
Info (12128): Elaborating entity "ar_shift_right" for hierarchy "alu:alu_module|ar_shift_right:a_s_right"
Info (12128): Elaborating entity "rotate_left" for hierarchy "alu:alu_module|rotate_left:rot_left"
Warning (10764): Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned
Info (12128): Elaborating entity "rotate_right" for hierarchy "alu:alu_module|rotate_right:rot_right"
Warning (10764): Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned
Info (12128): Elaborating entity "arithmetic_add" for hierarchy "alu:alu_module|arithmetic_add:a_add"
Info (12128): Elaborating entity "RCA32" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum"
Info (12128): Elaborating entity "RCA16" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1"
Info (12128): Elaborating entity "RCA4" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1"
Info (12128): Elaborating entity "FA" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1"
Info (12128): Elaborating entity "HA" for hierarchy "alu:alu_module|arithmetic_add:a_add|RCA32:sum|RCA16:RCA16_1|RCA4:RCA4_1|FA:FA_1|HA:HA_1"
Info (12128): Elaborating entity "arithmetic_sub" for hierarchy "alu:alu_module|arithmetic_sub:a_sub"
Info (12128): Elaborating entity "arithmetic_mult" for hierarchy "alu:alu_module|arithmetic_mult:a_mult"
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(33): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(34): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at arithmetic_mult.v(36): case item expression never matches the case expression
Info (12128): Elaborating entity "arithmetic_div" for hierarchy "alu:alu_module|arithmetic_div:a_div"
Warning (10230): Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)
Info (12128): Elaborating entity "bus_mux" for hierarchy "bus_mux:BusMux"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
Warning (276020): Inferred RAM node "ram:ram_connection|ram_contents_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_connection|ram_contents_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU-System.ram0_ram_1d0cf.hdl.mif
Info (278001): Inferred 29 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add3"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add5"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add7"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add9"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add11"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add13"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add15"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add17"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add19"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add21"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add23"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add25"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add27"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add29"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add31"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add33"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add35"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add37"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add39"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add41"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add43"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add45"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add47"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add49"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add51"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add53"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add55"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add57"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:alu_module|arithmetic_div:a_div|Add59"
Info (12130): Elaborated megafunction instantiation "ram:ram_connection|altsyncram:ram_contents_rtl_0"
Info (12133): Instantiated megafunction "ram:ram_connection|altsyncram:ram_contents_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU-System.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v8i1.tdf
    Info (12023): Found entity 1: altsyncram_v8i1
Info (12130): Elaborated megafunction instantiation "alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3"
Info (12133): Instantiated megafunction "alu:alu_module|arithmetic_div:a_div|lpm_add_sub:Add3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf
    Info (12023): Found entity 1: add_sub_gui
Warning (13012): Latch control_unit:controlUnit|ba_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.loadi_T0_1358
Warning (13012): Latch control_unit:controlUnit|r_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.alu3_T1_1258
Warning (13012): Latch select_encoder:s_e|decode[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|grc
Warning (13012): Latch select_encoder:s_e|decode[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|grc
Warning (13012): Latch select_encoder:s_e|decode[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|grc
Warning (13012): Latch select_encoder:s_e|decode[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|grc
Warning (13012): Latch control_unit:controlUnit|c_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.store_T1_1318
Warning (13012): Latch control_unit:controlUnit|mdr_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T2_1398
Warning (13012): Latch control_unit:controlUnit|zlo_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T1_1408
Warning (13012): Latch control_unit:controlUnit|pc_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.r_s_1038
Warning (13012): Latch control_unit:controlUnit|ir_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T2_1398
Warning (13012): Latch control_unit:controlUnit|r_in has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.alu2_T1_1278
Warning (13012): Latch control_unit:controlUnit|state.r_s_1038 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.T0_1418 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.T1_1408 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.T2_1398 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.load_T0_1388 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.loadi_T0_1358 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.store_T0_1328 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.load_T1_1378 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.loadi_T1_1348 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.load_T2_1368 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.loadi_T2_1338 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.store_T1_1318 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.store_T2_1308 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.store_T3_1298 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.alu2_T0_1288 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[31]
Warning (13012): Latch control_unit:controlUnit|state.alu2_T1_1278 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.alu3_T0_1268 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[31]
Warning (13012): Latch control_unit:controlUnit|state.alu3_T1_1258 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.alu3_T2_1248 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.imm_T0_1238 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[31]
Warning (13012): Latch control_unit:controlUnit|state.imm_T1_1228 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.imm_T2_1218 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.md_T0_1208 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.md_T1_1198 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.md_T2_1188 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.branch_T0_1168 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.branch_T1_1158 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.branch_T2_1148 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.branch_T3_1138 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.jump_T0_1128 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.jal_T0_1118 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.jal_T1_1108 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst
Warning (13012): Latch control_unit:controlUnit|state.in_T0_1098 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.out_T0_1088 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.mfhi_T0_1078 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.mflo_T0_1068 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.nop_T0_1048 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|state.halt_T0_1058 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gen_regs:ir|q[29]
Warning (13012): Latch control_unit:controlUnit|grb has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.loadi_T0_1358
Warning (13012): Latch control_unit:controlUnit|grc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.alu3_T1_1258
Warning (13012): Latch control_unit:controlUnit|gra has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.alu2_T1_1278
Warning (13012): Latch control_unit:controlUnit|reg_enable[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.jal_T0_1118
Warning (13012): Latch control_unit:controlUnit|lo_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.md_T2_1188
Warning (13012): Latch control_unit:controlUnit|mdr_read has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T1_1408
Warning (13012): Latch control_unit:controlUnit|mdr_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T1_1408
Warning (13012): Latch control_unit:controlUnit|zlo_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.r_s_1038
Warning (13012): Latch control_unit:controlUnit|inc_pc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.r_s_1038
Warning (13012): Latch control_unit:controlUnit|pc_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.T1_1408
Warning (13012): Latch control_unit:controlUnit|zhi_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.store_T1_1318
Warning (13012): Latch control_unit:controlUnit|ram_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.store_T3_1298
Warning (13012): Latch control_unit:controlUnit|y_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.loadi_T0_1358
Warning (13012): Latch control_unit:controlUnit|mar_enable has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit|state.r_s_1038
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outport_data[0]" is stuck at GND
    Warning (13410): Pin "outport_data[1]" is stuck at GND
    Warning (13410): Pin "outport_data[2]" is stuck at GND
    Warning (13410): Pin "outport_data[3]" is stuck at GND
    Warning (13410): Pin "outport_data[4]" is stuck at GND
    Warning (13410): Pin "outport_data[5]" is stuck at GND
    Warning (13410): Pin "outport_data[6]" is stuck at GND
    Warning (13410): Pin "outport_data[7]" is stuck at GND
    Warning (13410): Pin "outport_data[8]" is stuck at GND
    Warning (13410): Pin "outport_data[9]" is stuck at GND
    Warning (13410): Pin "outport_data[10]" is stuck at GND
    Warning (13410): Pin "outport_data[11]" is stuck at GND
    Warning (13410): Pin "outport_data[12]" is stuck at GND
    Warning (13410): Pin "outport_data[13]" is stuck at GND
    Warning (13410): Pin "outport_data[14]" is stuck at GND
    Warning (13410): Pin "outport_data[15]" is stuck at GND
    Warning (13410): Pin "outport_data[16]" is stuck at GND
    Warning (13410): Pin "outport_data[17]" is stuck at GND
    Warning (13410): Pin "outport_data[18]" is stuck at GND
    Warning (13410): Pin "outport_data[19]" is stuck at GND
    Warning (13410): Pin "outport_data[20]" is stuck at GND
    Warning (13410): Pin "outport_data[21]" is stuck at GND
    Warning (13410): Pin "outport_data[22]" is stuck at GND
    Warning (13410): Pin "outport_data[23]" is stuck at GND
    Warning (13410): Pin "outport_data[24]" is stuck at GND
    Warning (13410): Pin "outport_data[25]" is stuck at GND
    Warning (13410): Pin "outport_data[26]" is stuck at GND
    Warning (13410): Pin "outport_data[27]" is stuck at GND
    Warning (13410): Pin "outport_data[28]" is stuck at GND
    Warning (13410): Pin "outport_data[29]" is stuck at GND
    Warning (13410): Pin "outport_data[30]" is stuck at GND
    Warning (13410): Pin "outport_data[31]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inport_data[0]"
    Warning (15610): No output dependent on input pin "inport_data[1]"
    Warning (15610): No output dependent on input pin "inport_data[2]"
    Warning (15610): No output dependent on input pin "inport_data[3]"
    Warning (15610): No output dependent on input pin "inport_data[4]"
    Warning (15610): No output dependent on input pin "inport_data[5]"
    Warning (15610): No output dependent on input pin "inport_data[6]"
    Warning (15610): No output dependent on input pin "inport_data[7]"
    Warning (15610): No output dependent on input pin "inport_data[8]"
    Warning (15610): No output dependent on input pin "inport_data[9]"
    Warning (15610): No output dependent on input pin "inport_data[10]"
    Warning (15610): No output dependent on input pin "inport_data[11]"
    Warning (15610): No output dependent on input pin "inport_data[12]"
    Warning (15610): No output dependent on input pin "inport_data[13]"
    Warning (15610): No output dependent on input pin "inport_data[14]"
    Warning (15610): No output dependent on input pin "inport_data[15]"
    Warning (15610): No output dependent on input pin "inport_data[16]"
    Warning (15610): No output dependent on input pin "inport_data[17]"
    Warning (15610): No output dependent on input pin "inport_data[18]"
    Warning (15610): No output dependent on input pin "inport_data[19]"
    Warning (15610): No output dependent on input pin "inport_data[20]"
    Warning (15610): No output dependent on input pin "inport_data[21]"
    Warning (15610): No output dependent on input pin "inport_data[22]"
    Warning (15610): No output dependent on input pin "inport_data[23]"
    Warning (15610): No output dependent on input pin "inport_data[24]"
    Warning (15610): No output dependent on input pin "inport_data[25]"
    Warning (15610): No output dependent on input pin "inport_data[26]"
    Warning (15610): No output dependent on input pin "inport_data[27]"
    Warning (15610): No output dependent on input pin "inport_data[28]"
    Warning (15610): No output dependent on input pin "inport_data[29]"
    Warning (15610): No output dependent on input pin "inport_data[30]"
    Warning (15610): No output dependent on input pin "inport_data[31]"
Info (21057): Implemented 7228 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 7092 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 283 warnings
    Info: Peak virtual memory: 4630 megabytes
    Info: Processing ended: Thu Mar 30 19:57:54 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg.


