// Seed: 2141269980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout tri1 id_1;
  wire id_13;
  parameter id_14 = -1;
  assign id_1 = -1 ? -1'd0 >= -1 : 1 == id_8 ? -1'h0 : -1'b0;
  wire  id_15;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_2  = 32'd89,
    parameter id_23 = 32'd9
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  output wand id_25;
  inout wire id_24;
  inout wire _id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  or primCall (
      id_15,
      id_17,
      id_24,
      id_29,
      id_30,
      id_1,
      id_35,
      id_5,
      id_8,
      id_31,
      id_34,
      id_26,
      id_19,
      id_32,
      id_13,
      id_22,
      id_12,
      id_33,
      id_37,
      id_6,
      id_28,
      id_4,
      id_10,
      id_9,
      id_14,
      id_20
  );
  module_0 modCall_1 (
      id_20,
      id_17,
      id_21,
      id_35,
      id_27,
      id_19,
      id_9,
      id_4,
      id_35,
      id_9,
      id_29,
      id_17
  );
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  wire [1  *  -1 : !  id_23  |  -1  |  1  |  id_2] id_38;
  assign id_25 = -1 | -1;
  assign id_13 = id_10;
endmodule
