#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Feb 29 17:35:25 2024
# Process ID: 17728
# Current directory: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9816 C:\Users\jasme\Desktop\DFX\Vivado_Project\DFX_Nexys_A7\DFX_Nexys_A7.xpr
# Log file: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/vivado.log
# Journal file: C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  c:/Users/jasme/AppData/Roaming/Xilinx/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/jasme/Desktop/DFX/Vivado_Project/ip_repo [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Led_Control:1.0 [get_ips  design_1_Led_Control_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Led_Control_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Led_Control_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Led_Control_0_1_synth_1 -jobs 6
wait_on_run design_1_Led_Control_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files -ipstatic_source_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/modelsim} {questa=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/questa} {riviera=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/riviera} {activehdl=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dfx_controller:1.0 dfx_controller_0
endgroup
delete_bd_objs [get_bd_cells dfx_controller_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
update_design -cell [get_cell design_1_i/Led_Control_0/U0/u1] -black_box
resize_pblock pblock_u1 -add {SLICE_X52Y105:SLICE_X69Y149 DSP48_X1Y42:DSP48_X1Y59 RAMB18_X1Y42:RAMB18_X1Y59 RAMB36_X1Y21:RAMB36_X1Y29} -remove {SLICE_X52Y125:SLICE_X69Y149 DSP48_X1Y50:DSP48_X1Y59 RAMB18_X1Y50:RAMB18_X1Y59 RAMB36_X1Y25:RAMB36_X1Y29} -locs keep_all
resize_pblock pblock_u1 -remove {DSP48_X1Y42:DSP48_X1Y59 RAMB18_X1Y42:RAMB18_X1Y59 RAMB36_X1Y21:RAMB36_X1Y29} -locs keep_all
remove_cells_from_pblock pblock_u1 [get_cells [list design_1_i/Led_Control_0/U0/u1]]
delete_pblock [get_pblocks  pblock_u1]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
write_checkpoint ../DFX_Nexys_A7/netlist/static/static.dcp
write_checkpoint -force  ../DFX_Nexys_A7/netlist/static/static.dcp
startgroup
create_pblock pblock_u1
resize_pblock pblock_u1 -add {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19}
add_cells_to_pblock pblock_u1 [get_cells [list design_1_i/Led_Control_0/U0/u1]] -clear_locs
endgroup
resize_pblock pblock_u1 -add {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -remove {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -locs keep_all
resize_pblock pblock_u1 -add CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 -remove {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -locs keep_all
resize_pblock pblock_u1 -add CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 -remove CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 -locs keep_all
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_u1]
set_property SNAPPING_MODE ON [get_pblocks pblock_u1]
resize_pblock pblock_u1 -add {SLICE_X2Y50:SLICE_X51Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -remove CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 -locs keep_all
resize_pblock pblock_u1 -add {SLICE_X4Y50:SLICE_X51Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -remove {SLICE_X2Y50:SLICE_X51Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -locs keep_all
resize_pblock pblock_u1 -add {SLICE_X4Y50:SLICE_X49Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -remove {SLICE_X4Y50:SLICE_X51Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -locs keep_all
resize_pblock pblock_u1 -add {SLICE_X4Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -remove {SLICE_X4Y50:SLICE_X49Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19} -locs keep_all
save_constraints
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED1/u1.dcp
open_run synth_1 -name synth_1
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED1/u1.dcp
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED2/u1.dcp
open_run synth_1 -name synth_1
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED2/u1.dcp
open_run synth_1 -name synth_1
startgroup
create_pblock pblock_u1
resize_pblock pblock_u1 -add {SLICE_X52Y51:SLICE_X71Y98 DSP48_X1Y22:DSP48_X1Y37 RAMB18_X1Y22:RAMB18_X1Y37 RAMB36_X1Y11:RAMB36_X1Y18}
add_cells_to_pblock pblock_u1 [get_cells [list design_1_i/Led_Control_0/U0/u1]] -clear_locs
endgroup
resize_pblock pblock_u1 -add {SLICE_X52Y51:SLICE_X71Y99 DSP48_X1Y22:DSP48_X1Y39 RAMB18_X1Y22:RAMB18_X1Y39 RAMB36_X1Y11:RAMB36_X1Y19} -remove {SLICE_X52Y51:SLICE_X71Y98 DSP48_X1Y22:DSP48_X1Y37 RAMB18_X1Y22:RAMB18_X1Y37 RAMB36_X1Y11:RAMB36_X1Y18} -locs keep_all
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_u1]
set_property SNAPPING_MODE ON [get_pblocks pblock_u1]
save_constraints
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED1/u1.dcp
reset_project
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
write_checkpoint ./netlist/static/static.dcp
write_checkpoint -force ./netlist/static/static.dcp
startgroup
create_pblock pblock_u1
resize_pblock pblock_u1 -add {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19}
add_cells_to_pblock pblock_u1 [get_cells [list design_1_i/Led_Control_0/U0/u1]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_u1]
set_property SNAPPING_MODE OFF [get_pblocks pblock_u1]
set_property SNAPPING_MODE ON [get_pblocks pblock_u1]
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED1/u1.dcp
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
refresh_design
open_bd_design {C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd}
refresh_design
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Led_Control:1.0 [get_ips  design_1_Led_Control_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Led_Control_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Led_Control_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Led_Control_0_1_synth_1 -jobs 6
wait_on_run design_1_Led_Control_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files -ipstatic_source_dir C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/modelsim} {questa=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/questa} {riviera=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/riviera} {activehdl=C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7/DFX_Nexys_A7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
startgroup
create_pblock pblock_u1
resize_pblock pblock_u1 -add {SLICE_X0Y50:SLICE_X15Y99 DSP48_X0Y20:DSP48_X0Y39 RAMB18_X0Y20:RAMB18_X0Y39 RAMB36_X0Y10:RAMB36_X0Y19}
add_cells_to_pblock pblock_u1 [get_cells [list design_1_i/Led_Control_0/U0/u1]] -clear_locs
endgroup
set_property SNAPPING_MODE ON [get_pblocks pblock_u1]
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_u1]
save_constraints
read_checkpoint -cell [get_cells design_1_i/Led_Control_0/U0/u1] ./netlist/LED1/u1.dcp
set_property HD.RECONFIGURABLE 1 [get_cells design_1_i/Led_Control_0/U0/u1]
save_constraints
write_checkpoint -force ./netlist/config1/config1.dcp
opt_design
